Analysis & Synthesis report for practica4
Wed Oct 28 22:04:49 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_next
 12. State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_state
 13. State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|i_next
 14. State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|i_state
 15. State Machine - |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated
 23. Source assignments for mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1
 24. Source assignments for mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1
 25. Source assignments for mi_nios:u0|mi_nios_pll:pll
 26. Source assignments for mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_stdsync_sv6:stdsync2|mi_nios_pll_dffpipe_l2c:dffpipe3
 27. Source assignments for mi_nios:u0|mi_nios_sdram:sdram
 28. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 32. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 33. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 34. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 35. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 36. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 37. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 38. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 39. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_009
 40. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_010
 41. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_011
 42. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_012
 43. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_013
 44. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_014
 45. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_015
 46. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_016
 47. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_017
 48. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_018
 49. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 50. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 51. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 52. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 53. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 54. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 55. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 56. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 57. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 58. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 59. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 60. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 61. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 66. Source assignments for mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 67. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_001
 70. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_002
 73. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 74. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 75. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_flash:flash
 78. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom
 79. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo
 80. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo
 81. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_data_master_translator
 82. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_instruction_master_translator
 83. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
 84. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 85. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator
 86. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator
 87. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator
 88. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator
 89. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator
 90. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator
 91. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator
 92. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator
 93. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator
 94. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator
 95. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator
 96. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator
 97. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 98. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 99. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
100. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
101. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator
102. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent
103. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent
104. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
105. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo
108. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
109. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent
112. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent
115. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent
118. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent
121. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent
124. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent
127. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent
130. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent
133. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent
136. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent
139. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent
142. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent
145. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
148. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
152. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo
155. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
156. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo
159. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
160. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
163. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent
164. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|mi_nios_mm_interconnect_0_router_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|mi_nios_mm_interconnect_0_router_001_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_003|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_005|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_006|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_007|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_008|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_009|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_010|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_011|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_012|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_013|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_014|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_015|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_016|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_017|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_018|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019|mi_nios_mm_interconnect_0_router_019_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_020|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_data_master_limiter
188. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter
189. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
190. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
191. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
202. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
204. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
205. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
206. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
207. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
208. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
209. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
210. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
211. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
212. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
213. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
214. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
215. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
216. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
217. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
218. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
219. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
220. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
221. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
222. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
223. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
224. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
225. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
226. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
227. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
228. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
229. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
230. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
231. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
232. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
233. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
234. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
235. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
236. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
237. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
238. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
239. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
240. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
241. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
242. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
243. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
244. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
245. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
246. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
247. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
248. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
249. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
250. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
251. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
252. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
253. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter_017:avalon_st_adapter_017
254. Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
255. Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer
256. Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
257. Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001
258. Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
259. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller
260. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
261. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
262. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_001
263. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
264. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
265. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_002
266. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
267. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
268. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_003
269. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
270. Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
271. altsyncram Parameter Settings by Entity Instance
272. scfifo Parameter Settings by Entity Instance
273. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1"
274. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_003"
275. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
276. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_002"
277. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
278. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_001"
279. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
280. Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller"
281. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
282. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
283. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
284. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
285. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
286. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
287. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
288. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
289. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
290. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
291. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
292. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
293. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
294. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
295. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019|mi_nios_mm_interconnect_0_router_019_default_decode:the_default_decode"
296. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode"
297. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode"
298. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|mi_nios_mm_interconnect_0_router_001_default_decode:the_default_decode"
299. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|mi_nios_mm_interconnect_0_router_default_decode:the_default_decode"
300. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo"
301. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent"
302. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
303. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
305. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo"
306. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
307. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
308. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo"
309. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
310. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
311. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo"
312. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
313. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
314. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo"
315. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent"
316. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo"
317. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent"
318. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo"
319. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent"
320. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo"
321. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent"
322. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo"
323. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent"
324. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo"
325. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent"
326. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo"
327. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent"
328. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo"
329. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent"
330. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo"
331. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent"
332. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo"
333. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent"
334. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo"
335. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent"
336. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo"
337. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent"
338. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
339. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
340. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo"
341. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
342. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
343. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent"
344. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent"
345. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator"
346. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
347. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
348. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
349. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
350. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator"
351. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator"
352. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator"
353. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator"
354. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator"
355. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator"
356. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator"
357. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator"
358. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator"
359. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator"
360. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator"
361. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator"
362. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
363. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
364. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_instruction_master_translator"
365. Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_data_master_translator"
366. Port Connectivity Checks: "mi_nios:u0|mi_nios_spi_touch:spi_touch"
367. Port Connectivity Checks: "mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module"
368. Port Connectivity Checks: "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1"
369. Port Connectivity Checks: "mi_nios:u0|mi_nios_pll:pll"
370. Port Connectivity Checks: "mi_nios:u0|mi_nios_niosGe:niosge"
371. Port Connectivity Checks: "mi_nios:u0|mi_nios_jtag:jtag"
372. Port Connectivity Checks: "mi_nios:u0|mi_nios_flash:flash"
373. Port Connectivity Checks: "mi_nios:u0"
374. Post-Synthesis Netlist Statistics for Top Partition
375. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
376. Elapsed Time Per Partition
377. Analysis & Synthesis Messages
378. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                   ;
+------------------------------------+-----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 28 22:04:47 2015                     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name                      ; practica4                                                 ;
; Top-level Entity Name              ; practica4                                                 ;
; Family                             ; MAX 10                                                    ;
; Total logic elements               ; 6,305                                                     ;
;     Total combinational functions  ; 4,789                                                     ;
;     Dedicated logic registers      ; 3,807                                                     ;
; Total registers                    ; 3807                                                      ;
; Total pins                         ; 109                                                       ;
; Total virtual pins                 ; 0                                                         ;
; Total memory bits                  ; 73,088                                                    ;
; Embedded Multiplier 9-bit elements ; 6                                                         ;
; Total PLLs                         ; 1                                                         ;
; UFM blocks                         ; 0                                                         ;
; ADC blocks                         ; 0                                                         ;
+------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                                      ; practica4          ; practica4          ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; mi_nios/synthesis/mi_nios.v                                                                     ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/mi_nios.v                                                                     ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_reset_controller.v                                          ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_reset_synchronizer.v                                        ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_irq_clock_crosser.sv                                        ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_irq_clock_crosser.sv                                        ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_irq_mapper.sv                                              ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0.v                                        ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_017.v                  ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_017.v                  ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0.sv ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter.v                      ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                         ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_mux_001.sv                           ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_mux.sv                               ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux_002.sv                         ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux_001.sv                         ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux.sv                             ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_mux_002.sv                           ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_mux.sv                               ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_demux_001.sv                         ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_demux.sv                             ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_019.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_019.sv                            ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_004.sv                            ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_002.sv                            ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_001.sv                            ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router.sv                                ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_master_agent.sv                                      ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; mi_nios     ;
; mi_nios/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_master_translator.sv                                 ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_touch_irq.v                                                ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_touch_irq.v                                                ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_timer.v                                                    ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_timer.v                                                    ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_sysid.v                                                    ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_sysid.v                                                    ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_spi_touch.v                                                ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_spi_touch.v                                                ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_sdram.v                                                    ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_pll.v                                                      ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_pll.v                                                      ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe.v                                                   ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe.v                                                   ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe_cpu.v                                               ; yes             ; Encrypted User Verilog HDL File              ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe_cpu.v                                               ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_debug_slave_sysclk.v                            ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_debug_slave_sysclk.v                            ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_debug_slave_tck.v                               ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_debug_slave_tck.v                               ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_debug_slave_wrapper.v                           ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_debug_slave_wrapper.v                           ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_mult_cell.v                                     ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_mult_cell.v                                     ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_test_bench.v                                    ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_niosGe_cpu_test_bench.v                                    ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_lcd32_data.v                                               ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_lcd32_data.v                                               ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_jtag.v                                                     ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_jtag.v                                                     ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_flash.v                                                    ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_flash.v                                                    ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_flash_boot_rom.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_flash_boot_rom.hex                                         ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_bl_n.v                                                     ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_bl_n.v                                                     ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_SW.v                                                       ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_SW.v                                                       ; mi_nios     ;
; mi_nios/synthesis/submodules/mi_nios_LED.v                                                      ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/mi_nios/synthesis/submodules/mi_nios_LED.v                                                      ; mi_nios     ;
; practica4.v                                                                                     ; yes             ; User Verilog HDL File                        ; H:/Sterliclinic/Test/practica4.v                                                                                     ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal150.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                        ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_sp31.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_sp31.tdf                                                                          ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                            ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;             ;
; db/scfifo_9621.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/scfifo_9621.tdf                                                                              ;             ;
; db/a_dpfifo_gc21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/a_dpfifo_gc21.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_337.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/cntr_337.tdf                                                                                 ;             ;
; db/dpram_d021.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/dpram_d021.tdf                                                                               ;             ;
; db/altsyncram_hcl1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_hcl1.tdf                                                                          ;             ;
; db/cntr_n2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/cntr_n2b.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                   ;             ;
; altera_sld_agent_endpoint.vhd                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                         ;             ;
; altera_fabric_endpoint.vhd                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                            ;             ;
; db/altsyncram_2uc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_2uc1.tdf                                                                          ;             ;
; db/altsyncram_rkc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_rkc1.tdf                                                                          ;             ;
; db/altsyncram_vhc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_vhc1.tdf                                                                          ;             ;
; db/altsyncram_5tb1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_5tb1.tdf                                                                          ;             ;
; altera_mult_add.tdf                                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                   ;             ;
; db/altera_mult_add_bbo2.v                                                                       ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altera_mult_add_bbo2.v                                                                       ;             ;
; altera_mult_add_rtl.v                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                 ;             ;
; db/altsyncram_ltb1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_ltb1.tdf                                                                          ;             ;
; db/altsyncram_aoe1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_aoe1.tdf                                                                          ;             ;
; db/altsyncram_hec1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_hec1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                             ;             ;
; db/altsyncram_qk21.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/altsyncram_qk21.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; altera_std_synchronizer_bundle.v                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                      ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld03172de0/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/Sterliclinic/Test/db/ip/sld03172de0/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/Sterliclinic/Test/db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/Sterliclinic/Test/db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/Sterliclinic/Test/db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; H:/Sterliclinic/Test/db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/Sterliclinic/Test/db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                          ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; multcore.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                          ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mult_9401.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/mult_9401.tdf                                                                                ;             ;
; db/mult_9b01.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/Sterliclinic/Test/db/mult_9b01.tdf                                                                                ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,305                                                                   ;
;                                             ;                                                                         ;
; Total combinational functions               ; 4789                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                         ;
;     -- 4 input functions                    ; 2425                                                                    ;
;     -- 3 input functions                    ; 1538                                                                    ;
;     -- <=2 input functions                  ; 826                                                                     ;
;                                             ;                                                                         ;
; Logic elements by mode                      ;                                                                         ;
;     -- normal mode                          ; 4405                                                                    ;
;     -- arithmetic mode                      ; 384                                                                     ;
;                                             ;                                                                         ;
; Total registers                             ; 3807                                                                    ;
;     -- Dedicated logic registers            ; 3807                                                                    ;
;     -- I/O registers                        ; 0                                                                       ;
;                                             ;                                                                         ;
; I/O pins                                    ; 109                                                                     ;
; Total memory bits                           ; 73088                                                                   ;
;                                             ;                                                                         ;
; Embedded Multiplier 9-bit elements          ; 6                                                                       ;
;                                             ;                                                                         ;
; Total PLLs                                  ; 1                                                                       ;
;     -- PLLs                                 ; 1                                                                       ;
;                                             ;                                                                         ;
; Maximum fan-out node                        ; mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3367                                                                    ;
; Total fan-out                               ; 34580                                                                   ;
; Average fan-out                             ; 3.77                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |practica4                                                                                          ; 4789 (1)          ; 3807 (0)     ; 73088       ; 0          ; 6            ; 0       ; 3         ; 109  ; 0            ; 0          ; |practica4                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |mi_nios:u0|                                                                                     ; 4642 (0)          ; 3724 (0)     ; 73088       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0                                                                                                                                                                                                                                                                                                                                   ; mi_nios      ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                     ; mi_nios      ;
;          |altera_std_synchronizer_bundle:sync|                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                               ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_std_synchronizer_bundle:sync|                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                   ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                  ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; mi_nios      ;
;       |altera_reset_controller:rst_controller_002|                                                  ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; mi_nios      ;
;       |altera_reset_controller:rst_controller|                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                            ; mi_nios      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                 ; mi_nios      ;
;       |mi_nios_LED:led|                                                                             ; 11 (11)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_LED:led                                                                                                                                                                                                                                                                                                                   ; mi_nios      ;
;       |mi_nios_SW:sw|                                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_SW:sw                                                                                                                                                                                                                                                                                                                     ; mi_nios      ;
;       |mi_nios_bl_n:bl_n|                                                                           ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:bl_n                                                                                                                                                                                                                                                                                                                 ; mi_nios      ;
;       |mi_nios_bl_n:bl_p|                                                                           ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:bl_p                                                                                                                                                                                                                                                                                                                 ; mi_nios      ;
;       |mi_nios_bl_n:lcd_cs|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_cs                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;       |mi_nios_bl_n:lcd_rd|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_rd                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;       |mi_nios_bl_n:lcd_rs|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_rs                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;       |mi_nios_bl_n:lcd_wr|                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_wr                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;       |mi_nios_bl_n:reset|                                                                          ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:reset                                                                                                                                                                                                                                                                                                                ; mi_nios      ;
;       |mi_nios_bl_n:touch_cs|                                                                       ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_bl_n:touch_cs                                                                                                                                                                                                                                                                                                             ; mi_nios      ;
;       |mi_nios_flash:flash|                                                                         ; 141 (33)          ; 115 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;          |altsyncram:the_boot_copier_rom|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_sp31:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;          |mi_nios_flash_sub:the_mi_nios_flash_sub|                                                  ; 108 (108)         ; 115 (115)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub                                                                                                                                                                                                                                                                       ; mi_nios      ;
;       |mi_nios_jtag:jtag|                                                                           ; 142 (38)          ; 112 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag                                                                                                                                                                                                                                                                                                                 ; mi_nios      ;
;          |alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|                                         ; 53 (53)           ; 59 (59)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                                ; work         ;
;          |mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r                                                                                                                                                                                                                                                                 ; mi_nios      ;
;             |scfifo:rfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                    ; work         ;
;                |scfifo_9621:auto_generated|                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_gc21:dpfifo|                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo                                                                                                                                                                                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                            ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                       ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                              ; work         ;
;                      |cntr_n2b:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                    ; work         ;
;                      |dpram_d021:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram                                                                                                                                                                                 ; work         ;
;                         |altsyncram_hcl1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1                                                                                                                                                     ; work         ;
;          |mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w                                                                                                                                                                                                                                                                 ; mi_nios      ;
;             |scfifo:wfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                    ; work         ;
;                |scfifo_9621:auto_generated|                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_gc21:dpfifo|                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo                                                                                                                                                                                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                            ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                       ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                              ; work         ;
;                      |cntr_n2b:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                    ; work         ;
;                      |dpram_d021:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram                                                                                                                                                                                 ; work         ;
;                         |altsyncram_hcl1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1                                                                                                                                                     ; work         ;
;       |mi_nios_lcd32_data:lcd32_data|                                                               ; 19 (19)           ; 48 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_lcd32_data:lcd32_data                                                                                                                                                                                                                                                                                                     ; mi_nios      ;
;       |mi_nios_mm_interconnect_0:mm_interconnect_0|                                                 ; 1179 (0)          ; 1024 (0)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; mi_nios      ;
;          |altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|                                             ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|                                             ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|                             ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|                            ; 48 (48)           ; 46 (46)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                              ; 8 (8)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; mi_nios      ;
;          |altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|                                       ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; mi_nios      ;
;          |altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; mi_nios      ;
;          |altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|                                            ; 20 (20)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                              ; 9 (9)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; mi_nios      ;
;          |altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|                              ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; mi_nios      ;
;          |altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|                                            ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                          ; 105 (105)         ; 170 (170)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; mi_nios      ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                            ; 67 (67)           ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                       ; mi_nios      ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                             ; 12 (12)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                          ; mi_nios      ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                               ; 8 (8)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; mi_nios      ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                 ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; mi_nios      ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|                                          ; 36 (36)           ; 34 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; mi_nios      ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                            ; 8 (8)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|                                         ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; mi_nios      ;
;          |altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; mi_nios      ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                     ; 5 (0)             ; 52 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 5 (5)             ; 52 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                     ; 4 (0)             ; 18 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 4 (4)             ; 18 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                     ; 3 (0)             ; 34 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 3 (3)             ; 34 (30)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                     ; 4 (0)             ; 52 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 4 (4)             ; 52 (48)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                     ; 4 (0)             ; 40 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 4 (4)             ; 40 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                     ; 4 (0)             ; 16 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 4 (4)             ; 16 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                     ; 4 (0)             ; 24 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                  ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 4 (4)             ; 24 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                          ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                          ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                         ; 3 (0)             ; 34 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; mi_nios      ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                              ; 3 (3)             ; 34 (30)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; mi_nios      ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                              ; work         ;
;          |altera_merlin_master_agent:niosge_data_master_agent|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent                                                                                                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                ; mi_nios      ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                   ; 3 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                ; mi_nios      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; mi_nios      ;
;          |altera_merlin_slave_agent:niosge_debug_mem_slave_agent|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent                                                                                                                                                                                                                                ; mi_nios      ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                 ; 20 (12)           ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                              ; mi_nios      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 8 (8)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; mi_nios      ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                 ; mi_nios      ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                              ; mi_nios      ;
;          |altera_merlin_slave_agent:touch_irq_s1_agent|                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent                                                                                                                                                                                                                                          ; mi_nios      ;
;          |altera_merlin_slave_translator:bl_n_s1_translator|                                        ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator                                                                                                                                                                                                                                     ; mi_nios      ;
;          |altera_merlin_slave_translator:bl_p_s1_translator|                                        ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator                                                                                                                                                                                                                                     ; mi_nios      ;
;          |altera_merlin_slave_translator:flash_epcs_control_port_translator|                        ; 4 (4)             ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator                                                                                                                                                                                                                     ; mi_nios      ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                         ; 10 (10)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                      ; mi_nios      ;
;          |altera_merlin_slave_translator:lcd32_data_s1_translator|                                  ; 7 (7)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator                                                                                                                                                                                                                               ; mi_nios      ;
;          |altera_merlin_slave_translator:lcd_cs_s1_translator|                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator                                                                                                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_translator:lcd_rd_s1_translator|                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator                                                                                                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_translator:lcd_rs_s1_translator|                                      ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator                                                                                                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_translator:lcd_wr_s1_translator|                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator                                                                                                                                                                                                                                   ; mi_nios      ;
;          |altera_merlin_slave_translator:led_s1_translator|                                         ; 7 (7)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                      ; mi_nios      ;
;          |altera_merlin_slave_translator:niosge_debug_mem_slave_translator|                         ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator                                                                                                                                                                                                                      ; mi_nios      ;
;          |altera_merlin_slave_translator:reset_s1_translator|                                       ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator                                                                                                                                                                                                                                    ; mi_nios      ;
;          |altera_merlin_slave_translator:spi_touch_spi_control_port_translator|                     ; 5 (5)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator                                                                                                                                                                                                                  ; mi_nios      ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                          ; 6 (6)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                       ; mi_nios      ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                            ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                         ; mi_nios      ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                       ; 6 (6)             ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                    ; mi_nios      ;
;          |altera_merlin_slave_translator:touch_cs_s1_translator|                                    ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator                                                                                                                                                                                                                                 ; mi_nios      ;
;          |altera_merlin_slave_translator:touch_irq_s1_translator|                                   ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator                                                                                                                                                                                                                                ; mi_nios      ;
;          |altera_merlin_traffic_limiter:niosge_data_master_limiter|                                 ; 21 (21)           ; 29 (29)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_data_master_limiter                                                                                                                                                                                                                              ; mi_nios      ;
;          |altera_merlin_traffic_limiter:niosge_instruction_master_limiter|                          ; 17 (17)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter                                                                                                                                                                                                                       ; mi_nios      ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                   ; 43 (43)           ; 43 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                ; mi_nios      ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                   ; 17 (17)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_demux:cmd_demux|                                            ; 35 (35)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                         ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                 ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                        ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                     ; mi_nios      ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                        ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                        ; 35 (31)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                     ; mi_nios      ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                        ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|                                        ; 50 (46)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017                                                                                                                                                                                                                                     ; mi_nios      ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                        ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_router:router|                                                  ; 67 (67)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router                                                                                                                                                                                                                                               ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_router_001:router_001|                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                       ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                 ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                 ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_017|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_017                                                                                                                                                                                                                                 ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|                                                ; 166 (166)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                             ; mi_nios      ;
;          |mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                        ; 74 (74)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                     ; mi_nios      ;
;       |mi_nios_niosGe:niosge|                                                                       ; 2590 (0)          ; 1885 (0)     ; 63872       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge                                                                                                                                                                                                                                                                                                             ; mi_nios      ;
;          |mi_nios_niosGe_cpu:cpu|                                                                   ; 2590 (2288)       ; 1885 (1548)  ; 63872       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu                                                                                                                                                                                                                                                                                      ; mi_nios      ;
;             |mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht                                                                                                                                                                                                                                 ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                        ; work         ;
;             |mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data                                                                                                                                                                                                                         ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                ; work         ;
;             |mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag                                                                                                                                                                                                                           ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_ltb1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated                                                                                                                                                                  ; work         ;
;             |mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|                      ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim                                                                                                                                                                                                                     ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                            ; work         ;
;             |mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|                          ; 2 (0)             ; 1 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data                                                                                                                                                                                                                         ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 2 (0)             ; 1 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                  ; 2 (2)             ; 1 (1)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                ; work         ;
;             |mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|                            ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag                                                                                                                                                                                                                           ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_rkc1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated                                                                                                                                                                  ; work         ;
;             |mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|                         ; 0 (0)             ; 64 (0)       ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell                                                                                                                                                                                                                        ; mi_nios      ;
;                |altera_mult_add:the_altmult_add_p1|                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                     ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                             ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                     ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                  ; 0 (0)             ; 32 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                               ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                      ; 0 (0)             ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0             ; work         ;
;                            |lpm_mult:Mult0|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                ; work         ;
;                               |mult_9401:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                       ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                     ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                  ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                               ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0             ; work         ;
;                            |lpm_mult:Mult0|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                ; work         ;
;                               |mult_9b01:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                       ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                     ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                     ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                        ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                  ; 0 (0)             ; 16 (0)       ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                               ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0             ; work         ;
;                            |lpm_mult:Mult0|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                ; work         ;
;                               |mult_9b01:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                       ; work         ;
;             |mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|                         ; 300 (42)          ; 272 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci                                                                                                                                                                                                                        ; mi_nios      ;
;                |mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|  ; 92 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper                                                                                                                                      ; mi_nios      ;
;                   |mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk                                                      ; mi_nios      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck                                                            ; mi_nios      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy                                                                            ; work         ;
;                |mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|        ; 10 (10)           ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg                                                                                                                                            ; mi_nios      ;
;                |mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break|          ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break                                                                                                                                              ; mi_nios      ;
;                |mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|          ; 8 (8)             ; 9 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug                                                                                                                                              ; mi_nios      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;                |mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|                ; 116 (116)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem                                                                                                                                                    ; mi_nios      ;
;                   |mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram                                                                           ; mi_nios      ;
;                      |altsyncram:the_altsyncram|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_qk21:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                  ; work         ;
;             |mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a                                                                                                                                                                                                         ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                ; work         ;
;             |mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b                                                                                                                                                                                                         ; mi_nios      ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                ; work         ;
;       |mi_nios_pll:pll|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_pll:pll                                                                                                                                                                                                                                                                                                                   ; mi_nios      ;
;          |mi_nios_pll_altpll_vh92:sd1|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1                                                                                                                                                                                                                                                                                       ; mi_nios      ;
;       |mi_nios_sdram:sdram|                                                                         ; 264 (214)         ; 238 (152)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_sdram:sdram                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;          |mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|                    ; 50 (50)           ; 86 (86)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module                                                                                                                                                                                                                                         ; mi_nios      ;
;       |mi_nios_spi_touch:spi_touch|                                                                 ; 116 (116)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch                                                                                                                                                                                                                                                                                                       ; mi_nios      ;
;       |mi_nios_timer:timer|                                                                         ; 131 (131)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_timer:timer                                                                                                                                                                                                                                                                                                               ; mi_nios      ;
;       |mi_nios_touch_irq:touch_irq|                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|mi_nios:u0|mi_nios_touch_irq:touch_irq                                                                                                                                                                                                                                                                                                       ; mi_nios      ;
;    |sld_hub:auto_hub|                                                                               ; 146 (1)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                             ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 145 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                 ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 145 (1)           ; 83 (6)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 144 (0)           ; 77 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                 ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 144 (103)         ; 77 (49)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                    ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 23 (23)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                            ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; mi_nios_flash_boot_rom.hex ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                          ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                      ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                            ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                          ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                            ;                 ;
; N/A    ; Qsys                                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0                                                                                                                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:bl_n                                                                                                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:bl_p                                                                                                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_irq_mapper                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_irq_mapper:irq_mapper                                                                                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_irq_clock_crosser                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_irq_clock_crosser                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_avalon_jtag_uart                  ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_jtag:jtag                                                                                                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_lcd32_data:lcd32_data                                                                                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_cs                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_rd                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_rs                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:lcd_wr                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_LED:led                                                                                                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_mm_interconnect                   ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter_017:avalon_st_adapter_017                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter_017:avalon_st_adapter_017|mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0:error_adapter_0                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo                                                                                                                                                                                                   ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo                                                                                                                                                                                                   ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                               ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                   ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                    ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                               ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo                                                                                                                                                                                             ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                    ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                               ; mi_nios.qsys    ;
; Altera ; altera_merlin_master_agent               ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_merlin_traffic_limiter            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_data_master_limiter                                                                                                                                                                                       ; mi_nios.qsys    ;
; Altera ; altera_merlin_master_translator          ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_data_master_translator                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                    ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator                                                                                                                                                                               ; mi_nios.qsys    ;
; Altera ; altera_merlin_master_agent               ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent                                                                                                                                                                                     ; mi_nios.qsys    ;
; Altera ; altera_merlin_traffic_limiter            ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_master_translator          ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_instruction_master_translator                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent                                                                                                                                                                                                       ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator                                                                                                                                                                                             ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_016                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_017                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_018                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_020                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_017                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_018                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                       ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_burst_adapter              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                             ; mi_nios.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_merlin_width_adapter              ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                             ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent                                                                                                                                                                                     ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator                                                                                                                                                                           ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                   ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                     ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                       ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                       ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                  ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                             ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent                                                                                                                                                                                                    ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo                                                                                                                                                                                               ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator                                                                                                                                                                                          ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent                                                                                                                                                                                                   ; mi_nios.qsys    ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_nios2_gen2                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge                                                                                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu                                                                                                                                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dtrace:the_mi_nios_niosGe_cpu_nios2_oci_dtrace                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dtrace:the_mi_nios_niosGe_cpu_nios2_oci_dtrace|mi_nios_niosGe_cpu_nios2_oci_td_mode:mi_nios_niosGe_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo|mi_nios_niosGe_cpu_nios2_oci_compute_input_tm_cnt:the_mi_nios_niosGe_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo|mi_nios_niosGe_cpu_nios2_oci_fifo_cnt_inc:the_mi_nios_niosGe_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo|mi_nios_niosGe_cpu_nios2_oci_fifo_wrptr_inc:the_mi_nios_niosGe_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_im:the_mi_nios_niosGe_cpu_nios2_oci_im                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_itrace:the_mi_nios_niosGe_cpu_nios2_oci_itrace                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_pib:the_mi_nios_niosGe_cpu_nios2_oci_pib                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altpll                                   ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_pll:pll                                                                                                                                                                                                                                                                            ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:reset                                                                                                                                                                                                                                                                         ; mi_nios.qsys    ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                     ; mi_nios.qsys    ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                 ; mi_nios.qsys    ;
; Altera ; altera_avalon_new_sdram_controller       ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_sdram:sdram                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_spi                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch                                                                                                                                                                                                                                                                ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_SW:sw                                                                                                                                                                                                                                                                              ; mi_nios.qsys    ;
; Altera ; altera_avalon_sysid_qsys                 ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_sysid:sysid                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_timer                      ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_timer:timer                                                                                                                                                                                                                                                                        ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_bl_n:touch_cs                                                                                                                                                                                                                                                                      ; mi_nios.qsys    ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |practica4|mi_nios:u0|mi_nios_touch_irq:touch_irq                                                                                                                                                                                                                                                                ; mi_nios.qsys    ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_next                             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_state                                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000   ;
+------------+------------+------------+------------+--------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1            ;
+------------+------------+------------+------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |practica4|mi_nios:u0|mi_nios_sdram:sdram|i_state                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,82..86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,82..86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,82..86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,82..86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,82..86]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,82..86]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,67,68,82..86]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,67,68,82..86]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|locked[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator|av_chipselect_pre                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator|av_chipselect_pre                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator|av_chipselect_pre                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator|av_chipselect_pre                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|av_chipselect_pre                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator|av_readdata_pre[1..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator|av_chipselect_pre                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_chipselect_pre                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator|av_readdata_pre[1..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator|av_chipselect_pre                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator|av_readdata_pre[1..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_chipselect_pre                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,2,8,11,12,14,17..19,22..24,27,29,31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[1..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_sdram:sdram|i_addr[5]                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_exc_crst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_im:the_mi_nios_niosGe_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_im:the_mi_nios_niosGe_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[16..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_SW:sw|readdata[4..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter|last_dest_id[4]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][82]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_pll:pll|prev_reset                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][82]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator|waitrequest_reset_override                                                                                                                                                      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|waitrequest_reset_override                                                                                                                                                     ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|waitrequest_reset_override                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|waitrequest_reset_override                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator|waitrequest_reset_override                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|waitrequest_reset_override                                                                                                                                                    ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|waitrequest_reset_override                                                                                                                                                    ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator|waitrequest_reset_override                                                                                                                                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator|waitrequest_reset_override                                                                                                                                       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator|waitrequest_reset_override                                                                                                                                       ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent|hold_waitrequest                                                                                                                                                                  ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent|hold_waitrequest                                                                                                                                                                  ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent|hold_waitrequest                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent|hold_waitrequest                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|clr_break_line                                                                                                                                                                                                                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                  ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                  ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter|last_channel[0]                                                                                                                                                       ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter|last_dest_id[1]                                                                                                                                                       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][61]                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                 ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                 ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][61]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][67]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                   ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                  ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                   ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,3..7,9,10,13,15,16,20,21,25,26,28]                                                                                                                    ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                     ;
; mi_nios:u0|mi_nios_sdram:sdram|i_addr[0..4,6..10]                                                                                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                    ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter|last_dest_id[3]                                                                                                                                                       ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter|last_dest_id[0]                                                                                                                                                       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][67]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                   ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                  ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                   ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                        ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                         ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                          ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][67]                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][68]                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                    ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                     ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                     ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[6..9,11..24]                                                                                                                                                                                                    ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                            ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                           ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                             ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                               ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                 ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][68]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break|trigger_state                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                              ; Merged with mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_src2_eq_zero                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][105]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][105]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|slowcount[1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count_zero_flag                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|div_src2_eq_zero                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next~9                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next~10                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next~13                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next~14                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|m_next~16                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|i_next~4                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|i_next~5                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|i_next~6                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state~14                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state~15                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_sdram:sdram|i_state~16                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize.011 ; Merged with mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize.001 ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 1915                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mi_nios:u0|mi_nios_pll:pll|prev_reset                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][68],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][68],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][86],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][61],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                       ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][61],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break|trigbrktype,                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][105],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[1][105],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][105],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][105],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][105],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo|mem[0][105],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[0][105],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|slowcount[1],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count_zero_flag,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|div_src2_eq_zero,                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|share_count[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                   ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                          ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                          ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ;
; mi_nios:u0|mi_nios_SW:sw|readdata[31]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[10]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                                ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_SW:sw|readdata[20]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[31]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_SW:sw|readdata[30]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[29]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[28]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[27]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[26]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[25]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[24]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[23]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[22]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[21]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[19]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[18]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[17]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[16]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
; mi_nios:u0|mi_nios_SW:sw|readdata[14]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[13]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[12]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[11]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_SW:sw|readdata[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                       ;
; mi_nios:u0|mi_nios_SW:sw|readdata[15]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                      ;
; mi_nios:u0|mi_nios_SW:sw|readdata[7]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                       ;
; mi_nios:u0|mi_nios_SW:sw|readdata[6]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                       ;
; mi_nios:u0|mi_nios_SW:sw|readdata[5]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                       ;
; mi_nios:u0|mi_nios_SW:sw|readdata[4]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_exc_crst                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_SW:sw|readdata[8]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[24]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[23]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[22]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[21]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[20]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[19]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[18]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[17]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[16]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[15]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[14]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[13]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[12]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[11]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[9]                                                                                                                                                                 ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                       ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8]                                                                                                                                                                 ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                       ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[31]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[30]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[29]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[28]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[27]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[26]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[25]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[24]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[23]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[22]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[21]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[20]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[19]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[18]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[17]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[16]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[15]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[14]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[13]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[12]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[11]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[10]                                                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[9]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[8]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[7]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[6]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[5]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[4]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[3]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[2]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_touch_irq:touch_irq|readdata[1]                                                                                                                                                                                                                                         ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                              ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                               ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                               ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                               ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                               ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                               ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                               ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                     ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_exception_reg_cause[4]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break|trigger_state                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                 ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                 ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[31]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[31]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[30]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[30]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[29]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[29]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[28]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[28]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[27]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[27]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[26]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[26]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[25]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[25]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[24]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[24]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[23]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[23]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[22]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[22]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[21]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[21]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[20]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[20]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[19]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[19]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[18]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[18]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[17]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[17]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_lcd32_data:lcd32_data|readdata[16]                                                                                                                                                                                                                                      ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|av_readdata_pre[16]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                   ; Stuck at GND                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                        ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                         ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                    ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[30]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[29]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[28]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                          ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                          ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][84]                                                                                                                                                          ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][83]                                                                                                                                                          ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][83]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[0][82]                                                                                                                                                          ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo|mem[1][82]                                                                                                                                                            ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                               ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                               ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[27]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                         ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                         ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                         ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                         ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                         ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                           ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                        ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                        ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                        ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                        ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                        ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                          ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                            ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                       ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                       ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                       ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                       ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                         ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                           ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                             ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                             ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                               ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                 ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                 ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                 ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                 ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                 ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                   ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                              ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[26]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[25]                                                                                                                                                                ; Stuck at GND                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                              ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|DRsize.101 ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                       ; Lost Fanouts                   ; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3807  ;
; Number of registers using Synchronous Clear  ; 118   ;
; Number of registers using Synchronous Load   ; 265   ;
; Number of registers using Asynchronous Clear ; 3188  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2588  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mi_nios:u0|mi_nios_timer:timer|internal_counter[0]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[1]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[2]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[3]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[6]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[8]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[9]                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[14]                                                                                                                                                                                                      ; 3       ;
; mi_nios:u0|mi_nios_timer:timer|internal_counter[15]                                                                                                                                                                                                      ; 3       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|serial_slave_select_reg[0]                                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|stateZero                                                                                                                                                                         ; 1       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                  ; 1       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                     ; 533     ;
; mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|serial_slave_select_holding_reg[0]                                                                                                                                                ; 1       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_addr[11]                                                                                                                                                                                                                ; 11      ;
; mi_nios:u0|mi_nios_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                  ; 2       ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; 1       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                     ; 9       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                ; 1       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator|waitrequest_reset_override                                                                                                                    ; 18      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|clr_break_line                                                                                                                                                                                   ; 20      ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_pipe_flush                                                                                                                                                                                     ; 12      ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; 2       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                                ; 1       ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_counter[11]                                                                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                       ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_sdram:sdram|refresh_counter[6]                                                                                                                                                                                                        ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                   ; 11      ;
; mi_nios:u0|mi_nios_spi_touch:spi_touch|spi_slave_select_reg[0]                                                                                                                                                                                           ; 2       ;
; mi_nios:u0|mi_nios_spi_touch:spi_touch|stateZero                                                                                                                                                                                                         ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                             ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                             ; 4       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; 2       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                             ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                             ; 4       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                                ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|t_dav                                                                                                                                                                                                                       ; 3       ;
; mi_nios:u0|mi_nios_spi_touch:spi_touch|spi_slave_select_holding_reg[0]                                                                                                                                                                                   ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                ; 1       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_pipe_flush_waddr[10]                                                                                                                                                                           ; 1       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                            ; 1       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                           ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                                ; 1       ;
; mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                       ; 3       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; 1       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                              ; 1       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[0]                                         ; 2       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[1]                                         ; 2       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[2]                                         ; 2       ;
; mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg|oci_ienable[3]                                         ; 2       ;
; mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                             ; 2       ;
; mi_nios:u0|mi_nios_jtag:jtag|av_waitrequest                                                                                                                                                                                                              ; 3       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                 ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[2]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[1]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[9]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[0]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[8]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[3]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[6]                                                                                                                                                                                                      ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[14]                                                                                                                                                                                                     ; 2       ;
; mi_nios:u0|mi_nios_timer:timer|period_l_register[15]                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 85                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[14]                                                                                                                                                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator|wait_latency_counter[1]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator|wait_latency_counter[1]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator|wait_latency_counter[0]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_data_master_limiter|pending_response_count[2]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter|pending_response_count[0]                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator|wait_latency_counter[0]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator|wait_latency_counter[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator|wait_latency_counter[1]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_st_data[22]                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                           ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|div_remainder[28]                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|shift_reg[5]                                                                                                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_to_cpu[14]                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_to_cpu[8]                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_to_cpu[0]                                                                                                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub|data_to_cpu[7]                                                                                                                                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch|data_to_cpu[14]                                                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch|data_to_cpu[8]                                                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch|data_to_cpu[2]                                                                                                                                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch|data_to_cpu[7]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_spi_touch:spi_touch|shift_reg[5]                                                                                                                                                                                                                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|MonDReg[21]                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|MonDReg[2]                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|readdata[1]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|W_exception_reg_cause[2]                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck|sr[18] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_slow_inst_result[16]                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|MonAReg[6]                                                                                     ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_pipe_flush_waddr[20]                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module|entries[1]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|MonDReg[12]                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break|break_readreg[11]                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|F_pc[22]                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_src2[13]                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_src2[4]                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                 ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_src2[25]                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_src1[19]                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|dc_data_rd_port_addr[8]                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|D_src2_reg[2]                                                                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_wr_data_unfiltered[24]                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                          ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|src_channel[13]                                                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|Selector35                                                                                                                                                                                                                                                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|src_data[88]                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |practica4|mi_nios:u0|mi_nios_sdram:sdram|Selector28                                                                                                                                                                                                                                                ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; No         ; |practica4|mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|src_channel[17]                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                             ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |practica4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_pll:pll ;
+----------------+-------+------+-------------------+
; Assignment     ; Value ; From ; To                ;
+----------------+-------+------+-------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg        ;
+----------------+-------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_stdsync_sv6:stdsync2|mi_nios_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_sdram:sdram         ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_011 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_012 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_013 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_017 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_018 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_flash:flash ;
+----------------+----------------------------+-------------------------------+
; Parameter Name ; Value                      ; Type                          ;
+----------------+----------------------------+-------------------------------+
; INIT_FILE      ; mi_nios_flash_boot_rom.hex ; String                        ;
+----------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom ;
+------------------------------------+----------------------------+------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                     ;
+------------------------------------+----------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                  ;
; WIDTH_A                            ; 32                         ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                          ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                        ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                  ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                  ;
; INIT_FILE                          ; mi_nios_flash_boot_rom.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                  ;
; DEVICE_FAMILY                      ; MAX 10                     ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_sp31            ; Untyped                                  ;
+------------------------------------+----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                           ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|mi_nios_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 17    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 13    ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|mi_nios_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 13    ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_003|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_005|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_006|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_007|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_008|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_009|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_010|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_011|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_012|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_013|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_014|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_015|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_016|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_017|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_018|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019|mi_nios_mm_interconnect_0_router_019_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_020|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                           ;
; VALID_WIDTH               ; 19    ; Signed Integer                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                  ;
; VALID_WIDTH               ; 19    ; Signed Integer                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                     ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                     ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 19    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                     ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                                     ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                     ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter_017:avalon_st_adapter_017 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                 ;
+--------------------+-------+----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                       ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                       ;
+--------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+--------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                           ;
+--------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                         ;
; Entity Instance            ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------+
; Port           ; Type   ; Severity ; Details                                  ;
+----------------+--------+----------+------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                             ;
+----------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[37..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019|mi_nios_mm_interconnect_0_router_019_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|mi_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|mi_nios_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_touch_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_touch_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_cs_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_cs_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rs_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:touch_irq_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:reset_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                          ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                     ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_wr_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_wr_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd32_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd32_data_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_rd_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_rd_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_p_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_p_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bl_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bl_n_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_epcs_control_port_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosge_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:niosge_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_cs_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_cs_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rs_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_irq_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:reset_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_wr_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd32_data_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_rd_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_p_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_spi_touch:spi_touch"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1"                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_pll:pll" ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected ;
; write     ; Input  ; Info     ; Explicitly unconnected ;
; address   ; Input  ; Info     ; Explicitly unconnected ;
; readdata  ; Output ; Info     ; Explicitly unconnected ;
; writedata ; Input  ; Info     ; Explicitly unconnected ;
; areset    ; Input  ; Info     ; Explicitly unconnected ;
; locked    ; Output ; Info     ; Explicitly unconnected ;
; phasedone ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_niosGe:niosge" ;
+---------------+--------+----------+--------------------------+
; Port          ; Type   ; Severity ; Details                  ;
+---------------+--------+----------+--------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected   ;
+---------------+--------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_jtag:jtag"                                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0|mi_nios_flash:flash"                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi_nios:u0"                                                                                                                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sdram_addr    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; bl_n_export   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 163                         ;
; cycloneiii_ff         ; 3724                        ;
;     CLR               ; 961                         ;
;     CLR SCLR          ; 27                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 392                         ;
;     ENA CLR           ; 1911                        ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SCLR SLD  ; 42                          ;
;     ENA CLR SLD       ; 147                         ;
;     ENA SLD           ; 14                          ;
;     SLD               ; 6                           ;
;     plain             ; 155                         ;
; cycloneiii_io_obuf    ; 68                          ;
; cycloneiii_lcell_comb ; 4648                        ;
;     arith             ; 376                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 200                         ;
;     normal            ; 4272                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 70                          ;
;         2 data inputs ; 534                         ;
;         3 data inputs ; 1303                        ;
;         4 data inputs ; 2359                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 279                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 3.58                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 146                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 138                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 66                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.95                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:20     ;
; sld_hub:auto_hub ; 00:00:04     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Wed Oct 28 22:00:29 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/15.0/quartus/bin64/assignment_defaults.qdf
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/mi_nios.v
    Info (12023): Found entity 1: mi_nios
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_irq_mapper.sv
    Info (12023): Found entity 1: mi_nios_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0.v
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_017.v
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_avalon_st_adapter_017
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file mi_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_019.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_router_019_default_decode
    Info (12023): Found entity 2: mi_nios_mm_interconnect_0_router_019
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: mi_nios_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: mi_nios_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: mi_nios_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mi_nios_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: mi_nios_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_touch_irq.v
    Info (12023): Found entity 1: mi_nios_touch_irq
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_timer.v
    Info (12023): Found entity 1: mi_nios_timer
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_sysid.v
    Info (12023): Found entity 1: mi_nios_sysid
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_spi_touch.v
    Info (12023): Found entity 1: mi_nios_spi_touch
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_sdram.v
    Info (12023): Found entity 1: mi_nios_sdram_input_efifo_module
    Info (12023): Found entity 2: mi_nios_sdram
Info (12021): Found 4 design units, including 4 entities, in source file mi_nios/synthesis/submodules/mi_nios_pll.v
    Info (12023): Found entity 1: mi_nios_pll_dffpipe_l2c
    Info (12023): Found entity 2: mi_nios_pll_stdsync_sv6
    Info (12023): Found entity 3: mi_nios_pll_altpll_vh92
    Info (12023): Found entity 4: mi_nios_pll
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge.v
    Info (12023): Found entity 1: mi_nios_niosGe
Info (12021): Found 27 design units, including 27 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge_cpu.v
    Info (12023): Found entity 1: mi_nios_niosGe_cpu_ic_data_module
    Info (12023): Found entity 2: mi_nios_niosGe_cpu_ic_tag_module
    Info (12023): Found entity 3: mi_nios_niosGe_cpu_bht_module
    Info (12023): Found entity 4: mi_nios_niosGe_cpu_register_bank_a_module
    Info (12023): Found entity 5: mi_nios_niosGe_cpu_register_bank_b_module
    Info (12023): Found entity 6: mi_nios_niosGe_cpu_dc_tag_module
    Info (12023): Found entity 7: mi_nios_niosGe_cpu_dc_data_module
    Info (12023): Found entity 8: mi_nios_niosGe_cpu_dc_victim_module
    Info (12023): Found entity 9: mi_nios_niosGe_cpu_nios2_oci_debug
    Info (12023): Found entity 10: mi_nios_niosGe_cpu_nios2_oci_break
    Info (12023): Found entity 11: mi_nios_niosGe_cpu_nios2_oci_xbrk
    Info (12023): Found entity 12: mi_nios_niosGe_cpu_nios2_oci_dbrk
    Info (12023): Found entity 13: mi_nios_niosGe_cpu_nios2_oci_itrace
    Info (12023): Found entity 14: mi_nios_niosGe_cpu_nios2_oci_td_mode
    Info (12023): Found entity 15: mi_nios_niosGe_cpu_nios2_oci_dtrace
    Info (12023): Found entity 16: mi_nios_niosGe_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 17: mi_nios_niosGe_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 18: mi_nios_niosGe_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 19: mi_nios_niosGe_cpu_nios2_oci_fifo
    Info (12023): Found entity 20: mi_nios_niosGe_cpu_nios2_oci_pib
    Info (12023): Found entity 21: mi_nios_niosGe_cpu_nios2_oci_im
    Info (12023): Found entity 22: mi_nios_niosGe_cpu_nios2_performance_monitors
    Info (12023): Found entity 23: mi_nios_niosGe_cpu_nios2_avalon_reg
    Info (12023): Found entity 24: mi_nios_niosGe_cpu_ociram_sp_ram_module
    Info (12023): Found entity 25: mi_nios_niosGe_cpu_nios2_ocimem
    Info (12023): Found entity 26: mi_nios_niosGe_cpu_nios2_oci
    Info (12023): Found entity 27: mi_nios_niosGe_cpu
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: mi_nios_niosGe_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: mi_nios_niosGe_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: mi_nios_niosGe_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge_cpu_mult_cell.v
    Info (12023): Found entity 1: mi_nios_niosGe_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_niosge_cpu_test_bench.v
    Info (12023): Found entity 1: mi_nios_niosGe_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_lcd32_data.v
    Info (12023): Found entity 1: mi_nios_lcd32_data
Info (12021): Found 5 design units, including 5 entities, in source file mi_nios/synthesis/submodules/mi_nios_jtag.v
    Info (12023): Found entity 1: mi_nios_jtag_sim_scfifo_w
    Info (12023): Found entity 2: mi_nios_jtag_scfifo_w
    Info (12023): Found entity 3: mi_nios_jtag_sim_scfifo_r
    Info (12023): Found entity 4: mi_nios_jtag_scfifo_r
    Info (12023): Found entity 5: mi_nios_jtag
Info (12021): Found 2 design units, including 2 entities, in source file mi_nios/synthesis/submodules/mi_nios_flash.v
    Info (12023): Found entity 1: mi_nios_flash_sub
    Info (12023): Found entity 2: mi_nios_flash
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_bl_n.v
    Info (12023): Found entity 1: mi_nios_bl_n
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_sw.v
    Info (12023): Found entity 1: mi_nios_SW
Info (12021): Found 1 design units, including 1 entities, in source file mi_nios/synthesis/submodules/mi_nios_led.v
    Info (12023): Found entity 1: mi_nios_LED
Warning (10238): Verilog Module Declaration warning at practica4.v(68): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "practica4"
Info (12021): Found 1 design units, including 1 entities, in source file practica4.v
    Info (12023): Found entity 1: practica4
Warning (10037): Verilog HDL or VHDL warning at mi_nios_flash.v(401): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at mi_nios_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at mi_nios_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at mi_nios_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at mi_nios_sdram.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at mi_nios_spi_touch.v(401): conditional expression evaluates to a constant
Info (12127): Elaborating entity "practica4" for the top level hierarchy
Info (12128): Elaborating entity "mi_nios" for hierarchy "mi_nios:u0"
Info (12128): Elaborating entity "mi_nios_LED" for hierarchy "mi_nios:u0|mi_nios_LED:led"
Info (12128): Elaborating entity "mi_nios_SW" for hierarchy "mi_nios:u0|mi_nios_SW:sw"
Info (12128): Elaborating entity "mi_nios_bl_n" for hierarchy "mi_nios:u0|mi_nios_bl_n:bl_n"
Info (12128): Elaborating entity "mi_nios_flash" for hierarchy "mi_nios:u0|mi_nios_flash:flash"
Info (12128): Elaborating entity "mi_nios_flash_sub" for hierarchy "mi_nios:u0|mi_nios_flash:flash|mi_nios_flash_sub:the_mi_nios_flash_sub"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "mi_nios_flash_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sp31.tdf
    Info (12023): Found entity 1: altsyncram_sp31
Info (12128): Elaborating entity "altsyncram_sp31" for hierarchy "mi_nios:u0|mi_nios_flash:flash|altsyncram:the_boot_copier_rom|altsyncram_sp31:auto_generated"
Info (12128): Elaborating entity "mi_nios_jtag" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag"
Info (12128): Elaborating entity "mi_nios_jtag_scfifo_w" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc21.tdf
    Info (12023): Found entity 1: a_dpfifo_gc21
Info (12128): Elaborating entity "a_dpfifo_gc21" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337
Info (12128): Elaborating entity "cntr_337" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_d021.tdf
    Info (12023): Found entity 1: dpram_d021
Info (12128): Elaborating entity "dpram_d021" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hcl1.tdf
    Info (12023): Found entity 1: altsyncram_hcl1
Info (12128): Elaborating entity "altsyncram_hcl1" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_w:the_mi_nios_jtag_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count"
Info (12128): Elaborating entity "mi_nios_jtag_scfifo_r" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|mi_nios_jtag_scfifo_r:the_mi_nios_jtag_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "mi_nios:u0|mi_nios_jtag:jtag|alt_jtag_atlantic:mi_nios_jtag_alt_jtag_atlantic"
Info (12128): Elaborating entity "mi_nios_lcd32_data" for hierarchy "mi_nios:u0|mi_nios_lcd32_data:lcd32_data"
Info (12128): Elaborating entity "mi_nios_niosGe" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_test_bench" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_test_bench:the_mi_nios_niosGe_cpu_test_bench"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_ic_data_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_data_module:mi_nios_niosGe_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_ic_tag_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf
    Info (12023): Found entity 1: altsyncram_rkc1
Info (12128): Elaborating entity "altsyncram_rkc1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_ic_tag_module:mi_nios_niosGe_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_bht_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_bht_module:mi_nios_niosGe_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_register_bank_a_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_a_module:mi_nios_niosGe_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_register_bank_b_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_register_bank_b_module:mi_nios_niosGe_cpu_register_bank_b"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_mult_cell" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "MAX10"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "MAX 10"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_dc_tag_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ltb1.tdf
    Info (12023): Found entity 1: altsyncram_ltb1
Info (12128): Elaborating entity "altsyncram_ltb1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_tag_module:mi_nios_niosGe_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_dc_data_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_data_module:mi_nios_niosGe_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_dc_victim_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_dc_victim_module:mi_nios_niosGe_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_debug" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_debug:the_mi_nios_niosGe_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_break" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_break:the_mi_nios_niosGe_cpu_nios2_oci_break"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_xbrk" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_xbrk:the_mi_nios_niosGe_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_dbrk" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dbrk:the_mi_nios_niosGe_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_itrace" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_itrace:the_mi_nios_niosGe_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_dtrace" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dtrace:the_mi_nios_niosGe_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_td_mode" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_dtrace:the_mi_nios_niosGe_cpu_nios2_oci_dtrace|mi_nios_niosGe_cpu_nios2_oci_td_mode:mi_nios_niosGe_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_fifo" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo|mi_nios_niosGe_cpu_nios2_oci_compute_input_tm_cnt:the_mi_nios_niosGe_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo|mi_nios_niosGe_cpu_nios2_oci_fifo_wrptr_inc:the_mi_nios_niosGe_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_fifo:the_mi_nios_niosGe_cpu_nios2_oci_fifo|mi_nios_niosGe_cpu_nios2_oci_fifo_cnt_inc:the_mi_nios_niosGe_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_pib" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_pib:the_mi_nios_niosGe_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_oci_im" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_oci_im:the_mi_nios_niosGe_cpu_nios2_oci_im"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_avalon_reg" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_avalon_reg:the_mi_nios_niosGe_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_nios2_ocimem" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_ociram_sp_ram_module" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf
    Info (12023): Found entity 1: altsyncram_qk21
Info (12128): Elaborating entity "altsyncram_qk21" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_nios2_ocimem:the_mi_nios_niosGe_cpu_nios2_ocimem|mi_nios_niosGe_cpu_ociram_sp_ram_module:mi_nios_niosGe_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_debug_slave_wrapper" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_debug_slave_tck" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_tck:the_mi_nios_niosGe_cpu_debug_slave_tck"
Info (12128): Elaborating entity "mi_nios_niosGe_cpu_debug_slave_sysclk" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|mi_nios_niosGe_cpu_debug_slave_sysclk:the_mi_nios_niosGe_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_nios2_oci:the_mi_nios_niosGe_cpu_nios2_oci|mi_nios_niosGe_cpu_debug_slave_wrapper:the_mi_nios_niosGe_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi_nios_niosGe_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "mi_nios_pll" for hierarchy "mi_nios:u0|mi_nios_pll:pll"
Info (12128): Elaborating entity "mi_nios_pll_stdsync_sv6" for hierarchy "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "mi_nios_pll_dffpipe_l2c" for hierarchy "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_stdsync_sv6:stdsync2|mi_nios_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "mi_nios_pll_altpll_vh92" for hierarchy "mi_nios:u0|mi_nios_pll:pll|mi_nios_pll_altpll_vh92:sd1"
Info (12128): Elaborating entity "mi_nios_sdram" for hierarchy "mi_nios:u0|mi_nios_sdram:sdram"
Info (12128): Elaborating entity "mi_nios_sdram_input_efifo_module" for hierarchy "mi_nios:u0|mi_nios_sdram:sdram|mi_nios_sdram_input_efifo_module:the_mi_nios_sdram_input_efifo_module"
Info (12128): Elaborating entity "mi_nios_spi_touch" for hierarchy "mi_nios:u0|mi_nios_spi_touch:spi_touch"
Info (12128): Elaborating entity "mi_nios_sysid" for hierarchy "mi_nios:u0|mi_nios_sysid:sysid"
Info (12128): Elaborating entity "mi_nios_timer" for hierarchy "mi_nios:u0|mi_nios_timer:timer"
Info (12128): Elaborating entity "mi_nios_touch_irq" for hierarchy "mi_nios:u0|mi_nios_touch_irq:touch_irq"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:niosge_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:niosge_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bl_n_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_touch_spi_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:niosge_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_default_decode" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router:router|mi_nios_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_001" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_001_default_decode" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_001:router_001|mi_nios_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_002" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_002_default_decode" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_002:router_002|mi_nios_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_004" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_004_default_decode" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_004:router_004|mi_nios_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_019" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_router_019_default_decode" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_router_019:router_019|mi_nios_mm_interconnect_0_router_019_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosge_data_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_cmd_demux" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_cmd_demux_001" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_cmd_mux" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_cmd_mux_002" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_rsp_demux" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_rsp_demux_001" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_rsp_demux_002" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_rsp_mux" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_rsp_mux_001" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_avalon_st_adapter" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mi_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_avalon_st_adapter_017" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter_017:avalon_st_adapter_017"
Info (12128): Elaborating entity "mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0" for hierarchy "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|mi_nios_mm_interconnect_0_avalon_st_adapter_017:avalon_st_adapter_017|mi_nios_mm_interconnect_0_avalon_st_adapter_017_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "mi_nios_irq_mapper" for hierarchy "mi_nios:u0|mi_nios_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "mi_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mi_nios:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mi_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mi_nios:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mi_nios:u0|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mi_nios:u0|altera_reset_controller:rst_controller_003"
Warning (12020): Port "jdo" on the entity instantiation of "the_mi_nios_niosGe_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.10.28.22:02:30 Progress: Loading sld03172de0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld03172de0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld03172de0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "mi_nios:u0|mi_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401
Info (12130): Elaborated megafunction instantiation "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "mi_nios:u0|mi_nios_niosGe:niosge|mi_nios_niosGe_cpu:cpu|mi_nios_niosGe_cpu_mult_cell:the_mi_nios_niosGe_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "PMOD_A[0]" has no driver
    Warning (13040): bidirectional pin "PMOD_A[1]" has no driver
    Warning (13040): bidirectional pin "PMOD_A[2]" has no driver
    Warning (13040): bidirectional pin "PMOD_A[3]" has no driver
    Warning (13040): bidirectional pin "PMOD_B[0]" has no driver
    Warning (13040): bidirectional pin "PMOD_B[1]" has no driver
    Warning (13040): bidirectional pin "PMOD_B[2]" has no driver
    Warning (13040): bidirectional pin "PMOD_B[3]" has no driver
    Warning (13040): bidirectional pin "PMOD_C[0]" has no driver
    Warning (13040): bidirectional pin "PMOD_C[1]" has no driver
    Warning (13040): bidirectional pin "PMOD_C[2]" has no driver
    Warning (13040): bidirectional pin "PMOD_C[3]" has no driver
    Warning (13040): bidirectional pin "PMOD_D[0]" has no driver
    Warning (13040): bidirectional pin "PMOD_D[1]" has no driver
    Warning (13040): bidirectional pin "PMOD_D[2]" has no driver
    Warning (13040): bidirectional pin "PMOD_D[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[16]~synth"
    Warning (13010): Node "GPIO_0[17]~synth"
    Warning (13010): Node "GPIO_0[18]~synth"
    Warning (13010): Node "GPIO_0[19]~synth"
    Warning (13010): Node "GPIO_0[20]~synth"
    Warning (13010): Node "GPIO_0[21]~synth"
    Warning (13010): Node "GPIO_0[23]~synth"
    Warning (13010): Node "GPIO_0[24]~synth"
    Warning (13010): Node "GPIO_0[25]~synth"
    Warning (13010): Node "GPIO_0[26]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_A[12]" is stuck at GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 436 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file H:/Sterliclinic/Test/output_files/practica4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "USER_CLK"
Info (21057): Implemented 7216 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 6816 logic cells
    Info (21064): Implemented 279 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 959 megabytes
    Info: Processing ended: Wed Oct 28 22:04:50 2015
    Info: Elapsed time: 00:04:21
    Info: Total CPU time (on all processors): 00:05:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Sterliclinic/Test/output_files/practica4.map.smsg.


