// Seed: 2108283567
module module_0 (
    output wire  id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  wand  id_5,
    output wire  id_6,
    output tri1  id_7,
    output wor   id_8
);
  assign id_1 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output uwire id_7
);
  wire id_9;
  logic [7:0] id_10;
  assign id_10[1] = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_1,
      id_1,
      id_0,
      id_2,
      id_4,
      id_7
  );
endmodule
