// Seed: 2799608462
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  tri1 id_4
);
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output wor id_2[1 : -1],
    input uwire id_3,
    input wire id_4,
    inout supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    input wand id_8,
    input wand id_9
);
  assign id_5 = -1;
  parameter id_11 = 1;
  logic [7:0][1 : 1] id_12, id_13;
  assign id_0 = 1'h0;
  wire id_14;
  if (-1) parameter id_15 = -1'h0;
  else begin : LABEL_0
    logic id_16;
    ;
  end
  module_0 modCall_1 (
      id_8,
      id_3,
      id_4,
      id_6,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
