
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dlutton' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-957.12.2.el7.x86_64) on Sun Jul 14 17:48:37 EDT 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.6.1810 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls'
INFO: [HLS 200-10] Opening and resetting project '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj'.
INFO: [HLS 200-10] Adding design file 'src/algo_unpacked_DCLRps_NojR.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/TPG.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'src/algo_unpacked_DCLRps_NojR_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data/test2_DCLRps_NojR_inp.txt' to the project
INFO: [HLS 200-10] Adding test bench file 'data/test2_DCLRps_NojR_out_ref.txt' to the project
INFO: [HLS 200-10] Opening and resetting solution '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.33333ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/algo_unpacked_DCLRps_NojR_tb.cpp in debug mode
   Compiling ../../../../src/TPG.cc in debug mode
   Compiling ../../../../src/algo_unpacked_DCLRps_NojR.cpp in debug mode
   Generating csim.exe
shift 112 0 0 0
peak 0 0
shift 109 112 0 0
peak 0 0
shift 110 109 112 0
peak 0 0
shift 244 110 109 112
peak 109 0
shift 10948 244 110 109
peak 4127 109
shift 14641 10948 244 110
peak 10730 4127
shift 13061 14641 10948 244
peak 14529 10730
shift 9965 13061 14641 10948
peak 7596 14529
shift 7062 9965 13061 14641
peak 0 7596
shift 4805 7062 9965 13061
peak 0 0
*** Output data verification. PASSED ***
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m4s *****
INFO: [Common 17-206] Exiting vivado_hls at Sun Jul 14 17:48:42 2019...
