DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ip_sdebug"
unitName "ip_sdebug_pkg"
)
]
embeddedInstances [
(EmbeddedInstance
name "p_proc"
number "1"
)
]
libraryRefs [
"ieee"
"ip_sdebug"
]
)
version "31.1"
appVersion "2017.1a (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_bus\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_bus\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_bus"
)
(vvPair
variable "d_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_bus"
)
(vvPair
variable "date"
value "04/06/2025"
)
(vvPair
variable "day"
value "mi."
)
(vvPair
variable "day_long"
value "miércoles"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "fsi_core_bus"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "graphical_source_author"
value "jose.sanchez"
)
(vvPair
variable "graphical_source_date"
value "04/06/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "CPU-13CRW33"
)
(vvPair
variable "graphical_source_time"
value "11:36:39"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CPU-13CRW33"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "fsi_core_bus"
)
(vvPair
variable "month"
value "jun."
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_bus\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_bus\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "system"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "11:36:39"
)
(vvPair
variable "unit"
value "fsi_core_bus"
)
(vvPair
variable "user"
value "jose.sanchez"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 788,0
optionalChildren [
*1 (HdlText
uid 1015,0
optionalChildren [
*2 (EmbeddedText
uid 1204,0
commentText (CommentText
uid 1205,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1206,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "132000,15000,150000,20000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1207,0
va (VaSet
isHidden 1
)
xt "132200,15200,149200,19200"
st "
-- p_proc 
-- Select interface for the different modules
sel <= ProcAddr(ProcAddr_mst'high + g_slave_bus_size downto ProcAddr_mst'high + 1);

-- Assign the address and data to the different modules
ProcAddr_mst <= ProcAddr(ProcAddr_mst'range);

-- Assign the data in to the different modules
ProcDataIn_mst <= ProcDataIn;

-- Assign the control signals to the different modules
ProcCs_aurora <= ProcCs when (sel = c_sel_aurora) else
    '0';
ProcCs_core <= ProcCs when (sel = c_sel_core) else
    '0';
ProcCs_decryp <= ProcCs when (sel = c_sel_decryp) else
    '0';
ProcCs_encryp <= ProcCs when (sel = c_sel_encryp) else
    '0';
ProcCs_mii <= ProcCs when (sel = c_sel_mii) else
    '0';
ProcCs_rgmii <= ProcCs when (sel = c_sel_rgmii) else
    '0';
ProcCs_srv <= ProcCs when (sel = c_sel_srv) else
    '0';

-- Assign the read/write signal to the different modules
ProcRNW_mst <= ProcRNW;

-- Assign the data out from the different modules
ProcDataOut <= ProcDataOut_aurora when (sel = c_sel_aurora) else
    ProcDataOut_core when (sel = c_sel_core) else
    ProcDataOut_decryp when (sel = c_sel_decryp) else
    ProcDataOut_encryp when (sel = c_sel_encryp) else
    ProcDataOut_mii when (sel = c_sel_mii) else
    ProcDataOut_rgmii when (sel = c_sel_rgmii) else
    ProcDataOut_srv;

ProcWrAck_int <= (ProcWrAck_aurora or timeout) when (sel = c_sel_aurora) else
    (ProcWrAck_core or timeout) when (sel = c_sel_core) else
    (ProcWrAck_decryp or timeout) when (sel = c_sel_decryp) else
    (ProcWrAck_encryp or timeout) when (sel = c_sel_encryp) else
    (ProcWrAck_mii or timeout) when (sel = c_sel_mii) else
    (ProcWrAck_rgmii or timeout) when (sel = c_sel_rgmii) else
    (ProcWrAck_srv or timeout);

ProcRdAck_int <= (ProcRdAck_aurora or timeout) when (sel = c_sel_aurora) else
    (ProcRdAck_core or timeout) when (sel = c_sel_core) else
    (ProcRdAck_decryp or timeout) when (sel = c_sel_decryp) else
    (ProcRdAck_encryp or timeout) when (sel = c_sel_encryp) else
    (ProcRdAck_mii or timeout) when (sel = c_sel_mii) else
    (ProcRdAck_rgmii or timeout) when (sel = c_sel_rgmii) else
    (ProcRdAck_srv or timeout);
-- -----------------------------------------------------------------------------
ProcWrAck <= ProcWrAck_int;
ProcRdAck <= ProcRdAck_int;
-- -----------------------------------------------------------------------------
p_timeout : process (clk, rst_n)
    constant c_timeout : unsigned(cnt_timeout'range) := x\"1F\";
begin
    if (rst_n = '0') then
        cnt_timeout <= (others => '0');
        timeout     <= '0';
    elsif rising_edge(clk) then
        if (ProcCs = '1') then
            if (cnt_timeout = c_timeout) then
                cnt_timeout <= (others => '0');
                timeout     <= '1';
            else
                cnt_timeout <= cnt_timeout + 1;
                timeout     <= '0';
            end if;
        else
            cnt_timeout <= (others => '0');
            timeout     <= '0';
        end if;
    end if;
end process p_timeout;
-- -----------------------------------------------------------------------------
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1016,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "124000,5000,132000,41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1017,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*3 (Text
uid 1018,0
va (VaSet
font "Courier New,8,1"
)
xt "124000,3900,127500,5000"
st "p_proc"
blo "124000,4700"
tm "HdlTextNameMgr"
)
*4 (Text
uid 1019,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "124000,5000,125000,6100"
st "1"
blo "124000,5800"
tm "HdlTextNumberMgr"
)
]
)
)
*5 (Panel
uid 1214,0
shape (RectFrame
uid 1215,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "105000,3000,164000,42000"
)
title (TextAssociate
uid 1216,0
ps "TopLeftStrategy"
text (Text
uid 1217,0
va (VaSet
font "Courier New,8,1"
)
xt "106000,4000,109500,5100"
st "Panel0"
blo "106000,4800"
tm "PanelText"
)
)
)
*6 (PortIoIn
uid 6525,0
shape (CompositeShape
uid 6526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6527,0
sl 0
ro 270
xt "115750,6625,117250,7375"
)
(Line
uid 6528,0
sl 0
ro 270
xt "117250,7000,117750,7000"
pts [
"117250,7000"
"117750,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6529,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6530,0
va (VaSet
)
xt "109000,6600,115000,7400"
st "ProcDataIn"
ju 2
blo "115000,7200"
tm "WireNameMgr"
)
)
)
*7 (PortIoIn
uid 6531,0
shape (CompositeShape
uid 6532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6533,0
sl 0
ro 270
xt "115750,5625,117250,6375"
)
(Line
uid 6534,0
sl 0
ro 270
xt "117250,6000,117750,6000"
pts [
"117250,6000"
"117750,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6535,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6536,0
va (VaSet
)
xt "110500,5600,115000,6400"
st "ProcAddr"
ju 2
blo "115000,6200"
tm "WireNameMgr"
)
)
)
*8 (PortIoIn
uid 6543,0
shape (CompositeShape
uid 6544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6545,0
sl 0
ro 270
xt "115750,9625,117250,10375"
)
(Line
uid 6546,0
sl 0
ro 270
xt "117250,10000,117750,10000"
pts [
"117250,10000"
"117750,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6547,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6548,0
va (VaSet
)
xt "111000,9600,115000,10400"
st "ProcRNW"
ju 2
blo "115000,10200"
tm "WireNameMgr"
)
)
)
*9 (PortIoIn
uid 6555,0
shape (CompositeShape
uid 6556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6557,0
sl 0
ro 270
xt "115750,8625,117250,9375"
)
(Line
uid 6558,0
sl 0
ro 270
xt "117250,9000,117750,9000"
pts [
"117250,9000"
"117750,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6559,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6560,0
va (VaSet
)
xt "111500,8600,115000,9400"
st "ProcCs"
ju 2
blo "115000,9200"
tm "WireNameMgr"
)
)
)
*10 (PortIoOut
uid 6567,0
shape (CompositeShape
uid 6568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6569,0
sl 0
ro 90
xt "115750,10625,117250,11375"
)
(Line
uid 6570,0
sl 0
ro 90
xt "117250,11000,117750,11000"
pts [
"117750,11000"
"117250,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6571,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6572,0
va (VaSet
)
xt "110000,10600,115000,11400"
st "ProcWrAck"
ju 2
blo "115000,11200"
tm "WireNameMgr"
)
)
)
*11 (PortIoOut
uid 6573,0
shape (CompositeShape
uid 6574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6575,0
sl 0
ro 90
xt "115750,7625,117250,8375"
)
(Line
uid 6576,0
sl 0
ro 90
xt "117250,8000,117750,8000"
pts [
"117750,8000"
"117250,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6577,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6578,0
va (VaSet
)
xt "108500,7600,115000,8400"
st "ProcDataOut"
ju 2
blo "115000,8200"
tm "WireNameMgr"
)
)
)
*12 (PortIoOut
uid 6579,0
shape (CompositeShape
uid 6580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6581,0
sl 0
ro 90
xt "115750,11625,117250,12375"
)
(Line
uid 6582,0
sl 0
ro 90
xt "117250,12000,117750,12000"
pts [
"117750,12000"
"117250,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6583,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6584,0
va (VaSet
)
xt "110000,11600,115000,12400"
st "ProcRdAck"
ju 2
blo "115000,12200"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 6639,0
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size+g_slave_bus_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 90,0
)
declText (MLText
uid 6640,0
va (VaSet
isHidden 1
)
)
)
*14 (Net
uid 6641,0
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 91,0
)
declText (MLText
uid 6642,0
va (VaSet
isHidden 1
)
)
)
*15 (Net
uid 6643,0
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 92,0
)
declText (MLText
uid 6644,0
va (VaSet
isHidden 1
)
)
)
*16 (Net
uid 6645,0
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 93,0
)
declText (MLText
uid 6646,0
va (VaSet
isHidden 1
)
)
)
*17 (Net
uid 6647,0
lang 2
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 94,0
)
declText (MLText
uid 6648,0
va (VaSet
isHidden 1
)
)
)
*18 (Net
uid 6649,0
lang 2
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 95,0
)
declText (MLText
uid 6650,0
va (VaSet
isHidden 1
)
)
)
*19 (Net
uid 6665,0
lang 2
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 37
suid 96,0
)
declText (MLText
uid 6666,0
va (VaSet
isHidden 1
)
)
)
*20 (PortIoIn
uid 6675,0
shape (CompositeShape
uid 6676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6677,0
sl 0
ro 270
xt "117000,38625,118500,39375"
)
(Line
uid 6678,0
sl 0
ro 270
xt "118500,39000,119000,39000"
pts [
"118500,39000"
"119000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6680,0
va (VaSet
)
xt "114000,38600,116000,39400"
st "clk"
ju 2
blo "116000,39200"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 6681,0
lang 2
decl (Decl
n "clk"
t "std_logic"
o 26
suid 98,0
)
declText (MLText
uid 6682,0
va (VaSet
isHidden 1
)
)
)
*22 (PortIoIn
uid 6691,0
shape (CompositeShape
uid 6692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6693,0
sl 0
ro 270
xt "117000,39625,118500,40375"
)
(Line
uid 6694,0
sl 0
ro 270
xt "118500,40000,119000,40000"
pts [
"118500,40000"
"119000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6695,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6696,0
va (VaSet
)
xt "113000,39600,116000,40400"
st "rst_n"
ju 2
blo "116000,40200"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 6697,0
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 27
suid 100,0
)
declText (MLText
uid 6698,0
va (VaSet
isHidden 1
)
)
)
*24 (PortIoOut
uid 7002,0
shape (CompositeShape
uid 7003,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7004,0
sl 0
ro 270
xt "137500,5625,139000,6375"
)
(Line
uid 7005,0
sl 0
ro 270
xt "137000,6000,137500,6000"
pts [
"137000,6000"
"137500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7006,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7007,0
va (VaSet
)
xt "140000,5600,147000,6400"
st "ProcAddr_mst"
blo "140000,6200"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 7038,0
shape (CompositeShape
uid 7039,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7040,0
sl 0
ro 270
xt "137500,9625,139000,10375"
)
(Line
uid 7041,0
sl 0
ro 270
xt "137000,10000,137500,10000"
pts [
"137000,10000"
"137500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7042,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7043,0
va (VaSet
)
xt "140000,9600,147500,10400"
st "ProcCs_aurora"
blo "140000,10200"
tm "WireNameMgr"
)
)
)
*26 (PortIoOut
uid 7044,0
shape (CompositeShape
uid 7045,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7046,0
sl 0
ro 270
xt "137500,10625,139000,11375"
)
(Line
uid 7047,0
sl 0
ro 270
xt "137000,11000,137500,11000"
pts [
"137000,11000"
"137500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7048,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7049,0
va (VaSet
)
xt "140000,10600,146500,11400"
st "ProcCs_core"
blo "140000,11200"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 7050,0
shape (CompositeShape
uid 7051,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7052,0
sl 0
ro 270
xt "137500,11625,139000,12375"
)
(Line
uid 7053,0
sl 0
ro 270
xt "137000,12000,137500,12000"
pts [
"137000,12000"
"137500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7054,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7055,0
va (VaSet
)
xt "140000,11600,147500,12400"
st "ProcCs_decryp"
blo "140000,12200"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 7056,0
shape (CompositeShape
uid 7057,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7058,0
sl 0
ro 270
xt "137500,12625,139000,13375"
)
(Line
uid 7059,0
sl 0
ro 270
xt "137000,13000,137500,13000"
pts [
"137000,13000"
"137500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7060,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7061,0
va (VaSet
)
xt "140000,12600,147500,13400"
st "ProcCs_encryp"
blo "140000,13200"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 7062,0
shape (CompositeShape
uid 7063,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7064,0
sl 0
ro 270
xt "137500,13625,139000,14375"
)
(Line
uid 7065,0
sl 0
ro 270
xt "137000,14000,137500,14000"
pts [
"137000,14000"
"137500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7066,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7067,0
va (VaSet
)
xt "140000,13600,146000,14400"
st "ProcCs_mii"
blo "140000,14200"
tm "WireNameMgr"
)
)
)
*30 (PortIoOut
uid 7068,0
shape (CompositeShape
uid 7069,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7070,0
sl 0
ro 270
xt "137500,14625,139000,15375"
)
(Line
uid 7071,0
sl 0
ro 270
xt "137000,15000,137500,15000"
pts [
"137000,15000"
"137500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7072,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7073,0
va (VaSet
)
xt "140000,14600,147000,15400"
st "ProcCs_rgmii"
blo "140000,15200"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 7074,0
shape (CompositeShape
uid 7075,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7076,0
sl 0
ro 270
xt "137500,6625,139000,7375"
)
(Line
uid 7077,0
sl 0
ro 270
xt "137000,7000,137500,7000"
pts [
"137000,7000"
"137500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7078,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7079,0
va (VaSet
)
xt "140000,6600,148000,7400"
st "ProcDataIn_mst"
blo "140000,7200"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 7110,0
shape (CompositeShape
uid 7111,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7112,0
sl 0
ro 270
xt "137500,7625,139000,8375"
)
(Line
uid 7113,0
sl 0
ro 270
xt "137000,8000,137500,8000"
pts [
"137000,8000"
"137500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7114,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7115,0
va (VaSet
)
xt "140000,7600,146500,8400"
st "ProcRNW_mst"
blo "140000,8200"
tm "WireNameMgr"
)
)
)
*33 (PortIoIn
uid 7146,0
shape (CompositeShape
uid 7147,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7148,0
sl 0
ro 90
xt "137500,17625,139000,18375"
)
(Line
uid 7149,0
sl 0
ro 90
xt "137000,18000,137500,18000"
pts [
"137500,18000"
"137000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7150,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7151,0
va (VaSet
)
xt "140000,17600,150000,18400"
st "ProcDataOut_aurora"
blo "140000,18200"
tm "WireNameMgr"
)
)
)
*34 (PortIoIn
uid 7152,0
shape (CompositeShape
uid 7153,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7154,0
sl 0
ro 90
xt "137500,18625,139000,19375"
)
(Line
uid 7155,0
sl 0
ro 90
xt "137000,19000,137500,19000"
pts [
"137500,19000"
"137000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7156,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7157,0
va (VaSet
)
xt "140000,18600,149000,19400"
st "ProcDataOut_core"
blo "140000,19200"
tm "WireNameMgr"
)
)
)
*35 (PortIoIn
uid 7158,0
shape (CompositeShape
uid 7159,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7160,0
sl 0
ro 90
xt "137500,19625,139000,20375"
)
(Line
uid 7161,0
sl 0
ro 90
xt "137000,20000,137500,20000"
pts [
"137500,20000"
"137000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7162,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7163,0
va (VaSet
)
xt "140000,19600,150000,20400"
st "ProcDataOut_decryp"
blo "140000,20200"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 7164,0
shape (CompositeShape
uid 7165,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7166,0
sl 0
ro 90
xt "137500,20625,139000,21375"
)
(Line
uid 7167,0
sl 0
ro 90
xt "137000,21000,137500,21000"
pts [
"137500,21000"
"137000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7168,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7169,0
va (VaSet
)
xt "140000,20600,150000,21400"
st "ProcDataOut_encryp"
blo "140000,21200"
tm "WireNameMgr"
)
)
)
*37 (PortIoIn
uid 7170,0
shape (CompositeShape
uid 7171,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7172,0
sl 0
ro 90
xt "137500,21625,139000,22375"
)
(Line
uid 7173,0
sl 0
ro 90
xt "137000,22000,137500,22000"
pts [
"137500,22000"
"137000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7174,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7175,0
va (VaSet
)
xt "140000,21600,148500,22400"
st "ProcDataOut_mii"
blo "140000,22200"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 7176,0
shape (CompositeShape
uid 7177,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7178,0
sl 0
ro 90
xt "137500,22625,139000,23375"
)
(Line
uid 7179,0
sl 0
ro 90
xt "137000,23000,137500,23000"
pts [
"137500,23000"
"137000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7180,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7181,0
va (VaSet
)
xt "140000,22600,149500,23400"
st "ProcDataOut_rgmii"
blo "140000,23200"
tm "WireNameMgr"
)
)
)
*39 (PortIoIn
uid 7182,0
shape (CompositeShape
uid 7183,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7184,0
sl 0
ro 90
xt "137500,25625,139000,26375"
)
(Line
uid 7185,0
sl 0
ro 90
xt "137000,26000,137500,26000"
pts [
"137500,26000"
"137000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7186,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7187,0
va (VaSet
)
xt "140000,25600,149000,26400"
st "ProcRdAck_aurora"
blo "140000,26200"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 7188,0
shape (CompositeShape
uid 7189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7190,0
sl 0
ro 90
xt "137500,26625,139000,27375"
)
(Line
uid 7191,0
sl 0
ro 90
xt "137000,27000,137500,27000"
pts [
"137500,27000"
"137000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7192,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7193,0
va (VaSet
)
xt "140000,26600,148000,27400"
st "ProcRdAck_core"
blo "140000,27200"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 7194,0
shape (CompositeShape
uid 7195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7196,0
sl 0
ro 90
xt "137500,27625,139000,28375"
)
(Line
uid 7197,0
sl 0
ro 90
xt "137000,28000,137500,28000"
pts [
"137500,28000"
"137000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7198,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7199,0
va (VaSet
)
xt "140000,27600,149000,28400"
st "ProcRdAck_decryp"
blo "140000,28200"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 7200,0
shape (CompositeShape
uid 7201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7202,0
sl 0
ro 90
xt "137500,28625,139000,29375"
)
(Line
uid 7203,0
sl 0
ro 90
xt "137000,29000,137500,29000"
pts [
"137500,29000"
"137000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7204,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7205,0
va (VaSet
)
xt "140000,28600,149000,29400"
st "ProcRdAck_encryp"
blo "140000,29200"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 7206,0
shape (CompositeShape
uid 7207,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7208,0
sl 0
ro 90
xt "137500,29625,139000,30375"
)
(Line
uid 7209,0
sl 0
ro 90
xt "137000,30000,137500,30000"
pts [
"137500,30000"
"137000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7210,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7211,0
va (VaSet
)
xt "140000,29600,147500,30400"
st "ProcRdAck_mii"
blo "140000,30200"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 7212,0
shape (CompositeShape
uid 7213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7214,0
sl 0
ro 90
xt "137500,30625,139000,31375"
)
(Line
uid 7215,0
sl 0
ro 90
xt "137000,31000,137500,31000"
pts [
"137500,31000"
"137000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7216,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7217,0
va (VaSet
)
xt "140000,30600,148500,31400"
st "ProcRdAck_rgmii"
blo "140000,31200"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 7218,0
shape (CompositeShape
uid 7219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7220,0
sl 0
ro 90
xt "137500,33625,139000,34375"
)
(Line
uid 7221,0
sl 0
ro 90
xt "137000,34000,137500,34000"
pts [
"137500,34000"
"137000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7222,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7223,0
va (VaSet
)
xt "140000,33600,149000,34400"
st "ProcWrAck_aurora"
blo "140000,34200"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 7224,0
shape (CompositeShape
uid 7225,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7226,0
sl 0
ro 90
xt "137500,34625,139000,35375"
)
(Line
uid 7227,0
sl 0
ro 90
xt "137000,35000,137500,35000"
pts [
"137500,35000"
"137000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7228,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7229,0
va (VaSet
)
xt "140000,34600,148000,35400"
st "ProcWrAck_core"
blo "140000,35200"
tm "WireNameMgr"
)
)
)
*47 (PortIoIn
uid 7230,0
shape (CompositeShape
uid 7231,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7232,0
sl 0
ro 90
xt "137500,35625,139000,36375"
)
(Line
uid 7233,0
sl 0
ro 90
xt "137000,36000,137500,36000"
pts [
"137500,36000"
"137000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7234,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7235,0
va (VaSet
)
xt "140000,35600,149000,36400"
st "ProcWrAck_decryp"
blo "140000,36200"
tm "WireNameMgr"
)
)
)
*48 (PortIoIn
uid 7236,0
shape (CompositeShape
uid 7237,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7238,0
sl 0
ro 90
xt "137500,36625,139000,37375"
)
(Line
uid 7239,0
sl 0
ro 90
xt "137000,37000,137500,37000"
pts [
"137500,37000"
"137000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7240,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7241,0
va (VaSet
)
xt "140000,36600,149000,37400"
st "ProcWrAck_encryp"
blo "140000,37200"
tm "WireNameMgr"
)
)
)
*49 (PortIoIn
uid 7242,0
shape (CompositeShape
uid 7243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7244,0
sl 0
ro 90
xt "137500,37625,139000,38375"
)
(Line
uid 7245,0
sl 0
ro 90
xt "137000,38000,137500,38000"
pts [
"137500,38000"
"137000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7246,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7247,0
va (VaSet
)
xt "140000,37600,147500,38400"
st "ProcWrAck_mii"
blo "140000,38200"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 7248,0
shape (CompositeShape
uid 7249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7250,0
sl 0
ro 90
xt "137500,38625,139000,39375"
)
(Line
uid 7251,0
sl 0
ro 90
xt "137000,39000,137500,39000"
pts [
"137500,39000"
"137000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7252,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7253,0
va (VaSet
)
xt "140000,38600,148500,39400"
st "ProcWrAck_rgmii"
blo "140000,39200"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 7562,0
lang 2
decl (Decl
n "ProcRdAck_aurora"
t "std_logic"
o 12
suid 101,0
)
declText (MLText
uid 7563,0
va (VaSet
isHidden 1
)
xt "7000,4000,23500,4800"
st "ProcRdAck_aurora   : std_logic"
)
)
*52 (Net
uid 7564,0
lang 2
decl (Decl
n "ProcWrAck_encryp"
t "std_logic"
o 22
suid 102,0
)
declText (MLText
uid 7565,0
va (VaSet
isHidden 1
)
xt "7000,11200,23500,12000"
st "ProcWrAck_encryp   : std_logic"
)
)
*53 (Net
uid 7566,0
lang 2
decl (Decl
n "ProcWrAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 103,0
)
declText (MLText
uid 7567,0
va (VaSet
isHidden 1
)
xt "7000,12000,23500,12800"
st "ProcWrAck_mii      : std_logic"
)
)
*54 (Net
uid 7570,0
lang 2
decl (Decl
n "ProcDataOut_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 105,0
)
declText (MLText
uid 7571,0
va (VaSet
isHidden 1
)
xt "7000,3200,34000,4000"
st "ProcDataOut_rgmii  : std_logic_vector(31 downto 0)"
)
)
*55 (Net
uid 7572,0
lang 2
decl (Decl
n "ProcRdAck_decryp"
t "std_logic"
o 14
suid 106,0
)
declText (MLText
uid 7573,0
va (VaSet
isHidden 1
)
xt "7000,5600,23500,6400"
st "ProcRdAck_decryp   : std_logic"
)
)
*56 (Net
uid 7574,0
lang 2
decl (Decl
n "ProcRdAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 107,0
)
declText (MLText
uid 7575,0
va (VaSet
isHidden 1
)
xt "7000,4800,23500,5600"
st "ProcRdAck_core     : std_logic"
)
)
*57 (Net
uid 7580,0
lang 2
decl (Decl
n "ProcDataOut_decryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 110,0
)
declText (MLText
uid 7581,0
va (VaSet
isHidden 1
)
xt "7000,800,34000,1600"
st "ProcDataOut_decryp : std_logic_vector(31 downto 0)"
)
)
*58 (Net
uid 7584,0
lang 2
decl (Decl
n "ProcRdAck_encryp"
t "std_logic"
o 15
suid 112,0
)
declText (MLText
uid 7585,0
va (VaSet
isHidden 1
)
xt "7000,6400,23500,7200"
st "ProcRdAck_encryp   : std_logic"
)
)
*59 (Net
uid 7588,0
lang 2
decl (Decl
n "ProcDataOut_encryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 114,0
)
declText (MLText
uid 7589,0
va (VaSet
isHidden 1
)
xt "7000,1600,34000,2400"
st "ProcDataOut_encryp : std_logic_vector(31 downto 0)"
)
)
*60 (Net
uid 7590,0
lang 2
decl (Decl
n "ProcWrAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 115,0
)
declText (MLText
uid 7591,0
va (VaSet
isHidden 1
)
xt "7000,9600,23500,10400"
st "ProcWrAck_core     : std_logic"
)
)
*61 (Net
uid 7592,0
lang 2
decl (Decl
n "ProcWrAck_aurora"
t "std_logic"
o 19
suid 116,0
)
declText (MLText
uid 7593,0
va (VaSet
isHidden 1
)
xt "7000,8800,23500,9600"
st "ProcWrAck_aurora   : std_logic"
)
)
*62 (Net
uid 7594,0
lang 2
decl (Decl
n "ProcWrAck_decryp"
t "std_logic"
o 21
suid 117,0
)
declText (MLText
uid 7595,0
va (VaSet
isHidden 1
)
xt "7000,10400,23500,11200"
st "ProcWrAck_decryp   : std_logic"
)
)
*63 (Net
uid 7596,0
lang 2
decl (Decl
n "ProcWrAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 118,0
)
declText (MLText
uid 7597,0
va (VaSet
isHidden 1
)
xt "7000,12800,23500,13600"
st "ProcWrAck_rgmii    : std_logic"
)
)
*64 (Net
uid 7598,0
lang 2
decl (Decl
n "ProcDataOut_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 119,0
)
declText (MLText
uid 7599,0
va (VaSet
isHidden 1
)
xt "7000,2400,34000,3200"
st "ProcDataOut_mii    : std_logic_vector(31 downto 0)"
)
)
*65 (Net
uid 7600,0
lang 2
decl (Decl
n "ProcRdAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 120,0
)
declText (MLText
uid 7601,0
va (VaSet
isHidden 1
)
xt "7000,7200,23500,8000"
st "ProcRdAck_mii      : std_logic"
)
)
*66 (Net
uid 7602,0
lang 2
decl (Decl
n "ProcRdAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 121,0
)
declText (MLText
uid 7603,0
va (VaSet
isHidden 1
)
xt "7000,8000,23500,8800"
st "ProcRdAck_rgmii    : std_logic"
)
)
*67 (Net
uid 7606,0
lang 2
decl (Decl
n "ProcDataOut_srv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 123,0
)
declText (MLText
uid 7607,0
va (VaSet
isHidden 1
)
)
)
*68 (Net
uid 7610,0
lang 2
decl (Decl
n "ProcCs_srv"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 125,0
)
declText (MLText
uid 7611,0
va (VaSet
isHidden 1
)
)
)
*69 (Net
uid 7612,0
lang 2
decl (Decl
n "ProcWrAck_srv"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 126,0
)
declText (MLText
uid 7613,0
va (VaSet
isHidden 1
)
)
)
*70 (Net
uid 7616,0
lang 2
decl (Decl
n "ProcRdAck_srv"
t "std_logic"
o 18
suid 128,0
)
declText (MLText
uid 7617,0
va (VaSet
isHidden 1
)
)
)
*71 (Net
uid 7628,0
lang 2
decl (Decl
n "ProcAddr_mst"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 28
suid 134,0
)
declText (MLText
uid 7629,0
va (VaSet
isHidden 1
)
xt "7000,16800,49500,17600"
st "ProcAddr_aurora    : std_logic_vector(15 downto 0) -- !! adresse mot et non octet"
)
)
*72 (Net
uid 7630,0
lang 2
decl (Decl
n "ProcCs_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 135,0
)
declText (MLText
uid 7631,0
va (VaSet
isHidden 1
)
xt "7000,25600,23500,26400"
st "ProcCs_rgmii       : std_logic"
)
)
*73 (Net
uid 7632,0
lang 2
decl (Decl
n "ProcDataOut_aurora"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 136,0
)
declText (MLText
uid 7633,0
va (VaSet
isHidden 1
)
xt "7000,-800,34000,0"
st "ProcDataOut_aurora : std_logic_vector(31 downto 0)"
)
)
*74 (Net
uid 7634,0
lang 2
decl (Decl
n "ProcDataOut_core"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 137,0
)
declText (MLText
uid 7635,0
va (VaSet
isHidden 1
)
xt "7000,0,34000,800"
st "ProcDataOut_core   : std_logic_vector(31 downto 0)"
)
)
*75 (Net
uid 7640,0
lang 2
decl (Decl
n "ProcCs_core"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 140,0
)
declText (MLText
uid 7641,0
va (VaSet
isHidden 1
)
xt "7000,22400,23500,23200"
st "ProcCs_core        : std_logic"
)
)
*76 (Net
uid 7644,0
lang 2
decl (Decl
n "ProcCs_aurora"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 142,0
)
declText (MLText
uid 7645,0
va (VaSet
isHidden 1
)
xt "7000,21600,23500,22400"
st "ProcCs_aurora      : std_logic"
)
)
*77 (Net
uid 7646,0
lang 2
decl (Decl
n "ProcCs_encryp"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 143,0
)
declText (MLText
uid 7647,0
va (VaSet
isHidden 1
)
xt "7000,24000,23500,24800"
st "ProcCs_encryp      : std_logic"
)
)
*78 (Net
uid 7652,0
lang 2
decl (Decl
n "ProcCs_mii"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 146,0
)
declText (MLText
uid 7653,0
va (VaSet
isHidden 1
)
xt "7000,24800,23500,25600"
st "ProcCs_mii         : std_logic"
)
)
*79 (Net
uid 7654,0
lang 2
decl (Decl
n "ProcCs_decryp"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 147,0
)
declText (MLText
uid 7655,0
va (VaSet
isHidden 1
)
xt "7000,23200,23500,24000"
st "ProcCs_decryp      : std_logic"
)
)
*80 (PortIoIn
uid 7666,0
shape (CompositeShape
uid 7667,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7668,0
sl 0
ro 90
xt "137500,39625,139000,40375"
)
(Line
uid 7669,0
sl 0
ro 90
xt "137000,40000,137500,40000"
pts [
"137500,40000"
"137000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7670,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7671,0
va (VaSet
)
xt "140000,39600,147500,40400"
st "ProcWrAck_srv"
blo "140000,40200"
tm "WireNameMgr"
)
)
)
*81 (PortIoIn
uid 7672,0
shape (CompositeShape
uid 7673,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7674,0
sl 0
ro 90
xt "137500,31625,139000,32375"
)
(Line
uid 7675,0
sl 0
ro 90
xt "137000,32000,137500,32000"
pts [
"137500,32000"
"137000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7676,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7677,0
va (VaSet
)
xt "140000,31600,147500,32400"
st "ProcRdAck_srv"
blo "140000,32200"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 7678,0
shape (CompositeShape
uid 7679,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7680,0
sl 0
ro 90
xt "137500,23625,139000,24375"
)
(Line
uid 7681,0
sl 0
ro 90
xt "137000,24000,137500,24000"
pts [
"137500,24000"
"137000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7682,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7683,0
va (VaSet
)
xt "140000,23600,148500,24400"
st "ProcDataOut_srv"
blo "140000,24200"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 7696,0
shape (CompositeShape
uid 7697,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7698,0
sl 0
ro 270
xt "137500,15625,139000,16375"
)
(Line
uid 7699,0
sl 0
ro 270
xt "137000,16000,137500,16000"
pts [
"137000,16000"
"137500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7700,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7701,0
va (VaSet
)
xt "140000,15600,146000,16400"
st "ProcCs_srv"
blo "140000,16200"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 7800,0
lang 2
decl (Decl
n "ProcDataIn_mst"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 36
suid 150,0
)
declText (MLText
uid 7801,0
va (VaSet
isHidden 1
)
)
)
*85 (Net
uid 7802,0
lang 2
decl (Decl
n "ProcRNW_mst"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 38
suid 151,0
)
declText (MLText
uid 7803,0
va (VaSet
isHidden 1
)
)
)
*86 (Wire
uid 6469,0
shape (OrthoPolyLine
uid 6470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,7000,124000,7000"
pts [
"117750,7000"
"124000,7000"
]
)
start &6
end &1
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6476,0
va (VaSet
isHidden 1
)
xt "116750,6200,122750,7000"
st "ProcDataIn"
blo "116750,6800"
tm "WireNameMgr"
)
)
on &14
)
*87 (Wire
uid 6477,0
shape (OrthoPolyLine
uid 6478,0
va (VaSet
vasetType 3
)
xt "117750,11000,124000,11000"
pts [
"117750,11000"
"124000,11000"
]
)
start &10
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6484,0
va (VaSet
isHidden 1
)
xt "116750,10200,121750,11000"
st "ProcWrAck"
blo "116750,10800"
tm "WireNameMgr"
)
)
on &17
)
*88 (Wire
uid 6485,0
shape (OrthoPolyLine
uid 6486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,8000,124000,8000"
pts [
"117750,8000"
"124000,8000"
]
)
start &11
end &1
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6492,0
va (VaSet
isHidden 1
)
xt "116750,7200,123250,8000"
st "ProcDataOut"
blo "116750,7800"
tm "WireNameMgr"
)
)
on &19
)
*89 (Wire
uid 6493,0
shape (OrthoPolyLine
uid 6494,0
va (VaSet
vasetType 3
)
xt "117750,10000,124000,10000"
pts [
"117750,10000"
"124000,10000"
]
)
start &8
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 6499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6500,0
va (VaSet
isHidden 1
)
xt "116750,9200,120750,10000"
st "ProcRNW"
blo "116750,9800"
tm "WireNameMgr"
)
)
on &16
)
*90 (Wire
uid 6501,0
shape (OrthoPolyLine
uid 6502,0
va (VaSet
vasetType 3
)
xt "117750,9000,124000,9000"
pts [
"117750,9000"
"124000,9000"
]
)
start &9
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 6507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6508,0
va (VaSet
isHidden 1
)
xt "116750,8200,120250,9000"
st "ProcCs"
blo "116750,8800"
tm "WireNameMgr"
)
)
on &15
)
*91 (Wire
uid 6509,0
shape (OrthoPolyLine
uid 6510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117750,6000,124000,6000"
pts [
"117750,6000"
"124000,6000"
]
)
start &7
end &1
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6516,0
va (VaSet
isHidden 1
)
xt "116750,5200,121250,6000"
st "ProcAddr"
blo "116750,5800"
tm "WireNameMgr"
)
)
on &13
)
*92 (Wire
uid 6517,0
shape (OrthoPolyLine
uid 6518,0
va (VaSet
vasetType 3
)
xt "117750,12000,124000,12000"
pts [
"117750,12000"
"124000,12000"
]
)
start &12
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6524,0
va (VaSet
isHidden 1
)
xt "116750,11200,121750,12000"
st "ProcRdAck"
blo "116750,11800"
tm "WireNameMgr"
)
)
on &18
)
*93 (Wire
uid 6669,0
shape (OrthoPolyLine
uid 6670,0
va (VaSet
vasetType 3
)
xt "119000,39000,124000,39000"
pts [
"119000,39000"
"124000,39000"
]
)
start &20
end &1
sat 32
eat 65
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6673,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6674,0
va (VaSet
isHidden 1
)
xt "122000,38200,124000,39000"
st "clk"
blo "122000,38800"
tm "WireNameMgr"
)
)
on &21
)
*94 (Wire
uid 6685,0
shape (OrthoPolyLine
uid 6686,0
va (VaSet
vasetType 3
)
xt "119000,40000,124000,40000"
pts [
"119000,40000"
"124000,40000"
]
)
start &22
end &1
sat 32
eat 129
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6689,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6690,0
va (VaSet
isHidden 1
)
xt "121000,39200,124000,40000"
st "rst_n"
blo "121000,39800"
tm "WireNameMgr"
)
)
on &23
)
*95 (Wire
uid 7260,0
shape (OrthoPolyLine
uid 7261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,6000,137000,6000"
pts [
"137000,6000"
"132000,6000"
]
)
start &24
end &1
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7264,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7265,0
va (VaSet
isHidden 1
)
xt "136000,5200,143000,6000"
st "ProcAddr_mst"
blo "136000,5800"
tm "WireNameMgr"
)
)
on &71
)
*96 (Wire
uid 7284,0
shape (OrthoPolyLine
uid 7285,0
va (VaSet
vasetType 3
)
xt "132000,15000,137000,15000"
pts [
"137000,15000"
"132000,15000"
]
)
start &30
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7288,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7289,0
va (VaSet
isHidden 1
)
xt "136000,14200,143000,15000"
st "ProcCs_rgmii"
blo "136000,14800"
tm "WireNameMgr"
)
)
on &72
)
*97 (Wire
uid 7290,0
shape (OrthoPolyLine
uid 7291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,7000,137000,7000"
pts [
"137000,7000"
"132000,7000"
]
)
start &31
end &1
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7294,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7295,0
va (VaSet
isHidden 1
)
xt "136000,6200,144000,7000"
st "ProcDataIn_mst"
blo "136000,6800"
tm "WireNameMgr"
)
)
on &84
)
*98 (Wire
uid 7296,0
shape (OrthoPolyLine
uid 7297,0
va (VaSet
vasetType 3
)
xt "132000,10000,137000,10000"
pts [
"137000,10000"
"132000,10000"
]
)
start &25
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7300,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7301,0
va (VaSet
isHidden 1
)
xt "136000,9200,143500,10000"
st "ProcCs_aurora"
blo "136000,9800"
tm "WireNameMgr"
)
)
on &76
)
*99 (Wire
uid 7302,0
shape (OrthoPolyLine
uid 7303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,19000,137000,19000"
pts [
"137000,19000"
"132000,19000"
]
)
start &34
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7306,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7307,0
va (VaSet
isHidden 1
)
xt "124000,18200,133000,19000"
st "ProcDataOut_core"
blo "124000,18800"
tm "WireNameMgr"
)
)
on &74
)
*100 (Wire
uid 7308,0
shape (OrthoPolyLine
uid 7309,0
va (VaSet
vasetType 3
)
xt "132000,13000,137000,13000"
pts [
"137000,13000"
"132000,13000"
]
)
start &28
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7312,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7313,0
va (VaSet
isHidden 1
)
xt "136000,12200,143500,13000"
st "ProcCs_encryp"
blo "136000,12800"
tm "WireNameMgr"
)
)
on &77
)
*101 (Wire
uid 7320,0
shape (OrthoPolyLine
uid 7321,0
va (VaSet
vasetType 3
)
xt "132000,14000,137000,14000"
pts [
"137000,14000"
"132000,14000"
]
)
start &29
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7324,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7325,0
va (VaSet
isHidden 1
)
xt "136000,13200,142000,14000"
st "ProcCs_mii"
blo "136000,13800"
tm "WireNameMgr"
)
)
on &78
)
*102 (Wire
uid 7338,0
shape (OrthoPolyLine
uid 7339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,18000,137000,18000"
pts [
"137000,18000"
"132000,18000"
]
)
start &33
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7342,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7343,0
va (VaSet
isHidden 1
)
xt "124000,17200,134000,18000"
st "ProcDataOut_aurora"
blo "124000,17800"
tm "WireNameMgr"
)
)
on &73
)
*103 (Wire
uid 7362,0
shape (OrthoPolyLine
uid 7363,0
va (VaSet
vasetType 3
)
xt "132000,12000,137000,12000"
pts [
"137000,12000"
"132000,12000"
]
)
start &27
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7366,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7367,0
va (VaSet
isHidden 1
)
xt "136000,11200,143500,12000"
st "ProcCs_decryp"
blo "136000,11800"
tm "WireNameMgr"
)
)
on &79
)
*104 (Wire
uid 7368,0
shape (OrthoPolyLine
uid 7369,0
va (VaSet
vasetType 3
)
xt "132000,11000,137000,11000"
pts [
"137000,11000"
"132000,11000"
]
)
start &26
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7372,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7373,0
va (VaSet
isHidden 1
)
xt "136000,10200,142500,11000"
st "ProcCs_core"
blo "136000,10800"
tm "WireNameMgr"
)
)
on &75
)
*105 (Wire
uid 7374,0
shape (OrthoPolyLine
uid 7375,0
va (VaSet
vasetType 3
)
xt "132000,30000,137000,30000"
pts [
"137000,30000"
"132000,30000"
]
)
start &43
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7378,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7379,0
va (VaSet
isHidden 1
)
xt "124000,29200,131500,30000"
st "ProcRdAck_mii"
blo "124000,29800"
tm "WireNameMgr"
)
)
on &65
)
*106 (Wire
uid 7380,0
shape (OrthoPolyLine
uid 7381,0
va (VaSet
vasetType 3
)
xt "132000,31000,137000,31000"
pts [
"137000,31000"
"132000,31000"
]
)
start &44
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7384,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7385,0
va (VaSet
isHidden 1
)
xt "124000,30200,132500,31000"
st "ProcRdAck_rgmii"
blo "124000,30800"
tm "WireNameMgr"
)
)
on &66
)
*107 (Wire
uid 7392,0
shape (OrthoPolyLine
uid 7393,0
va (VaSet
vasetType 3
)
xt "132000,29000,137000,29000"
pts [
"137000,29000"
"132000,29000"
]
)
start &42
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7396,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7397,0
va (VaSet
isHidden 1
)
xt "124000,28200,133000,29000"
st "ProcRdAck_encryp"
blo "124000,28800"
tm "WireNameMgr"
)
)
on &58
)
*108 (Wire
uid 7398,0
shape (OrthoPolyLine
uid 7399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,20000,137000,20000"
pts [
"137000,20000"
"132000,20000"
]
)
start &35
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7402,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7403,0
va (VaSet
isHidden 1
)
xt "124000,19200,134000,20000"
st "ProcDataOut_decryp"
blo "124000,19800"
tm "WireNameMgr"
)
)
on &57
)
*109 (Wire
uid 7410,0
shape (OrthoPolyLine
uid 7411,0
va (VaSet
vasetType 3
)
xt "132000,8000,137000,8000"
pts [
"137000,8000"
"132000,8000"
]
)
start &32
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7414,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7415,0
va (VaSet
isHidden 1
)
xt "136000,7200,142500,8000"
st "ProcRNW_mst"
blo "136000,7800"
tm "WireNameMgr"
)
)
on &85
)
*110 (Wire
uid 7422,0
shape (OrthoPolyLine
uid 7423,0
va (VaSet
vasetType 3
)
xt "132000,26000,137000,26000"
pts [
"137000,26000"
"132000,26000"
]
)
start &39
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7426,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7427,0
va (VaSet
isHidden 1
)
xt "124000,25200,133000,26000"
st "ProcRdAck_aurora"
blo "124000,25800"
tm "WireNameMgr"
)
)
on &51
)
*111 (Wire
uid 7428,0
shape (OrthoPolyLine
uid 7429,0
va (VaSet
vasetType 3
)
xt "132000,27000,137000,27000"
pts [
"137000,27000"
"132000,27000"
]
)
start &40
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7432,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7433,0
va (VaSet
isHidden 1
)
xt "124000,26200,132000,27000"
st "ProcRdAck_core"
blo "124000,26800"
tm "WireNameMgr"
)
)
on &56
)
*112 (Wire
uid 7434,0
shape (OrthoPolyLine
uid 7435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,21000,137000,21000"
pts [
"137000,21000"
"132000,21000"
]
)
start &36
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7438,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7439,0
va (VaSet
isHidden 1
)
xt "124000,20200,134000,21000"
st "ProcDataOut_encryp"
blo "124000,20800"
tm "WireNameMgr"
)
)
on &59
)
*113 (Wire
uid 7452,0
shape (OrthoPolyLine
uid 7453,0
va (VaSet
vasetType 3
)
xt "132000,28000,137000,28000"
pts [
"137000,28000"
"132000,28000"
]
)
start &41
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7456,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7457,0
va (VaSet
isHidden 1
)
xt "124000,27200,133000,28000"
st "ProcRdAck_decryp"
blo "124000,27800"
tm "WireNameMgr"
)
)
on &55
)
*114 (Wire
uid 7458,0
shape (OrthoPolyLine
uid 7459,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,22000,137000,22000"
pts [
"137000,22000"
"132000,22000"
]
)
start &37
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7462,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7463,0
va (VaSet
isHidden 1
)
xt "124000,21200,132500,22000"
st "ProcDataOut_mii"
blo "124000,21800"
tm "WireNameMgr"
)
)
on &64
)
*115 (Wire
uid 7464,0
shape (OrthoPolyLine
uid 7465,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,23000,137000,23000"
pts [
"137000,23000"
"132000,23000"
]
)
start &38
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7468,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7469,0
va (VaSet
isHidden 1
)
xt "124000,22200,133500,23000"
st "ProcDataOut_rgmii"
blo "124000,22800"
tm "WireNameMgr"
)
)
on &54
)
*116 (Wire
uid 7470,0
shape (OrthoPolyLine
uid 7471,0
va (VaSet
vasetType 3
)
xt "132000,35000,137000,35000"
pts [
"137000,35000"
"132000,35000"
]
)
start &46
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7474,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7475,0
va (VaSet
isHidden 1
)
xt "124000,34200,132000,35000"
st "ProcWrAck_core"
blo "124000,34800"
tm "WireNameMgr"
)
)
on &60
)
*117 (Wire
uid 7476,0
shape (OrthoPolyLine
uid 7477,0
va (VaSet
vasetType 3
)
xt "132000,38000,137000,38000"
pts [
"137000,38000"
"132000,38000"
]
)
start &49
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7480,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7481,0
va (VaSet
isHidden 1
)
xt "124000,37200,131500,38000"
st "ProcWrAck_mii"
blo "124000,37800"
tm "WireNameMgr"
)
)
on &53
)
*118 (Wire
uid 7482,0
shape (OrthoPolyLine
uid 7483,0
va (VaSet
vasetType 3
)
xt "132000,39000,137000,39000"
pts [
"137000,39000"
"132000,39000"
]
)
start &50
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7486,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7487,0
va (VaSet
isHidden 1
)
xt "124000,38200,132500,39000"
st "ProcWrAck_rgmii"
blo "124000,38800"
tm "WireNameMgr"
)
)
on &63
)
*119 (Wire
uid 7488,0
shape (OrthoPolyLine
uid 7489,0
va (VaSet
vasetType 3
)
xt "132000,37000,137000,37000"
pts [
"137000,37000"
"132000,37000"
]
)
start &48
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7492,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7493,0
va (VaSet
isHidden 1
)
xt "124000,36200,133000,37000"
st "ProcWrAck_encryp"
blo "124000,36800"
tm "WireNameMgr"
)
)
on &52
)
*120 (Wire
uid 7494,0
shape (OrthoPolyLine
uid 7495,0
va (VaSet
vasetType 3
)
xt "132000,34000,137000,34000"
pts [
"137000,34000"
"132000,34000"
]
)
start &45
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7498,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7499,0
va (VaSet
isHidden 1
)
xt "124000,33200,133000,34000"
st "ProcWrAck_aurora"
blo "124000,33800"
tm "WireNameMgr"
)
)
on &61
)
*121 (Wire
uid 7500,0
shape (OrthoPolyLine
uid 7501,0
va (VaSet
vasetType 3
)
xt "132000,36000,137000,36000"
pts [
"137000,36000"
"132000,36000"
]
)
start &47
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7504,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7505,0
va (VaSet
isHidden 1
)
xt "124000,35200,133000,36000"
st "ProcWrAck_decryp"
blo "124000,35800"
tm "WireNameMgr"
)
)
on &62
)
*122 (Wire
uid 7506,0
shape (OrthoPolyLine
uid 7507,0
va (VaSet
vasetType 3
)
xt "132000,40000,137000,40000"
pts [
"137000,40000"
"132000,40000"
]
)
start &80
end &1
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7512,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7513,0
va (VaSet
isHidden 1
)
xt "133000,39200,140500,40000"
st "ProcWrAck_srv"
blo "133000,39800"
tm "WireNameMgr"
)
)
on &69
)
*123 (Wire
uid 7514,0
shape (OrthoPolyLine
uid 7515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,24000,137000,24000"
pts [
"137000,24000"
"132000,24000"
]
)
start &82
end &1
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7520,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7521,0
va (VaSet
isHidden 1
)
xt "133000,23200,141500,24000"
st "ProcDataOut_srv"
blo "133000,23800"
tm "WireNameMgr"
)
)
on &67
)
*124 (Wire
uid 7522,0
shape (OrthoPolyLine
uid 7523,0
va (VaSet
vasetType 3
)
xt "132000,32000,137000,32000"
pts [
"137000,32000"
"132000,32000"
]
)
start &81
end &1
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7528,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7529,0
va (VaSet
isHidden 1
)
xt "133000,31200,140500,32000"
st "ProcRdAck_srv"
blo "133000,31800"
tm "WireNameMgr"
)
)
on &70
)
*125 (Wire
uid 7546,0
shape (OrthoPolyLine
uid 7547,0
va (VaSet
vasetType 3
)
xt "132000,16000,137000,16000"
pts [
"137000,16000"
"132000,16000"
]
)
start &83
end &1
ss 0
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7552,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7553,0
va (VaSet
isHidden 1
)
xt "133000,15200,139000,16000"
st "ProcCs_srv"
blo "133000,15800"
tm "WireNameMgr"
)
)
on &68
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *126 (PackageList
uid 777,0
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 778,0
va (VaSet
isHidden 1
)
xt "0,0,7000,800"
st "Package List"
blo "0,600"
)
*128 (MLText
uid 779,0
va (VaSet
isHidden 1
)
xt "0,800,17500,5600"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library ip_sdebug;
use ip_sdebug.ip_sdebug_pkg.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 780,0
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 781,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,0,30500,1100"
st "Compiler Directives"
blo "20000,800"
)
*130 (Text
uid 782,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,1100,32500,2200"
st "Pre-module directives:"
blo "20000,1900"
)
*131 (MLText
uid 783,0
va (VaSet
isHidden 1
)
xt "20000,2200,30500,3800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*132 (Text
uid 784,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,3800,33000,4900"
st "Post-module directives:"
blo "20000,4600"
)
*133 (MLText
uid 785,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*134 (Text
uid 786,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "20000,4900,32500,6000"
st "End-module directives:"
blo "20000,5700"
)
*135 (MLText
uid 787,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,-1080,1540,-152"
viewArea "77900,-5600,178924,53844"
cachedDiagramExtent "0,-3000,164000,42000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-14000,0"
lastUid 8439,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2700,1000"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "1000,1000,4500,2100"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,3350,6500,4450"
st "<library>"
blo "1500,4150"
tm "BdLibraryNameMgr"
)
*137 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,4450,5500,5550"
st "<block>"
blo "1500,5250"
tm "BlkNameMgr"
)
*138 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1500,5550,3500,6650"
st "i_0"
blo "1500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1500,13350,1500,13350"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
)
*140 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "MWComponent"
blo "750,5250"
)
*141 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,3350,4750,4450"
st "Library"
blo "750,4150"
tm "BdLibraryNameMgr"
)
*143 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,4450,7250,5550"
st "SaComponent"
blo "750,5250"
tm "CptNameMgr"
)
*144 (Text
va (VaSet
font "Courier New,8,1"
)
xt "750,5550,2750,6650"
st "i_0"
blo "750,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6250,1350,-6250,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,3350,4250,4450"
st "Library"
blo "250,4150"
)
*146 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,4450,7750,5550"
st "VhdlComponent"
blo "250,5250"
)
*147 (Text
va (VaSet
font "Courier New,8,1"
)
xt "250,5550,2250,6650"
st "i_0"
blo "250,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6750,1350,-6750,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,3350,3500,4450"
st "Library"
blo "-500,4150"
)
*149 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,4450,8500,5550"
st "VerilogComponent"
blo "-500,5250"
)
*150 (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,5550,1500,6650"
st "i_0"
blo "-500,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1350,-7500,1350"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*151 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,3900,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*152 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3000,5000,4000,6100"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2700,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,-550,500,550"
st "G"
blo "-500,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,2500,800"
st "sig0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,800"
st "dbus0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4000,800"
st "bundle0"
blo "0,600"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,800,1500,1600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,15500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*154 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-900,9500,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1250"
)
num (Text
va (VaSet
)
xt "250,250,1250,1050"
st "1"
blo "250,850"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12000,20000,22000,21100"
st "Frame Declarations"
blo "12000,20800"
)
*156 (MLText
va (VaSet
)
xt "12000,21100,12000,21100"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2500,1550"
st "Port"
blo "0,1350"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "5000,-3000,12000,-1900"
st "Declarations"
blo "5000,-2200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "5000,-1900,8500,-800"
st "Ports:"
blo "5000,-1100"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "5000,-3000,10000,-1900"
st "Pre User:"
blo "5000,-2200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "5000,-3000,46500,4200"
st "attribute keep : string;

constant c_sel_srv: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0000\";
constant c_sel_aurora: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0001\";
constant c_sel_core: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0010\";
constant c_sel_decryp: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0011\";
constant c_sel_encryp: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0100\";
constant c_sel_mii: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0101\";
constant c_sel_rgmii: std_logic_vector(g_slave_bus_size-1 downto 0) := \"0110\";"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "5000,-1900,14000,-800"
st "Diagram Signals:"
blo "5000,-1100"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "5000,-3000,11000,-1900"
st "Post User:"
blo "5000,-2200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "5000,-3000,37500,2600"
st "   signal cnt_timeout: unsigned(4 downto 0);
   signal timeout: std_logic;

   signal sel: std_logic_vector(g_slave_bus_size-1 downto 0);

   signal ProcWrAck_int: std_logic;
   signal ProcRdAck_int: std_logic;"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 151,0
usingSuid 1
emptyRow *157 (LEmptyRow
)
uid 790,0
optionalChildren [
*158 (RefLabelRowHdr
)
*159 (TitleRowHdr
)
*160 (FilterRowHdr
)
*161 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*162 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*163 (GroupColHdr
tm "GroupColHdrMgr"
)
*164 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*165 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*166 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*167 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*168 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*169 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*170 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size+g_slave_bus_size-1 downto 0)"
eolc "-- 63 adresse max."
preAdd 0
posAdd 0
o 1
suid 90,0
)
)
uid 6651,0
)
*171 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 91,0
)
)
uid 6653,0
)
*172 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 92,0
)
)
uid 6655,0
)
*173 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 93,0
)
)
uid 6657,0
)
*174 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 94,0
)
)
uid 6659,0
)
*175 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 95,0
)
)
uid 6661,0
)
*176 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 37
suid 96,0
)
)
uid 6699,0
)
*177 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 26
suid 98,0
)
)
uid 6701,0
)
*178 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_n"
t "std_logic"
o 27
suid 100,0
)
)
uid 6703,0
)
*179 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_aurora"
t "std_logic"
o 12
suid 101,0
)
)
uid 7702,0
)
*180 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_encryp"
t "std_logic"
o 22
suid 102,0
)
)
uid 7704,0
)
*181 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 103,0
)
)
uid 7706,0
)
*182 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_rgmii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 105,0
)
)
uid 7710,0
)
*183 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_decryp"
t "std_logic"
o 14
suid 106,0
)
)
uid 7712,0
)
*184 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 107,0
)
)
uid 7714,0
)
*185 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_decryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 110,0
)
)
uid 7720,0
)
*186 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_encryp"
t "std_logic"
o 15
suid 112,0
)
)
uid 7724,0
)
*187 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_encryp"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 114,0
)
)
uid 7728,0
)
*188 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_core"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 115,0
)
)
uid 7730,0
)
*189 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_aurora"
t "std_logic"
o 19
suid 116,0
)
)
uid 7732,0
)
*190 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_decryp"
t "std_logic"
o 21
suid 117,0
)
)
uid 7734,0
)
*191 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 118,0
)
)
uid 7736,0
)
*192 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_mii"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 119,0
)
)
uid 7738,0
)
*193 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_mii"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 120,0
)
)
uid 7740,0
)
*194 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 121,0
)
)
uid 7742,0
)
*195 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_srv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 123,0
)
)
uid 7746,0
)
*196 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_srv"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 125,0
)
)
uid 7750,0
)
*197 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcWrAck_srv"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 126,0
)
)
uid 7752,0
)
*198 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcRdAck_srv"
t "std_logic"
o 18
suid 128,0
)
)
uid 7756,0
)
*199 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcAddr_mst"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 28
suid 134,0
)
)
uid 7768,0
)
*200 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_rgmii"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 135,0
)
)
uid 7770,0
)
*201 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_aurora"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 4
suid 136,0
)
)
uid 7772,0
)
*202 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcDataOut_core"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 137,0
)
)
uid 7774,0
)
*203 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_core"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 140,0
)
)
uid 7780,0
)
*204 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_aurora"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 142,0
)
)
uid 7784,0
)
*205 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_encryp"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 143,0
)
)
uid 7786,0
)
*206 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_mii"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 146,0
)
)
uid 7792,0
)
*207 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcCs_decryp"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 147,0
)
)
uid 7794,0
)
*208 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataIn_mst"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 36
suid 150,0
)
)
uid 7804,0
)
*209 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRNW_mst"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 38
suid 151,0
)
)
uid 7806,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 803,0
optionalChildren [
*210 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *211 (MRCItem
litem &157
pos 40
dimension 20
)
uid 805,0
optionalChildren [
*212 (MRCItem
litem &158
pos 0
dimension 20
uid 806,0
)
*213 (MRCItem
litem &159
pos 1
dimension 23
uid 807,0
)
*214 (MRCItem
litem &160
pos 2
hidden 1
dimension 20
uid 808,0
)
*215 (MRCItem
litem &170
pos 0
dimension 20
uid 6652,0
)
*216 (MRCItem
litem &171
pos 1
dimension 20
uid 6654,0
)
*217 (MRCItem
litem &172
pos 2
dimension 20
uid 6656,0
)
*218 (MRCItem
litem &173
pos 3
dimension 20
uid 6658,0
)
*219 (MRCItem
litem &174
pos 4
dimension 20
uid 6660,0
)
*220 (MRCItem
litem &175
pos 5
dimension 20
uid 6662,0
)
*221 (MRCItem
litem &176
pos 6
dimension 20
uid 6700,0
)
*222 (MRCItem
litem &177
pos 7
dimension 20
uid 6702,0
)
*223 (MRCItem
litem &178
pos 8
dimension 20
uid 6704,0
)
*224 (MRCItem
litem &179
pos 9
dimension 20
uid 7703,0
)
*225 (MRCItem
litem &180
pos 10
dimension 20
uid 7705,0
)
*226 (MRCItem
litem &181
pos 11
dimension 20
uid 7707,0
)
*227 (MRCItem
litem &182
pos 12
dimension 20
uid 7711,0
)
*228 (MRCItem
litem &183
pos 13
dimension 20
uid 7713,0
)
*229 (MRCItem
litem &184
pos 14
dimension 20
uid 7715,0
)
*230 (MRCItem
litem &185
pos 15
dimension 20
uid 7721,0
)
*231 (MRCItem
litem &186
pos 16
dimension 20
uid 7725,0
)
*232 (MRCItem
litem &187
pos 17
dimension 20
uid 7729,0
)
*233 (MRCItem
litem &188
pos 18
dimension 20
uid 7731,0
)
*234 (MRCItem
litem &189
pos 19
dimension 20
uid 7733,0
)
*235 (MRCItem
litem &190
pos 20
dimension 20
uid 7735,0
)
*236 (MRCItem
litem &191
pos 21
dimension 20
uid 7737,0
)
*237 (MRCItem
litem &192
pos 22
dimension 20
uid 7739,0
)
*238 (MRCItem
litem &193
pos 23
dimension 20
uid 7741,0
)
*239 (MRCItem
litem &194
pos 24
dimension 20
uid 7743,0
)
*240 (MRCItem
litem &195
pos 25
dimension 20
uid 7747,0
)
*241 (MRCItem
litem &196
pos 26
dimension 20
uid 7751,0
)
*242 (MRCItem
litem &197
pos 27
dimension 20
uid 7753,0
)
*243 (MRCItem
litem &198
pos 28
dimension 20
uid 7757,0
)
*244 (MRCItem
litem &199
pos 29
dimension 20
uid 7769,0
)
*245 (MRCItem
litem &200
pos 30
dimension 20
uid 7771,0
)
*246 (MRCItem
litem &201
pos 31
dimension 20
uid 7773,0
)
*247 (MRCItem
litem &202
pos 32
dimension 20
uid 7775,0
)
*248 (MRCItem
litem &203
pos 33
dimension 20
uid 7781,0
)
*249 (MRCItem
litem &204
pos 34
dimension 20
uid 7785,0
)
*250 (MRCItem
litem &205
pos 35
dimension 20
uid 7787,0
)
*251 (MRCItem
litem &206
pos 36
dimension 20
uid 7793,0
)
*252 (MRCItem
litem &207
pos 37
dimension 20
uid 7795,0
)
*253 (MRCItem
litem &208
pos 38
dimension 20
uid 7805,0
)
*254 (MRCItem
litem &209
pos 39
dimension 20
uid 7807,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 809,0
optionalChildren [
*255 (MRCItem
litem &161
pos 0
dimension 20
uid 810,0
)
*256 (MRCItem
litem &163
pos 1
dimension 50
uid 811,0
)
*257 (MRCItem
litem &164
pos 2
dimension 100
uid 812,0
)
*258 (MRCItem
litem &165
pos 3
dimension 50
uid 813,0
)
*259 (MRCItem
litem &166
pos 4
dimension 100
uid 814,0
)
*260 (MRCItem
litem &167
pos 5
dimension 100
uid 815,0
)
*261 (MRCItem
litem &168
pos 6
dimension 50
uid 816,0
)
*262 (MRCItem
litem &169
pos 7
dimension 80
uid 817,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 804,0
vaOverrides [
]
)
]
)
uid 789,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *263 (LEmptyRow
)
uid 819,0
optionalChildren [
*264 (RefLabelRowHdr
)
*265 (TitleRowHdr
)
*266 (FilterRowHdr
)
*267 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*268 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*269 (GroupColHdr
tm "GroupColHdrMgr"
)
*270 (NameColHdr
tm "GenericNameColHdrMgr"
)
*271 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*272 (InitColHdr
tm "GenericValueColHdrMgr"
)
*273 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*274 (EolColHdr
tm "GenericEolColHdrMgr"
)
*275 (LogGeneric
generic (GiElement
name "g_add_size"
type "integer"
value "16"
)
uid 6663,0
)
*276 (LogGeneric
generic (GiElement
name "g_slave_bus_size"
type "integer"
value "4"
)
uid 8123,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 831,0
optionalChildren [
*277 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *278 (MRCItem
litem &263
pos 2
dimension 20
)
uid 833,0
optionalChildren [
*279 (MRCItem
litem &264
pos 0
dimension 20
uid 834,0
)
*280 (MRCItem
litem &265
pos 1
dimension 23
uid 835,0
)
*281 (MRCItem
litem &266
pos 2
hidden 1
dimension 20
uid 836,0
)
*282 (MRCItem
litem &275
pos 0
dimension 20
uid 6664,0
)
*283 (MRCItem
litem &276
pos 1
dimension 20
uid 8124,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 837,0
optionalChildren [
*284 (MRCItem
litem &267
pos 0
dimension 20
uid 838,0
)
*285 (MRCItem
litem &269
pos 1
dimension 50
uid 839,0
)
*286 (MRCItem
litem &270
pos 2
dimension 100
uid 840,0
)
*287 (MRCItem
litem &271
pos 3
dimension 148
uid 841,0
)
*288 (MRCItem
litem &272
pos 4
dimension 50
uid 842,0
)
*289 (MRCItem
litem &273
pos 5
dimension 50
uid 843,0
)
*290 (MRCItem
litem &274
pos 6
dimension 80
uid 844,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 832,0
vaOverrides [
]
)
]
)
uid 818,0
type 1
)
activeModelName "BlockDiag"
)
