Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr  1 23:47:30 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.541     -140.350                   1164                 6272        1.048        0.000                      0                 6272        3.500        0.000                       0                  6273  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.541     -140.350                   1164                 6272        1.048        0.000                      0                 6272        3.500        0.000                       0                  6273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1164  Failing Endpoints,  Worst Slack       -0.541ns,  Total Violation     -140.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[24][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 2.174ns (26.511%)  route 6.026ns (73.489%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 12.874 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.398    13.625    register[0][20][7]_i_2_n_0
    SLICE_X28Y87         FDRE                                         r  register_reg[24][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.482    12.874    clk_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  register_reg[24][22][7]/C
                         clock pessimism              0.277    13.150    
                         clock uncertainty           -0.035    13.115    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)       -0.031    13.084    register_reg[24][22][7]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[15][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 2.174ns (26.811%)  route 5.935ns (73.189%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 12.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.306    13.533    register[0][20][7]_i_2_n_0
    SLICE_X20Y81         FDRE                                         r  register_reg[15][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.476    12.868    clk_IBUF_BUFG
    SLICE_X20Y81         FDRE                                         r  register_reg[15][22][7]/C
                         clock pessimism              0.277    13.144    
                         clock uncertainty           -0.035    13.109    
    SLICE_X20Y81         FDRE (Setup_fdre_C_D)       -0.045    13.064    register_reg[15][22][7]
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[22][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.174ns (26.935%)  route 5.897ns (73.065%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.269    13.496    register[0][20][7]_i_2_n_0
    SLICE_X27Y88         FDRE                                         r  register_reg[22][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.483    12.875    clk_IBUF_BUFG
    SLICE_X27Y88         FDRE                                         r  register_reg[22][22][7]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X27Y88         FDRE (Setup_fdre_C_D)       -0.067    13.049    register_reg[22][22][7]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[5][3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 2.174ns (26.713%)  route 5.964ns (73.287%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           0.889    11.811    register[0][0][7]_i_4_n_0
    SLICE_X21Y49         LUT6 (Prop_lut6_I1_O)        0.124    11.935 r  register[0][0][7]_i_2/O
                         net (fo=112, routed)         1.628    13.563    register[0][0][7]_i_2_n_0
    SLICE_X2Y38          FDRE                                         r  register_reg[5][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.551    12.943    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  register_reg[5][3][7]/C
                         clock pessimism              0.291    13.234    
                         clock uncertainty           -0.035    13.199    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)       -0.081    13.118    register_reg[5][3][7]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[1][21][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 2.174ns (27.061%)  route 5.860ns (72.939%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 12.867 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.231    13.459    register[0][20][7]_i_2_n_0
    SLICE_X33Y78         FDRE                                         r  register_reg[1][21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.475    12.867    clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  register_reg[1][21][7]/C
                         clock pessimism              0.277    13.143    
                         clock uncertainty           -0.035    13.108    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)       -0.081    13.027    register_reg[1][21][7]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[23][11][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.174ns (26.947%)  route 5.894ns (73.053%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           0.753    11.676    register[0][0][7]_i_4_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  register[0][8][7]_i_2/O
                         net (fo=112, routed)         1.693    13.493    register[0][8][7]_i_2_n_0
    SLICE_X7Y55          FDRE                                         r  register_reg[23][11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.493    12.885    clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  register_reg[23][11][7]/C
                         clock pessimism              0.277    13.161    
                         clock uncertainty           -0.035    13.126    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)       -0.058    13.068    register_reg[23][11][7]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[27][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 2.174ns (27.020%)  route 5.872ns (72.980%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.243    13.471    register[0][20][7]_i_2_n_0
    SLICE_X26Y88         FDRE                                         r  register_reg[27][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.483    12.875    clk_IBUF_BUFG
    SLICE_X26Y88         FDRE                                         r  register_reg[27][22][7]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X26Y88         FDRE (Setup_fdre_C_D)       -0.067    13.049    register_reg[27][22][7]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[20][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 2.174ns (27.038%)  route 5.866ns (72.962%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.238    13.465    register[0][20][7]_i_2_n_0
    SLICE_X29Y86         FDRE                                         r  register_reg[20][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.481    12.873    clk_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  register_reg[20][22][7]/C
                         clock pessimism              0.277    13.149    
                         clock uncertainty           -0.035    13.114    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)       -0.067    13.047    register_reg[20][22][7]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[5][8][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 2.174ns (26.889%)  route 5.911ns (73.111%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           0.753    11.676    register[0][0][7]_i_4_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  register[0][8][7]_i_2/O
                         net (fo=112, routed)         1.710    13.510    register[0][8][7]_i_2_n_0
    SLICE_X6Y61          FDRE                                         r  register_reg[5][8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.490    12.882    clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  register_reg[5][8][7]/C
                         clock pessimism              0.277    13.158    
                         clock uncertainty           -0.035    13.123    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)       -0.028    13.095    register_reg[5][8][7]
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 register_reg[5][5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[1][23][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.174ns (26.887%)  route 5.912ns (73.113%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 12.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.756     5.425    clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  register_reg[5][5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.844 r  register_reg[5][5][7]/Q
                         net (fo=1, routed)           0.964     6.808    register_reg[5][5][7]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.297     7.105 r  rdata_OBUF[7]_inst_i_308/O
                         net (fo=1, routed)           0.000     7.105    rdata_OBUF[7]_inst_i_308_n_0
    SLICE_X40Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     7.350 r  rdata_OBUF[7]_inst_i_257/O
                         net (fo=1, routed)           0.000     7.350    rdata_OBUF[7]_inst_i_257_n_0
    SLICE_X40Y48         MUXF8 (Prop_muxf8_I0_O)      0.104     7.454 r  rdata_OBUF[7]_inst_i_163/O
                         net (fo=1, routed)           0.926     8.381    rdata_OBUF[7]_inst_i_163_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.316     8.697 r  rdata_OBUF[7]_inst_i_96/O
                         net (fo=1, routed)           0.000     8.697    rdata_OBUF[7]_inst_i_96_n_0
    SLICE_X32Y44         MUXF7 (Prop_muxf7_I1_O)      0.247     8.944 r  rdata_OBUF[7]_inst_i_34/O
                         net (fo=2, routed)           1.139    10.083    rdata_OBUF[7]_inst_i_34_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.298    10.381 r  register[0][0][7]_i_7/O
                         net (fo=2, routed)           0.417    10.798    register[0][0][7]_i_7_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.922 r  register[0][0][7]_i_4/O
                         net (fo=6, routed)           1.181    12.103    register[0][0][7]_i_4_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.227 r  register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.283    13.510    register[0][20][7]_i_2_n_0
    SLICE_X24Y84         FDRE                                         r  register_reg[1][23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        1.476    12.868    clk_IBUF_BUFG
    SLICE_X24Y84         FDRE                                         r  register_reg[1][23][7]/C
                         clock pessimism              0.277    13.144    
                         clock uncertainty           -0.035    13.109    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)       -0.013    13.096    register_reg[1][23][7]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                 -0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 register_reg[16][24][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[6][4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.482ns (34.834%)  route 0.902ns (65.166%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.561     1.473    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  register_reg[16][24][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  register_reg[16][24][3]/Q
                         net (fo=1, routed)           0.104     1.718    register_reg[16][24][3]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  rdata_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.120     1.883    rdata_OBUF[3]_inst_i_70_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.928 r  rdata_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.928    rdata_OBUF[3]_inst_i_23_n_0
    SLICE_X18Y35         MUXF7 (Prop_muxf7_I0_O)      0.071     1.999 r  rdata_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.999    rdata_OBUF[3]_inst_i_9_n_0
    SLICE_X18Y35         MUXF8 (Prop_muxf8_I0_O)      0.023     2.022 r  rdata_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.381     2.403    rdata_OBUF[3]_inst_i_3_n_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.112     2.515 r  register[0][0][3]_i_2/O
                         net (fo=7, routed)           0.154     2.668    register[0][0][3]_i_2_n_0
    SLICE_X23Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.713 r  register[0][4][3]_i_1/O
                         net (fo=112, routed)         0.143     2.857    register[0][4][3]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  register_reg[6][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.826     1.985    clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  register_reg[6][4][3]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.070     1.809    register_reg[6][4][3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 register_reg[22][24][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[24][13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.482ns (34.396%)  route 0.919ns (65.604%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X18Y39         FDRE                                         r  register_reg[22][24][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  register_reg[22][24][0]/Q
                         net (fo=1, routed)           0.109     1.725    register_reg[22][24][0]
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  rdata_OBUF[0]_inst_i_69/O
                         net (fo=1, routed)           0.114     1.884    rdata_OBUF[0]_inst_i_69_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.929 r  rdata_OBUF[0]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.929    rdata_OBUF[0]_inst_i_23_n_0
    SLICE_X21Y39         MUXF7 (Prop_muxf7_I0_O)      0.071     2.000 r  rdata_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.000    rdata_OBUF[0]_inst_i_9_n_0
    SLICE_X21Y39         MUXF8 (Prop_muxf8_I0_O)      0.023     2.023 r  rdata_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.382     2.405    rdata_OBUF[0]_inst_i_3_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.112     2.517 r  register[0][0][0]_i_2/O
                         net (fo=7, routed)           0.315     2.832    register[0][0][0]_i_2_n_0
    SLICE_X23Y58         LUT6 (Prop_lut6_I1_O)        0.045     2.877 r  register[0][12][0]_i_1/O
                         net (fo=112, routed)         0.000     2.877    register[0][12][0]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  register_reg[24][13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.824     1.983    clk_IBUF_BUFG
    SLICE_X23Y58         FDRE                                         r  register_reg[24][13][0]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.091     1.828    register_reg[24][13][0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 register_reg[23][24][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[8][10][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.482ns (33.553%)  route 0.955ns (66.447%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.562     1.474    clk_IBUF_BUFG
    SLICE_X18Y37         FDRE                                         r  register_reg[23][24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  register_reg[23][24][2]/Q
                         net (fo=1, routed)           0.137     1.752    register_reg[23][24][2]
    SLICE_X19Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  rdata_OBUF[2]_inst_i_70/O
                         net (fo=1, routed)           0.176     1.973    rdata_OBUF[2]_inst_i_70_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I3_O)        0.045     2.018 r  rdata_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     2.018    rdata_OBUF[2]_inst_i_23_n_0
    SLICE_X22Y37         MUXF7 (Prop_muxf7_I0_O)      0.071     2.089 r  rdata_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.089    rdata_OBUF[2]_inst_i_9_n_0
    SLICE_X22Y37         MUXF8 (Prop_muxf8_I0_O)      0.023     2.112 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.380     2.492    rdata_OBUF[2]_inst_i_3_n_0
    SLICE_X24Y56         LUT6 (Prop_lut6_I5_O)        0.112     2.604 r  register[0][0][2]_i_2/O
                         net (fo=7, routed)           0.262     2.866    register[0][0][2]_i_2_n_0
    SLICE_X19Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.911 r  register[0][8][2]_i_1/O
                         net (fo=112, routed)         0.000     2.911    register[0][8][2]_i_1_n_0
    SLICE_X19Y57         FDRE                                         r  register_reg[8][10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.827     1.986    clk_IBUF_BUFG
    SLICE_X19Y57         FDRE                                         r  register_reg[8][10][2]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X19Y57         FDRE (Hold_fdre_C_D)         0.092     1.832    register_reg[8][10][2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 register_reg[20][27][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[8][4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.472ns (32.719%)  route 0.971ns (67.281%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  register_reg[20][27][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  register_reg[20][27][1]/Q
                         net (fo=1, routed)           0.193     1.804    register_reg[20][27][1]
    SLICE_X20Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  rdata_OBUF[1]_inst_i_81/O
                         net (fo=1, routed)           0.194     2.043    rdata_OBUF[1]_inst_i_81_n_0
    SLICE_X20Y34         LUT6 (Prop_lut6_I3_O)        0.045     2.088 r  rdata_OBUF[1]_inst_i_26/O
                         net (fo=1, routed)           0.000     2.088    rdata_OBUF[1]_inst_i_26_n_0
    SLICE_X20Y34         MUXF7 (Prop_muxf7_I1_O)      0.064     2.152 r  rdata_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000     2.152    rdata_OBUF[1]_inst_i_10_n_0
    SLICE_X20Y34         MUXF8 (Prop_muxf8_I1_O)      0.019     2.171 r  rdata_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.376     2.547    rdata_OBUF[1]_inst_i_3_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.113     2.660 r  register[0][0][1]_i_2/O
                         net (fo=6, routed)           0.208     2.868    register[0][0][1]_i_2_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.913 r  register[0][4][1]_i_1/O
                         net (fo=112, routed)         0.000     2.913    register[0][4][1]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  register_reg[8][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  register_reg[8][4][1]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.091     1.830    register_reg[8][4][1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 register_reg[16][16][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[22][15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.446ns (30.757%)  route 1.004ns (69.243%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.547     1.459    clk_IBUF_BUFG
    SLICE_X19Y76         FDRE                                         r  register_reg[16][16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y76         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  register_reg[16][16][1]/Q
                         net (fo=1, routed)           0.125     1.726    register_reg[16][16][1]
    SLICE_X17Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  rdata_OBUF[1]_inst_i_62/O
                         net (fo=1, routed)           0.144     1.915    rdata_OBUF[1]_inst_i_62_n_0
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.960 r  rdata_OBUF[1]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.960    rdata_OBUF[1]_inst_i_21_n_0
    SLICE_X16Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     2.022 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.306     2.328    rdata_OBUF[1]_inst_i_8_n_0
    SLICE_X22Y69         LUT6 (Prop_lut6_I5_O)        0.108     2.436 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           0.429     2.864    rdata_OBUF[1]_inst_i_2_n_0
    SLICE_X23Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.909 r  register[0][12][1]_i_1/O
                         net (fo=112, routed)         0.000     2.909    register[0][12][1]_i_1_n_0
    SLICE_X23Y59         FDRE                                         r  register_reg[22][15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.824     1.983    clk_IBUF_BUFG
    SLICE_X23Y59         FDRE                                         r  register_reg[22][15][1]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X23Y59         FDRE (Hold_fdre_C_D)         0.092     1.824    register_reg[22][15][1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 register_reg[20][18][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[0][20][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.446ns (30.988%)  route 0.993ns (69.012%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.549     1.461    clk_IBUF_BUFG
    SLICE_X18Y71         FDRE                                         r  register_reg[20][18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  register_reg[20][18][0]/Q
                         net (fo=1, routed)           0.108     1.710    register_reg[20][18][0]
    SLICE_X19Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  rdata_OBUF[0]_inst_i_53/O
                         net (fo=1, routed)           0.257     2.012    rdata_OBUF[0]_inst_i_53_n_0
    SLICE_X15Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  rdata_OBUF[0]_inst_i_19/O
                         net (fo=1, routed)           0.000     2.057    rdata_OBUF[0]_inst_i_19_n_0
    SLICE_X15Y69         MUXF7 (Prop_muxf7_I0_O)      0.062     2.119 r  rdata_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.283     2.402    rdata_OBUF[0]_inst_i_7_n_0
    SLICE_X22Y69         LUT6 (Prop_lut6_I3_O)        0.108     2.510 r  rdata_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           0.186     2.696    rdata_OBUF[0]_inst_i_2_n_0
    SLICE_X22Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.741 r  register[0][20][0]_i_1/O
                         net (fo=112, routed)         0.159     2.901    register[0][20][0]_i_1_n_0
    SLICE_X24Y68         FDRE                                         r  register_reg[0][20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.816     1.975    clk_IBUF_BUFG
    SLICE_X24Y68         FDRE                                         r  register_reg[0][20][0]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X24Y68         FDRE (Hold_fdre_C_D)         0.075     1.799    register_reg[0][20][0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 register_reg[16][18][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[18][22][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.446ns (31.129%)  route 0.987ns (68.871%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X18Y68         FDRE                                         r  register_reg[16][18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  register_reg[16][18][3]/Q
                         net (fo=1, routed)           0.053     1.658    register_reg[16][18][3]
    SLICE_X19Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  rdata_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.185     1.888    rdata_OBUF[3]_inst_i_54_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.933 r  rdata_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000     1.933    rdata_OBUF[3]_inst_i_19_n_0
    SLICE_X15Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     1.995 r  rdata_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.258     2.253    rdata_OBUF[3]_inst_i_7_n_0
    SLICE_X21Y70         LUT6 (Prop_lut6_I3_O)        0.108     2.361 r  rdata_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.254     2.615    rdata_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.660 r  register[0][20][3]_i_1/O
                         net (fo=112, routed)         0.237     2.897    register[0][20][3]_i_1_n_0
    SLICE_X25Y68         FDRE                                         r  register_reg[18][22][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.816     1.975    clk_IBUF_BUFG
    SLICE_X25Y68         FDRE                                         r  register_reg[18][22][3]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X25Y68         FDRE (Hold_fdre_C_D)         0.070     1.794    register_reg[18][22][3]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 register_reg[16][18][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[24][23][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.446ns (30.030%)  route 1.039ns (69.970%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X18Y68         FDRE                                         r  register_reg[16][18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  register_reg[16][18][3]/Q
                         net (fo=1, routed)           0.053     1.658    register_reg[16][18][3]
    SLICE_X19Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  rdata_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.185     1.888    rdata_OBUF[3]_inst_i_54_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.933 r  rdata_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000     1.933    rdata_OBUF[3]_inst_i_19_n_0
    SLICE_X15Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     1.995 r  rdata_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.258     2.253    rdata_OBUF[3]_inst_i_7_n_0
    SLICE_X21Y70         LUT6 (Prop_lut6_I3_O)        0.108     2.361 r  rdata_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.254     2.615    rdata_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.660 r  register[0][20][3]_i_1/O
                         net (fo=112, routed)         0.289     2.949    register[0][20][3]_i_1_n_0
    SLICE_X22Y70         FDRE                                         r  register_reg[24][23][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.814     1.973    clk_IBUF_BUFG
    SLICE_X22Y70         FDRE                                         r  register_reg[24][23][3]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X22Y70         FDRE (Hold_fdre_C_D)         0.070     1.792    register_reg[24][23][3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 register_reg[16][24][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[8][4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.482ns (32.339%)  route 1.008ns (67.661%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.561     1.473    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  register_reg[16][24][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  register_reg[16][24][3]/Q
                         net (fo=1, routed)           0.104     1.718    register_reg[16][24][3]
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  rdata_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.120     1.883    rdata_OBUF[3]_inst_i_70_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.928 r  rdata_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.928    rdata_OBUF[3]_inst_i_23_n_0
    SLICE_X18Y35         MUXF7 (Prop_muxf7_I0_O)      0.071     1.999 r  rdata_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.999    rdata_OBUF[3]_inst_i_9_n_0
    SLICE_X18Y35         MUXF8 (Prop_muxf8_I0_O)      0.023     2.022 r  rdata_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.381     2.403    rdata_OBUF[3]_inst_i_3_n_0
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.112     2.515 r  register[0][0][3]_i_2/O
                         net (fo=7, routed)           0.154     2.668    register[0][0][3]_i_2_n_0
    SLICE_X23Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.713 r  register[0][4][3]_i_1/O
                         net (fo=112, routed)         0.250     2.964    register[0][4][3]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  register_reg[8][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  register_reg[8][4][3]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.066     1.805    register_reg[8][4][3]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 register_reg[16][18][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            register_reg[0][20][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.446ns (29.835%)  route 1.049ns (70.165%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X18Y68         FDRE                                         r  register_reg[16][18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  register_reg[16][18][3]/Q
                         net (fo=1, routed)           0.053     1.658    register_reg[16][18][3]
    SLICE_X19Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.703 r  rdata_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.185     1.888    rdata_OBUF[3]_inst_i_54_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.933 r  rdata_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000     1.933    rdata_OBUF[3]_inst_i_19_n_0
    SLICE_X15Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     1.995 r  rdata_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.258     2.253    rdata_OBUF[3]_inst_i_7_n_0
    SLICE_X21Y70         LUT6 (Prop_lut6_I3_O)        0.108     2.361 r  rdata_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.254     2.615    rdata_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.045     2.660 r  register[0][20][3]_i_1/O
                         net (fo=112, routed)         0.299     2.959    register[0][20][3]_i_1_n_0
    SLICE_X24Y68         FDRE                                         r  register_reg[0][20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6272, routed)        0.816     1.975    clk_IBUF_BUFG
    SLICE_X24Y68         FDRE                                         r  register_reg[0][20][3]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X24Y68         FDRE (Hold_fdre_C_D)         0.076     1.800    register_reg[0][20][3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  1.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y40    register_reg[0][24][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y34    register_reg[0][24][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y34    register_reg[0][24][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y35    register_reg[0][25][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y35    register_reg[0][25][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y35    register_reg[0][25][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y35    register_reg[0][25][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y35    register_reg[0][25][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y35    register_reg[0][25][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y40    register_reg[0][24][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y34    register_reg[0][24][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y34    register_reg[0][24][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y34    register_reg[0][24][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y34    register_reg[0][24][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y35    register_reg[0][25][7]/C



