#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; SW
SW__0__MASK EQU 0x02
SW__0__PC EQU CYREG_PRT6_PC1
SW__0__PORT EQU 6
SW__0__SHIFT EQU 1
SW__AG EQU CYREG_PRT6_AG
SW__AMUX EQU CYREG_PRT6_AMUX
SW__BIE EQU CYREG_PRT6_BIE
SW__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SW__BYP EQU CYREG_PRT6_BYP
SW__CTL EQU CYREG_PRT6_CTL
SW__DM0 EQU CYREG_PRT6_DM0
SW__DM1 EQU CYREG_PRT6_DM1
SW__DM2 EQU CYREG_PRT6_DM2
SW__DR EQU CYREG_PRT6_DR
SW__INP_DIS EQU CYREG_PRT6_INP_DIS
SW__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SW__LCD_EN EQU CYREG_PRT6_LCD_EN
SW__MASK EQU 0x02
SW__PORT EQU 6
SW__PRT EQU CYREG_PRT6_PRT
SW__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SW__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SW__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SW__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SW__PS EQU CYREG_PRT6_PS
SW__SHIFT EQU 1
SW__SLW EQU CYREG_PRT6_SLW

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; RTC_isr
RTC_isr__ES2_PATCH EQU 0
RTC_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
RTC_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
RTC_isr__INTC_MASK EQU 0x02
RTC_isr__INTC_NUMBER EQU 9
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR9
RTC_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
RTC_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
RTC_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x12)

; LED3
LED3__0__MASK EQU 0x08
LED3__0__PC EQU CYREG_PRT6_PC3
LED3__0__PORT EQU 6
LED3__0__SHIFT EQU 3
LED3__AG EQU CYREG_PRT6_AG
LED3__AMUX EQU CYREG_PRT6_AMUX
LED3__BIE EQU CYREG_PRT6_BIE
LED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3__BYP EQU CYREG_PRT6_BYP
LED3__CTL EQU CYREG_PRT6_CTL
LED3__DM0 EQU CYREG_PRT6_DM0
LED3__DM1 EQU CYREG_PRT6_DM1
LED3__DM2 EQU CYREG_PRT6_DM2
LED3__DR EQU CYREG_PRT6_DR
LED3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3__MASK EQU 0x08
LED3__PORT EQU 6
LED3__PRT EQU CYREG_PRT6_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3__PS EQU CYREG_PRT6_PS
LED3__SHIFT EQU 3
LED3__SLW EQU CYREG_PRT6_SLW

; LED4
LED4__0__MASK EQU 0x04
LED4__0__PC EQU CYREG_PRT6_PC2
LED4__0__PORT EQU 6
LED4__0__SHIFT EQU 2
LED4__AG EQU CYREG_PRT6_AG
LED4__AMUX EQU CYREG_PRT6_AMUX
LED4__BIE EQU CYREG_PRT6_BIE
LED4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED4__BYP EQU CYREG_PRT6_BYP
LED4__CTL EQU CYREG_PRT6_CTL
LED4__DM0 EQU CYREG_PRT6_DM0
LED4__DM1 EQU CYREG_PRT6_DM1
LED4__DM2 EQU CYREG_PRT6_DM2
LED4__DR EQU CYREG_PRT6_DR
LED4__INP_DIS EQU CYREG_PRT6_INP_DIS
LED4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT6_LCD_EN
LED4__MASK EQU 0x04
LED4__PORT EQU 6
LED4__PRT EQU CYREG_PRT6_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED4__PS EQU CYREG_PRT6_PS
LED4__SHIFT EQU 2
LED4__SLW EQU CYREG_PRT6_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB11_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB11_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB11_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB11_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB11_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB11_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; DMA_1
DMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_1__DRQ_NUMBER EQU 0
DMA_1__NUMBEROF_TDS EQU 0
DMA_1__PRIORITY EQU 1
DMA_1__TERMIN_EN EQU 0
DMA_1__TERMIN_SEL EQU 0
DMA_1__TERMOUT0_EN EQU 1
DMA_1__TERMOUT0_SEL EQU 0
DMA_1__TERMOUT1_EN EQU 0
DMA_1__TERMOUT1_SEL EQU 0

; DMA_2
DMA_2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_2__DRQ_NUMBER EQU 1
DMA_2__NUMBEROF_TDS EQU 0
DMA_2__PRIORITY EQU 1
DMA_2__TERMIN_EN EQU 0
DMA_2__TERMIN_SEL EQU 0
DMA_2__TERMOUT0_EN EQU 1
DMA_2__TERMOUT0_SEL EQU 1
DMA_2__TERMOUT1_EN EQU 0
DMA_2__TERMOUT1_SEL EQU 0

; DMA_3
DMA_3__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_3__DRQ_NUMBER EQU 2
DMA_3__NUMBEROF_TDS EQU 0
DMA_3__PRIORITY EQU 1
DMA_3__TERMIN_EN EQU 0
DMA_3__TERMIN_SEL EQU 0
DMA_3__TERMOUT0_EN EQU 1
DMA_3__TERMOUT0_SEL EQU 2
DMA_3__TERMOUT1_EN EQU 0
DMA_3__TERMOUT1_SEL EQU 0

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB10_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB10_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB10_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB10_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB10_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB10_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; Button
Button__0__MASK EQU 0x01
Button__0__PC EQU CYREG_PRT0_PC0
Button__0__PORT EQU 0
Button__0__SHIFT EQU 0
Button__AG EQU CYREG_PRT0_AG
Button__AMUX EQU CYREG_PRT0_AMUX
Button__BIE EQU CYREG_PRT0_BIE
Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button__BYP EQU CYREG_PRT0_BYP
Button__CTL EQU CYREG_PRT0_CTL
Button__DM0 EQU CYREG_PRT0_DM0
Button__DM1 EQU CYREG_PRT0_DM1
Button__DM2 EQU CYREG_PRT0_DM2
Button__DR EQU CYREG_PRT0_DR
Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Button__INTSTAT EQU CYREG_PICU0_INTSTAT
Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Button__MASK EQU 0x01
Button__PORT EQU 0
Button__PRT EQU CYREG_PRT0_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 0
Button__SLW EQU CYREG_PRT0_SLW
Button__SNAP EQU CYREG_PICU0_SNAP

; DMA_ISR
DMA_ISR__ES2_PATCH EQU 0
DMA_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
DMA_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
DMA_ISR__INTC_MASK EQU 0x02
DMA_ISR__INTC_NUMBER EQU 1
DMA_ISR__INTC_PRIOR_NUM EQU 7
DMA_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
DMA_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
DMA_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
DMA_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; DMA_ISR_1
DMA_ISR_1__ES2_PATCH EQU 0
DMA_ISR_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
DMA_ISR_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
DMA_ISR_1__INTC_MASK EQU 0x01
DMA_ISR_1__INTC_NUMBER EQU 0
DMA_ISR_1__INTC_PRIOR_NUM EQU 7
DMA_ISR_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
DMA_ISR_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
DMA_ISR_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
DMA_ISR_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; DMA_ISR_2
DMA_ISR_2__ES2_PATCH EQU 0
DMA_ISR_2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
DMA_ISR_2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
DMA_ISR_2__INTC_MASK EQU 0x04
DMA_ISR_2__INTC_NUMBER EQU 2
DMA_ISR_2__INTC_PRIOR_NUM EQU 1
DMA_ISR_2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
DMA_ISR_2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
DMA_ISR_2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
DMA_ISR_2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; DMA_ISR_3
DMA_ISR_3__ES2_PATCH EQU 0
DMA_ISR_3__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
DMA_ISR_3__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
DMA_ISR_3__INTC_MASK EQU 0x08
DMA_ISR_3__INTC_NUMBER EQU 3
DMA_ISR_3__INTC_PRIOR_NUM EQU 7
DMA_ISR_3__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
DMA_ISR_3__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
DMA_ISR_3__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
DMA_ISR_3__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; SwClock
SwClock__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
SwClock__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
SwClock__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
SwClock__CFG2_SRC_SEL_MASK EQU 0x07
SwClock__INDEX EQU 0x07
SwClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SwClock__PM_ACT_MSK EQU 0x80
SwClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SwClock__PM_STBY_MSK EQU 0x80

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Timer_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB02_F1
Timer_1_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Timer_1_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Timer_3_TimerUDB
Timer_3_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_3_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_3_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_3_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_3_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_3_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_3_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_3_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_3_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_3_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_3_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_3_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_3_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_3_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_3_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_3_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_3_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_3_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_3_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_3_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_3_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_3_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_3_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_3_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_3_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_3_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_3_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_3_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_3_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_3_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_3_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_3_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_3_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_3_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_3_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_3_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_3_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_3_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_3_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_3_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_3_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_3_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_3_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC0_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

; VDAC8_2_viDAC8
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC3_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC3_TST

; clock_3
clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clock_3__CFG2_SRC_SEL_MASK EQU 0x07
clock_3__INDEX EQU 0x00
clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock_3__PM_ACT_MSK EQU 0x01
clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock_3__PM_STBY_MSK EQU 0x01

; Waveform
Waveform__0__MASK EQU 0x80
Waveform__0__PC EQU CYREG_PRT0_PC7
Waveform__0__PORT EQU 0
Waveform__0__SHIFT EQU 7
Waveform__AG EQU CYREG_PRT0_AG
Waveform__AMUX EQU CYREG_PRT0_AMUX
Waveform__BIE EQU CYREG_PRT0_BIE
Waveform__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Waveform__BYP EQU CYREG_PRT0_BYP
Waveform__CTL EQU CYREG_PRT0_CTL
Waveform__DM0 EQU CYREG_PRT0_DM0
Waveform__DM1 EQU CYREG_PRT0_DM1
Waveform__DM2 EQU CYREG_PRT0_DM2
Waveform__DR EQU CYREG_PRT0_DR
Waveform__INP_DIS EQU CYREG_PRT0_INP_DIS
Waveform__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Waveform__LCD_EN EQU CYREG_PRT0_LCD_EN
Waveform__MASK EQU 0x80
Waveform__PORT EQU 0
Waveform__PRT EQU CYREG_PRT0_PRT
Waveform__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Waveform__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Waveform__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Waveform__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Waveform__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Waveform__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Waveform__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Waveform__PS EQU CYREG_PRT0_PS
Waveform__SHIFT EQU 7
Waveform__SLW EQU CYREG_PRT0_SLW

; m_ss_pin
m_ss_pin__0__MASK EQU 0x80
m_ss_pin__0__PC EQU CYREG_PRT5_PC7
m_ss_pin__0__PORT EQU 5
m_ss_pin__0__SHIFT EQU 7
m_ss_pin__AG EQU CYREG_PRT5_AG
m_ss_pin__AMUX EQU CYREG_PRT5_AMUX
m_ss_pin__BIE EQU CYREG_PRT5_BIE
m_ss_pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
m_ss_pin__BYP EQU CYREG_PRT5_BYP
m_ss_pin__CTL EQU CYREG_PRT5_CTL
m_ss_pin__DM0 EQU CYREG_PRT5_DM0
m_ss_pin__DM1 EQU CYREG_PRT5_DM1
m_ss_pin__DM2 EQU CYREG_PRT5_DM2
m_ss_pin__DR EQU CYREG_PRT5_DR
m_ss_pin__INP_DIS EQU CYREG_PRT5_INP_DIS
m_ss_pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
m_ss_pin__LCD_EN EQU CYREG_PRT5_LCD_EN
m_ss_pin__MASK EQU 0x80
m_ss_pin__PORT EQU 5
m_ss_pin__PRT EQU CYREG_PRT5_PRT
m_ss_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
m_ss_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
m_ss_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
m_ss_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
m_ss_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
m_ss_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
m_ss_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
m_ss_pin__PS EQU CYREG_PRT5_PS
m_ss_pin__SHIFT EQU 7
m_ss_pin__SLW EQU CYREG_PRT5_SLW

; pin_DAC1
pin_DAC1__0__MASK EQU 0x40
pin_DAC1__0__PC EQU CYREG_PRT0_PC6
pin_DAC1__0__PORT EQU 0
pin_DAC1__0__SHIFT EQU 6
pin_DAC1__AG EQU CYREG_PRT0_AG
pin_DAC1__AMUX EQU CYREG_PRT0_AMUX
pin_DAC1__BIE EQU CYREG_PRT0_BIE
pin_DAC1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pin_DAC1__BYP EQU CYREG_PRT0_BYP
pin_DAC1__CTL EQU CYREG_PRT0_CTL
pin_DAC1__DM0 EQU CYREG_PRT0_DM0
pin_DAC1__DM1 EQU CYREG_PRT0_DM1
pin_DAC1__DM2 EQU CYREG_PRT0_DM2
pin_DAC1__DR EQU CYREG_PRT0_DR
pin_DAC1__INP_DIS EQU CYREG_PRT0_INP_DIS
pin_DAC1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pin_DAC1__LCD_EN EQU CYREG_PRT0_LCD_EN
pin_DAC1__MASK EQU 0x40
pin_DAC1__PORT EQU 0
pin_DAC1__PRT EQU CYREG_PRT0_PRT
pin_DAC1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pin_DAC1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pin_DAC1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pin_DAC1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pin_DAC1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pin_DAC1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pin_DAC1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pin_DAC1__PS EQU CYREG_PRT0_PS
pin_DAC1__SHIFT EQU 6
pin_DAC1__SLW EQU CYREG_PRT0_SLW

; pin_DAC2
pin_DAC2__0__MASK EQU 0x20
pin_DAC2__0__PC EQU CYREG_PRT0_PC5
pin_DAC2__0__PORT EQU 0
pin_DAC2__0__SHIFT EQU 5
pin_DAC2__AG EQU CYREG_PRT0_AG
pin_DAC2__AMUX EQU CYREG_PRT0_AMUX
pin_DAC2__BIE EQU CYREG_PRT0_BIE
pin_DAC2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pin_DAC2__BYP EQU CYREG_PRT0_BYP
pin_DAC2__CTL EQU CYREG_PRT0_CTL
pin_DAC2__DM0 EQU CYREG_PRT0_DM0
pin_DAC2__DM1 EQU CYREG_PRT0_DM1
pin_DAC2__DM2 EQU CYREG_PRT0_DM2
pin_DAC2__DR EQU CYREG_PRT0_DR
pin_DAC2__INP_DIS EQU CYREG_PRT0_INP_DIS
pin_DAC2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pin_DAC2__LCD_EN EQU CYREG_PRT0_LCD_EN
pin_DAC2__MASK EQU 0x20
pin_DAC2__PORT EQU 0
pin_DAC2__PRT EQU CYREG_PRT0_PRT
pin_DAC2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pin_DAC2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pin_DAC2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pin_DAC2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pin_DAC2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pin_DAC2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pin_DAC2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pin_DAC2__PS EQU CYREG_PRT0_PS
pin_DAC2__SHIFT EQU 5
pin_DAC2__SLW EQU CYREG_PRT0_SLW

; COMM_UART_BUART
COMM_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
COMM_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
COMM_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
COMM_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
COMM_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
COMM_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
COMM_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
COMM_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
COMM_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
COMM_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
COMM_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
COMM_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
COMM_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
COMM_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
COMM_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
COMM_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
COMM_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
COMM_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
COMM_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
COMM_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
COMM_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
COMM_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
COMM_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
COMM_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
COMM_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
COMM_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
COMM_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
COMM_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
COMM_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
COMM_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
COMM_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
COMM_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
COMM_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
COMM_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
COMM_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
COMM_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
COMM_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
COMM_UART_BUART_sRX_RxSts__3__POS EQU 3
COMM_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
COMM_UART_BUART_sRX_RxSts__4__POS EQU 4
COMM_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
COMM_UART_BUART_sRX_RxSts__5__POS EQU 5
COMM_UART_BUART_sRX_RxSts__MASK EQU 0x38
COMM_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
COMM_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
COMM_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
COMM_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
COMM_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
COMM_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
COMM_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
COMM_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
COMM_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
COMM_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
COMM_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
COMM_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
COMM_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
COMM_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
COMM_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
COMM_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
COMM_UART_BUART_sTX_TxSts__0__POS EQU 0
COMM_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
COMM_UART_BUART_sTX_TxSts__1__POS EQU 1
COMM_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
COMM_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
COMM_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
COMM_UART_BUART_sTX_TxSts__2__POS EQU 2
COMM_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
COMM_UART_BUART_sTX_TxSts__3__POS EQU 3
COMM_UART_BUART_sTX_TxSts__MASK EQU 0x0F
COMM_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
COMM_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
COMM_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

; COMM_UART_IntClock
COMM_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
COMM_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
COMM_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
COMM_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
COMM_UART_IntClock__INDEX EQU 0x03
COMM_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
COMM_UART_IntClock__PM_ACT_MSK EQU 0x08
COMM_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
COMM_UART_IntClock__PM_STBY_MSK EQU 0x08

; COMM_UART_RX
COMM_UART_RX__0__MASK EQU 0x20
COMM_UART_RX__0__PC EQU CYREG_PRT3_PC5
COMM_UART_RX__0__PORT EQU 3
COMM_UART_RX__0__SHIFT EQU 5
COMM_UART_RX__AG EQU CYREG_PRT3_AG
COMM_UART_RX__AMUX EQU CYREG_PRT3_AMUX
COMM_UART_RX__BIE EQU CYREG_PRT3_BIE
COMM_UART_RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COMM_UART_RX__BYP EQU CYREG_PRT3_BYP
COMM_UART_RX__CTL EQU CYREG_PRT3_CTL
COMM_UART_RX__DM0 EQU CYREG_PRT3_DM0
COMM_UART_RX__DM1 EQU CYREG_PRT3_DM1
COMM_UART_RX__DM2 EQU CYREG_PRT3_DM2
COMM_UART_RX__DR EQU CYREG_PRT3_DR
COMM_UART_RX__INP_DIS EQU CYREG_PRT3_INP_DIS
COMM_UART_RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COMM_UART_RX__LCD_EN EQU CYREG_PRT3_LCD_EN
COMM_UART_RX__MASK EQU 0x20
COMM_UART_RX__PORT EQU 3
COMM_UART_RX__PRT EQU CYREG_PRT3_PRT
COMM_UART_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COMM_UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COMM_UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COMM_UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COMM_UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COMM_UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COMM_UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COMM_UART_RX__PS EQU CYREG_PRT3_PS
COMM_UART_RX__SHIFT EQU 5
COMM_UART_RX__SLW EQU CYREG_PRT3_SLW

; COMM_UART_TX
COMM_UART_TX__0__MASK EQU 0x10
COMM_UART_TX__0__PC EQU CYREG_PRT3_PC4
COMM_UART_TX__0__PORT EQU 3
COMM_UART_TX__0__SHIFT EQU 4
COMM_UART_TX__AG EQU CYREG_PRT3_AG
COMM_UART_TX__AMUX EQU CYREG_PRT3_AMUX
COMM_UART_TX__BIE EQU CYREG_PRT3_BIE
COMM_UART_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COMM_UART_TX__BYP EQU CYREG_PRT3_BYP
COMM_UART_TX__CTL EQU CYREG_PRT3_CTL
COMM_UART_TX__DM0 EQU CYREG_PRT3_DM0
COMM_UART_TX__DM1 EQU CYREG_PRT3_DM1
COMM_UART_TX__DM2 EQU CYREG_PRT3_DM2
COMM_UART_TX__DR EQU CYREG_PRT3_DR
COMM_UART_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
COMM_UART_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COMM_UART_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
COMM_UART_TX__MASK EQU 0x10
COMM_UART_TX__PORT EQU 3
COMM_UART_TX__PRT EQU CYREG_PRT3_PRT
COMM_UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COMM_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COMM_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COMM_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COMM_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COMM_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COMM_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COMM_UART_TX__PS EQU CYREG_PRT3_PS
COMM_UART_TX__SHIFT EQU 4
COMM_UART_TX__SLW EQU CYREG_PRT3_SLW

; DEBUG_UART_BUART
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
DEBUG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
DEBUG_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
DEBUG_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
DEBUG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
DEBUG_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
DEBUG_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
DEBUG_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
DEBUG_UART_BUART_sTX_TxSts__0__POS EQU 0
DEBUG_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
DEBUG_UART_BUART_sTX_TxSts__1__POS EQU 1
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
DEBUG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
DEBUG_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
DEBUG_UART_BUART_sTX_TxSts__2__POS EQU 2
DEBUG_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
DEBUG_UART_BUART_sTX_TxSts__3__POS EQU 3
DEBUG_UART_BUART_sTX_TxSts__MASK EQU 0x0F
DEBUG_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
DEBUG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
DEBUG_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST

; DEBUG_UART_IntClock
DEBUG_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
DEBUG_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
DEBUG_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
DEBUG_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DEBUG_UART_IntClock__INDEX EQU 0x04
DEBUG_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DEBUG_UART_IntClock__PM_ACT_MSK EQU 0x10
DEBUG_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DEBUG_UART_IntClock__PM_STBY_MSK EQU 0x10

; DEBUG_UART_TX
DEBUG_UART_TX__0__MASK EQU 0x08
DEBUG_UART_TX__0__PC EQU CYREG_PRT3_PC3
DEBUG_UART_TX__0__PORT EQU 3
DEBUG_UART_TX__0__SHIFT EQU 3
DEBUG_UART_TX__AG EQU CYREG_PRT3_AG
DEBUG_UART_TX__AMUX EQU CYREG_PRT3_AMUX
DEBUG_UART_TX__BIE EQU CYREG_PRT3_BIE
DEBUG_UART_TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DEBUG_UART_TX__BYP EQU CYREG_PRT3_BYP
DEBUG_UART_TX__CTL EQU CYREG_PRT3_CTL
DEBUG_UART_TX__DM0 EQU CYREG_PRT3_DM0
DEBUG_UART_TX__DM1 EQU CYREG_PRT3_DM1
DEBUG_UART_TX__DM2 EQU CYREG_PRT3_DM2
DEBUG_UART_TX__DR EQU CYREG_PRT3_DR
DEBUG_UART_TX__INP_DIS EQU CYREG_PRT3_INP_DIS
DEBUG_UART_TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DEBUG_UART_TX__LCD_EN EQU CYREG_PRT3_LCD_EN
DEBUG_UART_TX__MASK EQU 0x08
DEBUG_UART_TX__PORT EQU 3
DEBUG_UART_TX__PRT EQU CYREG_PRT3_PRT
DEBUG_UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DEBUG_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DEBUG_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DEBUG_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DEBUG_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DEBUG_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DEBUG_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DEBUG_UART_TX__PS EQU CYREG_PRT3_PS
DEBUG_UART_TX__SHIFT EQU 3
DEBUG_UART_TX__SLW EQU CYREG_PRT3_SLW

; Tick_Timer_TimerUDB
Tick_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Tick_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Tick_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Tick_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Tick_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Tick_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Tick_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Tick_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Tick_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Tick_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Tick_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Tick_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tick_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Tick_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Tick_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Tick_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Tick_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Tick_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Tick_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Tick_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Tick_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Tick_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Tick_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Tick_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Tick_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Tick_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Tick_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Tick_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Tick_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Tick_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Tick_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Tick_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Tick_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Tick_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Tick_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Tick_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Tick_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Tick_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Tick_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Tick_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Tick_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Tick_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Tick_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Tick_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Tick_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Tick_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1

; TimerISR_1
TimerISR_1__ES2_PATCH EQU 0
TimerISR_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
TimerISR_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
TimerISR_1__INTC_MASK EQU 0x80
TimerISR_1__INTC_NUMBER EQU 7
TimerISR_1__INTC_PRIOR_NUM EQU 7
TimerISR_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR7
TimerISR_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
TimerISR_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
TimerISR_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0E)

; TimerISR_3
TimerISR_3__ES2_PATCH EQU 0
TimerISR_3__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
TimerISR_3__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
TimerISR_3__INTC_MASK EQU 0x01
TimerISR_3__INTC_NUMBER EQU 8
TimerISR_3__INTC_PRIOR_NUM EQU 7
TimerISR_3__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR8
TimerISR_3__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
TimerISR_3__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
TimerISR_3__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x10)

; WaveDAC8_1_DacClk
WaveDAC8_1_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
WaveDAC8_1_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
WaveDAC8_1_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_1_DacClk__INDEX EQU 0x05
WaveDAC8_1_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_1_DacClk__PM_ACT_MSK EQU 0x20
WaveDAC8_1_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_1_DacClk__PM_STBY_MSK EQU 0x20

; WaveDAC8_1_VDAC8_viDAC8
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; WaveDAC8_1_Wave1_DMA
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 3
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

; WaveDAC8_1_Wave2_DMA
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 4
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

; m_miso_pin
m_miso_pin__0__MASK EQU 0x02
m_miso_pin__0__PC EQU CYREG_PRT5_PC1
m_miso_pin__0__PORT EQU 5
m_miso_pin__0__SHIFT EQU 1
m_miso_pin__AG EQU CYREG_PRT5_AG
m_miso_pin__AMUX EQU CYREG_PRT5_AMUX
m_miso_pin__BIE EQU CYREG_PRT5_BIE
m_miso_pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
m_miso_pin__BYP EQU CYREG_PRT5_BYP
m_miso_pin__CTL EQU CYREG_PRT5_CTL
m_miso_pin__DM0 EQU CYREG_PRT5_DM0
m_miso_pin__DM1 EQU CYREG_PRT5_DM1
m_miso_pin__DM2 EQU CYREG_PRT5_DM2
m_miso_pin__DR EQU CYREG_PRT5_DR
m_miso_pin__INP_DIS EQU CYREG_PRT5_INP_DIS
m_miso_pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
m_miso_pin__LCD_EN EQU CYREG_PRT5_LCD_EN
m_miso_pin__MASK EQU 0x02
m_miso_pin__PORT EQU 5
m_miso_pin__PRT EQU CYREG_PRT5_PRT
m_miso_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
m_miso_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
m_miso_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
m_miso_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
m_miso_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
m_miso_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
m_miso_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
m_miso_pin__PS EQU CYREG_PRT5_PS
m_miso_pin__SHIFT EQU 1
m_miso_pin__SLW EQU CYREG_PRT5_SLW

; m_mosi_pin
m_mosi_pin__0__MASK EQU 0x08
m_mosi_pin__0__PC EQU CYREG_PRT5_PC3
m_mosi_pin__0__PORT EQU 5
m_mosi_pin__0__SHIFT EQU 3
m_mosi_pin__AG EQU CYREG_PRT5_AG
m_mosi_pin__AMUX EQU CYREG_PRT5_AMUX
m_mosi_pin__BIE EQU CYREG_PRT5_BIE
m_mosi_pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
m_mosi_pin__BYP EQU CYREG_PRT5_BYP
m_mosi_pin__CTL EQU CYREG_PRT5_CTL
m_mosi_pin__DM0 EQU CYREG_PRT5_DM0
m_mosi_pin__DM1 EQU CYREG_PRT5_DM1
m_mosi_pin__DM2 EQU CYREG_PRT5_DM2
m_mosi_pin__DR EQU CYREG_PRT5_DR
m_mosi_pin__INP_DIS EQU CYREG_PRT5_INP_DIS
m_mosi_pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
m_mosi_pin__LCD_EN EQU CYREG_PRT5_LCD_EN
m_mosi_pin__MASK EQU 0x08
m_mosi_pin__PORT EQU 5
m_mosi_pin__PRT EQU CYREG_PRT5_PRT
m_mosi_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
m_mosi_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
m_mosi_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
m_mosi_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
m_mosi_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
m_mosi_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
m_mosi_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
m_mosi_pin__PS EQU CYREG_PRT5_PS
m_mosi_pin__SHIFT EQU 3
m_mosi_pin__SLW EQU CYREG_PRT5_SLW

; m_sclk_pin
m_sclk_pin__0__MASK EQU 0x20
m_sclk_pin__0__PC EQU CYREG_PRT5_PC5
m_sclk_pin__0__PORT EQU 5
m_sclk_pin__0__SHIFT EQU 5
m_sclk_pin__AG EQU CYREG_PRT5_AG
m_sclk_pin__AMUX EQU CYREG_PRT5_AMUX
m_sclk_pin__BIE EQU CYREG_PRT5_BIE
m_sclk_pin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
m_sclk_pin__BYP EQU CYREG_PRT5_BYP
m_sclk_pin__CTL EQU CYREG_PRT5_CTL
m_sclk_pin__DM0 EQU CYREG_PRT5_DM0
m_sclk_pin__DM1 EQU CYREG_PRT5_DM1
m_sclk_pin__DM2 EQU CYREG_PRT5_DM2
m_sclk_pin__DR EQU CYREG_PRT5_DR
m_sclk_pin__INP_DIS EQU CYREG_PRT5_INP_DIS
m_sclk_pin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
m_sclk_pin__LCD_EN EQU CYREG_PRT5_LCD_EN
m_sclk_pin__MASK EQU 0x20
m_sclk_pin__PORT EQU 5
m_sclk_pin__PRT EQU CYREG_PRT5_PRT
m_sclk_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
m_sclk_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
m_sclk_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
m_sclk_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
m_sclk_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
m_sclk_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
m_sclk_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
m_sclk_pin__PS EQU CYREG_PRT5_PS
m_sclk_pin__SHIFT EQU 5
m_sclk_pin__SLW EQU CYREG_PRT5_SLW

; Pin_StimSel
Pin_StimSel__0__MASK EQU 0x04
Pin_StimSel__0__PC EQU CYREG_PRT0_PC2
Pin_StimSel__0__PORT EQU 0
Pin_StimSel__0__SHIFT EQU 2
Pin_StimSel__1__MASK EQU 0x08
Pin_StimSel__1__PC EQU CYREG_PRT0_PC3
Pin_StimSel__1__PORT EQU 0
Pin_StimSel__1__SHIFT EQU 3
Pin_StimSel__AG EQU CYREG_PRT0_AG
Pin_StimSel__AMUX EQU CYREG_PRT0_AMUX
Pin_StimSel__BIE EQU CYREG_PRT0_BIE
Pin_StimSel__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_StimSel__BYP EQU CYREG_PRT0_BYP
Pin_StimSel__CTL EQU CYREG_PRT0_CTL
Pin_StimSel__DM0 EQU CYREG_PRT0_DM0
Pin_StimSel__DM1 EQU CYREG_PRT0_DM1
Pin_StimSel__DM2 EQU CYREG_PRT0_DM2
Pin_StimSel__DR EQU CYREG_PRT0_DR
Pin_StimSel__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_StimSel__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_StimSel__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_StimSel__MASK EQU 0x0C
Pin_StimSel__PORT EQU 0
Pin_StimSel__PRT EQU CYREG_PRT0_PRT
Pin_StimSel__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_StimSel__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_StimSel__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_StimSel__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_StimSel__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_StimSel__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_StimSel__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_StimSel__PS EQU CYREG_PRT0_PS
Pin_StimSel__SHIFT EQU 2
Pin_StimSel__SLW EQU CYREG_PRT0_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

; timer_clock_1
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x01
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x02
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x02

; timer_clock_3
timer_clock_3__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
timer_clock_3__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
timer_clock_3__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
timer_clock_3__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_3__INDEX EQU 0x06
timer_clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_3__PM_ACT_MSK EQU 0x40
timer_clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_3__PM_STBY_MSK EQU 0x40

; ISR_Switch_1
ISR_Switch_1__ES2_PATCH EQU 0
ISR_Switch_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_Switch_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_Switch_1__INTC_MASK EQU 0x20
ISR_Switch_1__INTC_NUMBER EQU 5
ISR_Switch_1__INTC_PRIOR_NUM EQU 1
ISR_Switch_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR5
ISR_Switch_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_Switch_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_Switch_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0A)

; TickTimer_ISR
TickTimer_ISR__ES2_PATCH EQU 0
TickTimer_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
TickTimer_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
TickTimer_ISR__INTC_MASK EQU 0x40
TickTimer_ISR__INTC_NUMBER EQU 6
TickTimer_ISR__INTC_PRIOR_NUM EQU 1
TickTimer_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR6
TickTimer_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
TickTimer_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
TickTimer_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0C)

; ISR_COMM_UART_RX
ISR_COMM_UART_RX__ES2_PATCH EQU 0
ISR_COMM_UART_RX__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_COMM_UART_RX__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_COMM_UART_RX__INTC_MASK EQU 0x10
ISR_COMM_UART_RX__INTC_NUMBER EQU 4
ISR_COMM_UART_RX__INTC_PRIOR_NUM EQU 7
ISR_COMM_UART_RX__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
ISR_COMM_UART_RX__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_COMM_UART_RX__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_COMM_UART_RX__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; Control_Reg_StimSel
Control_Reg_StimSel_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_StimSel_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_StimSel_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_StimSel_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_StimSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_StimSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_StimSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_StimSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_StimSel_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_StimSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_StimSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_VERSION LIT 'PSoC Creator  3.1 SP2'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001FC
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000001F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
