/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [16:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  reg [21:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [34:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[56] & in_data[44]);
  assign celloutsig_0_5z = ~in_data[55];
  assign celloutsig_0_15z = ~celloutsig_0_13z;
  assign celloutsig_1_9z = celloutsig_1_7z | celloutsig_1_4z[6];
  assign celloutsig_0_21z = celloutsig_0_20z | celloutsig_0_19z;
  assign celloutsig_1_0z = in_data[119] | in_data[144];
  assign celloutsig_1_7z = celloutsig_1_0z ^ celloutsig_1_4z[1];
  assign celloutsig_1_10z = celloutsig_1_7z ^ celloutsig_1_9z;
  reg [16:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 17'h00000;
    else _12_ <= { celloutsig_0_7z[5:4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _00_, _02_[15:0] } = _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_21z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_1_1z[6:4], celloutsig_1_0z };
  assign celloutsig_0_26z = celloutsig_0_7z[9:3] === { celloutsig_0_3z[9:4], celloutsig_0_14z };
  assign celloutsig_1_16z = { celloutsig_1_15z[14:10], celloutsig_1_10z } >= celloutsig_1_11z[20:15];
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } >= { _02_[2:1], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_7z[2:1], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z } >= celloutsig_0_9z[7:0];
  assign celloutsig_0_20z = { celloutsig_0_7z[8:4], celloutsig_0_0z, celloutsig_0_14z } >= { celloutsig_0_7z[8:3], celloutsig_0_19z };
  assign celloutsig_0_2z = { in_data[52:35], celloutsig_0_0z } >= in_data[54:36];
  assign celloutsig_0_11z = celloutsig_0_7z > { celloutsig_0_3z[9:2], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_3z[17], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_15z } > _02_[15:2];
  assign celloutsig_1_11z = { celloutsig_1_1z[7:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[6:3], celloutsig_1_3z, _01_, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_11z[4:3], celloutsig_1_7z, celloutsig_1_7z } % { 1'h1, celloutsig_1_8z[2:0] };
  assign celloutsig_1_4z = { celloutsig_1_1z[6:0], celloutsig_1_2z } % { 1'h1, celloutsig_1_3z[2], celloutsig_1_3z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_5z = { celloutsig_1_1z[2], celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[10:4], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[84:68], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[64:49], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[186], celloutsig_1_3z } % { 1'h1, in_data[160:157] };
  assign celloutsig_1_15z = { celloutsig_1_11z[6:1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z } % { 1'h1, celloutsig_1_14z[15:6], celloutsig_1_8z };
  assign celloutsig_0_7z = { in_data[68:60], celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[13:12], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_9z = { _02_[10:5], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, in_data[17:14], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[123:112], celloutsig_1_0z } % { 1'h1, in_data[116:105] };
  assign celloutsig_1_14z = celloutsig_1_12z[7] ? { celloutsig_1_1z[6:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_9z } : { celloutsig_1_12z[10:8], 1'h0, celloutsig_1_12z[6:4], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_13z = & in_data[124:120];
  assign celloutsig_0_6z = & { celloutsig_0_1z, in_data[80:74] };
  assign celloutsig_0_13z = & { celloutsig_0_3z[15:9], celloutsig_0_0z };
  assign celloutsig_0_4z = | in_data[91:68];
  assign celloutsig_0_14z = | { in_data[8:3], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_1z = in_data[3] & celloutsig_0_0z;
  assign celloutsig_0_19z = | { celloutsig_0_14z, celloutsig_0_7z[4:0] };
  assign celloutsig_1_2z = | in_data[136:132];
  assign celloutsig_1_12z = celloutsig_1_11z[11:1] << { celloutsig_1_11z[5:0], celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_9z[4:1], celloutsig_0_0z } << { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_3z = celloutsig_1_1z[5:2] << celloutsig_1_1z[9:6];
  assign celloutsig_1_19z = { celloutsig_1_12z[6:5], celloutsig_1_16z, celloutsig_1_7z } <<< celloutsig_1_1z[8:5];
  assign celloutsig_0_18z = celloutsig_0_7z[7:2] <<< { celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_24z = { _03_[3:0], celloutsig_0_14z } <<< _02_[15:11];
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 22'h000000;
    else if (!clkin_data[96]) celloutsig_0_27z = { celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_13z };
  assign _02_[16] = _00_;
  assign { out_data[131:128], out_data[99:96], out_data[32], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
