#General
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property DCI_CASCADE {64} [get_iobanks 65]

#Pavel's setup
# clock input, connected to sysclk
set_property IOSTANDARD LVCMOS18 [get_ports clk_i]
set_property PACKAGE_PIN E12 [get_ports clk_i]

### LED
set_property IOSTANDARD LVCMOS33 [get_ports {led_o[*]}]
set_property SLEW SLOW [get_ports {led_o[*]}]
set_property DRIVE 4 [get_ports {led_o[*]}]

set_property PACKAGE_PIN L14 [get_ports {led_o[0]}]
set_property PACKAGE_PIN L13 [get_ports {led_o[1]}]
set_property PACKAGE_PIN K14 [get_ports {led_o[2]}]
set_property PACKAGE_PIN J14 [get_ports {led_o[3]}]

###RGB LED
set_property IOSTANDARD LVCMOS12 [get_ports {ledRGB_o[*]}]
set_property SLEW SLOW [get_ports {ledRGB_o[*]}]
set_property DRIVE 4 [get_ports {ledRGB_o[*]}]

set_property PACKAGE_PIN A8 [get_ports {ledRGB_o[0]}]
set_property PACKAGE_PIN B9 [get_ports {ledRGB_o[1]}]
set_property PACKAGE_PIN C9 [get_ports {ledRGB_o[2]}]

### BUTTONS
set_property IOSTANDARD LVCMOS18 [get_ports {pl_buttons[*]}]

set_property PACKAGE_PIN A12 [get_ports {pl_buttons[0]}]
set_property PACKAGE_PIN F12 [get_ports {pl_buttons[1]}]
set_property PACKAGE_PIN J12 [get_ports {pl_buttons[2]}]
set_property PACKAGE_PIN H12 [get_ports {pl_buttons[3]}]
set_property PACKAGE_PIN B10 [get_ports {pl_buttons[4]}]

### SWITCHES
set_property IOSTANDARD LVCMOS33 [get_ports {pl_switches[*]}]

set_property PACKAGE_PIN AB15 [get_ports {pl_switches[0]}]
set_property PACKAGE_PIN W12 [get_ports {pl_switches[1]}]
set_property PACKAGE_PIN Y13 [get_ports {pl_switches[2]}]
set_property PACKAGE_PIN AB14 [get_ports {pl_switches[3]}]

### PMOD
set_property IOSTANDARD LVCMOS33 [get_ports {pmod_a_tri_io[*]}]

set_property PACKAGE_PIN AE13 [get_ports {pmod_a_tri_io[0]}]
set_property PACKAGE_PIN AG14 [get_ports {pmod_a_tri_io[1]}]
set_property PACKAGE_PIN AH14 [get_ports {pmod_a_tri_io[2]}]
set_property PACKAGE_PIN AG13 [get_ports {pmod_a_tri_io[3]}]
set_property PACKAGE_PIN AE14 [get_ports {pmod_a_tri_io[4]}]
set_property PACKAGE_PIN AF13 [get_ports {pmod_a_tri_io[5]}]
set_property PACKAGE_PIN AE15 [get_ports {pmod_a_tri_io[6]}]
set_property PACKAGE_PIN AH13 [get_ports {pmod_a_tri_io[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports {pmod_b_tri_io[*]}]

set_property PACKAGE_PIN E13 [get_ports {pmod_b_tri_io[0]}]
set_property PACKAGE_PIN G13 [get_ports {pmod_b_tri_io[1]}]
set_property PACKAGE_PIN B13 [get_ports {pmod_b_tri_io[2]}]
set_property PACKAGE_PIN D14 [get_ports {pmod_b_tri_io[3]}]
set_property PACKAGE_PIN F13 [get_ports {pmod_b_tri_io[4]}]
set_property PACKAGE_PIN C13 [get_ports {pmod_b_tri_io[5]}]
set_property PACKAGE_PIN C14 [get_ports {pmod_b_tri_io[6]}]
set_property PACKAGE_PIN A13 [get_ports {pmod_b_tri_io[7]}]

## Audio CODEC I2S, I2C
set_property PACKAGE_PIN A11 [get_ports aud_scl_io]
set_property PACKAGE_PIN D12 [get_ports aud_sda_io]
set_property PACKAGE_PIN A10 [get_ports aud_lrclk]
set_property PACKAGE_PIN C12 [get_ports aud_bclk]
set_property PACKAGE_PIN C11 [get_ports aud_mclk]
set_property PACKAGE_PIN B11 [get_ports aud_adc_sdata]
set_property PACKAGE_PIN D11 [get_ports aud_dac_sdata]
set_property IOSTANDARD LVCMOS18 [get_ports aud_*]

##DisplayPort AUX channel over EMIO
set_property PACKAGE_PIN K12 [get_ports dp_aux_din]
set_property IOSTANDARD LVCMOS18 [get_ports dp_aux_din]
set_property PACKAGE_PIN K13 [get_ports {dp_aux_doe}]
set_property IOSTANDARD LVCMOS18 [get_ports {dp_aux_doe}]
set_property PACKAGE_PIN J11 [get_ports dp_aux_dout]
set_property IOSTANDARD LVCMOS18 [get_ports dp_aux_dout]
set_property PACKAGE_PIN J10 [get_ports dp_aux_hotplug_detect]
set_property IOSTANDARD LVCMOS18 [get_ports dp_aux_hotplug_detect]

##VADJ
set_property PACKAGE_PIN AC14 [get_ports {vadj_level_0}]
set_property PACKAGE_PIN AC13 [get_ports {vadj_level_1}]
set_property PACKAGE_PIN G10 [get_ports {vadj_auton}]
set_property IOSTANDARD LVCMOS33 [get_ports {vadj_level_0}]
set_property IOSTANDARD LVCMOS33 [get_ports {vadj_level_1}]
set_property IOSTANDARD LVCMOS18 [get_ports {vadj_auton}]
set_property -dict { PACKAGE_PIN AA12 IOSTANDARD LVCMOS33 } [get_ports { PG_VADJ_R_tri_i }]; #IO_L12N_AD8N_44/24 Sch=pg_vadj_r

# MUX I2C
set_property -dict { PACKAGE_PIN F6 IOSTANDARD LVCMOS12 DRIVE 6 } [get_ports { gpio_emio_tri_io[0] }]; #IO_L15N_T2L_N5_AD11N_66 Sch=fpga_mux_rst

set_property PACKAGE_PIN B8 [get_ports { gpio_emio_tri_io[1] }]; #IO_L22N_T3U_N7_DBC_AD0N_66 Sch=mipi_a_pwup_ls
set_property IOSTANDARD LVCMOS12 [get_ports { gpio_emio_tri_io[1] }]
set_property DRIVE 6 [get_ports { gpio_emio_tri_io[1] }]

set_property PACKAGE_PIN A9 [get_ports { gpio_emio_tri_io[2] }]; #IO_L23P_T3U_N8_66 Sch=mipi_b_pwup_ls
set_property IOSTANDARD LVCMOS12 [get_ports { gpio_emio_tri_io[2] }]
set_property DRIVE 6 [get_ports { gpio_emio_tri_io[2] }]



### GZU ZMOD A
### FMC2ZMOD A
### FMC2ZMOD B
