INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-8658] /* is inside a comment [D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/counter.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/direccionales.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module direccionales
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Coding/Verilog/prelab_6/prelab_6.srcs/sources_1/new/direccionales_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module direccionales_tb
