===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.9612 seconds

  ----Wall Time----  ----Name----
    4.1404 ( 11.5%)  FIR Parser
   17.0769 ( 47.5%)  'firrtl.circuit' Pipeline
    1.4309 (  4.0%)    'firrtl.module' Pipeline
    1.2734 (  3.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1575 (  0.4%)      LowerCHIRRTLPass
    0.1085 (  0.3%)    InferWidths
    0.7716 (  2.1%)    InferResets
    0.0216 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0916 (  0.3%)    WireDFT
    0.0975 (  0.3%)    PrefixModules
    0.7886 (  2.2%)    LowerFIRRTLTypes
    7.0624 ( 19.6%)    'firrtl.module' Pipeline
    0.8452 (  2.4%)      ExpandWhens
    0.0249 (  0.1%)      RemoveResets
    5.8384 ( 16.2%)      Canonicalizer
    0.3538 (  1.0%)      InferReadWrite
    0.5572 (  1.5%)    Inliner
    1.1066 (  3.1%)    IMConstProp
    0.0349 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0346 (  0.1%)    BlackBoxReader
    0.0346 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.1962 ( 11.7%)    'firrtl.module' Pipeline
    4.1962 ( 11.7%)      Canonicalizer
    0.4103 (  1.1%)    RemoveUnusedPorts
    0.0341 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4208 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.2855 ( 11.9%)  LowerFIRRTLToHW
    0.0345 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.0693 ( 19.7%)  'hw.module' Pipeline
    0.9964 (  2.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.6794 ( 13.0%)    Canonicalizer
    0.6136 (  1.7%)    HWCleanup
    0.0728 (  0.2%)    HWLegalizeModules
    0.7070 (  2.0%)    PrettifyVerilog
    3.3868 (  9.4%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   35.9612 (100.0%)  Total

{
  totalTime: 35.996,
  maxMemory: 721121280
}
