{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743285185727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743285185728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 16:53:05 2025 " "Processing started: Sat Mar 29 16:53:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743285185728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285185728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285185728 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1743285185899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-behavior " "Found design unit 1: and_gate-behavior" {  } { { "../comp/and_gate.vhdl" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743285189610 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../comp/and_gate.vhdl" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/and_gate.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743285189610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285189610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hwilcox/Documents/fpga_testing/comp/led_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/hwilcox/Documents/fpga_testing/comp/led_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_test-Behavioral " "Found design unit 1: led_test-Behavioral" {  } { { "../comp/led_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/led_test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743285189611 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "../comp/led_test.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/comp/led_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743285189611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285189611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_LITE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE-Rtl " "Found design unit 1: DE10_LITE-Rtl" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743285189611 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE " "Found entity 1: DE10_LITE" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743285189611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285189611 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_test DE10_LITE.vhd(55) " "VHDL error at DE10_LITE.vhd(55): object \"led_test\" is used but not declared" {  } { { "DE10_LITE.vhd" "" { Text "/home/hwilcox/Documents/fpga_testing/quartus/DE10_LITE.vhd" 55 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1743285189611 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743285189667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 29 16:53:09 2025 " "Processing ended: Sat Mar 29 16:53:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743285189667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743285189667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743285189667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285189667 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743285190275 ""}
