-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_via_tiling_conv_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inData_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_0_0_ce0 : OUT STD_LOGIC;
    inData_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_0_1_ce0 : OUT STD_LOGIC;
    inData_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_0_2_ce0 : OUT STD_LOGIC;
    inData_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_1_0_ce0 : OUT STD_LOGIC;
    inData_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_1_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_1_1_ce0 : OUT STD_LOGIC;
    inData_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_1_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_1_2_ce0 : OUT STD_LOGIC;
    inData_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_2_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_2_0_ce0 : OUT STD_LOGIC;
    inData_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_2_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_2_1_ce0 : OUT STD_LOGIC;
    inData_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inData_2_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    inData_2_2_ce0 : OUT STD_LOGIC;
    inData_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_0_0_ce0 : OUT STD_LOGIC;
    weight_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_0_1_ce0 : OUT STD_LOGIC;
    weight_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_0_2_ce0 : OUT STD_LOGIC;
    weight_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_1_0_ce0 : OUT STD_LOGIC;
    weight_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_1_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_1_1_ce0 : OUT STD_LOGIC;
    weight_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_1_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_1_2_ce0 : OUT STD_LOGIC;
    weight_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_2_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_2_0_ce0 : OUT STD_LOGIC;
    weight_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_2_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_2_1_ce0 : OUT STD_LOGIC;
    weight_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_2_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_2_2_ce0 : OUT STD_LOGIC;
    weight_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    outData_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    outData_ce0 : OUT STD_LOGIC;
    outData_we0 : OUT STD_LOGIC;
    outData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    outData_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    outData_ce1 : OUT STD_LOGIC;
    outData_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    outTileH : IN STD_LOGIC_VECTOR (31 downto 0);
    outTileW : IN STD_LOGIC_VECTOR (31 downto 0);
    stride : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of conv_via_tiling_conv_kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mul_ln25_fu_142_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln25_reg_220 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_156_p3 : STD_LOGIC_VECTOR (69 downto 0);
    signal tmp_s_reg_225 : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln25_fu_184_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln25_reg_233 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_35_fu_189_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_reg_238 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_idle : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_ready : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_we0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce1 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_ce0 : STD_LOGIC;
    signal grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln25_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ic_fu_72 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln25_fu_178_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln25_fu_142_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln25_fu_142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal mul_ln25_fu_142_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln25_fu_142_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outTileW : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln25_3 : IN STD_LOGIC_VECTOR (69 downto 0);
        mul_ln25 : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln25 : IN STD_LOGIC_VECTOR (5 downto 0);
        weight_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_0_0_ce0 : OUT STD_LOGIC;
        weight_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_0_1_ce0 : OUT STD_LOGIC;
        weight_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_0_2_ce0 : OUT STD_LOGIC;
        weight_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_1_0_ce0 : OUT STD_LOGIC;
        weight_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_1_1_ce0 : OUT STD_LOGIC;
        weight_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_1_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_1_2_ce0 : OUT STD_LOGIC;
        weight_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_2_0_ce0 : OUT STD_LOGIC;
        weight_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_2_1_ce0 : OUT STD_LOGIC;
        weight_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_2_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weight_2_2_ce0 : OUT STD_LOGIC;
        weight_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln25 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln34 : IN STD_LOGIC_VECTOR (8 downto 0);
        outData_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outData_ce0 : OUT STD_LOGIC;
        outData_we0 : OUT STD_LOGIC;
        outData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        outData_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        outData_ce1 : OUT STD_LOGIC;
        outData_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_0_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_0_0_ce0 : OUT STD_LOGIC;
        inData_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_0_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_0_1_ce0 : OUT STD_LOGIC;
        inData_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_0_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_0_2_ce0 : OUT STD_LOGIC;
        inData_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_1_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_1_0_ce0 : OUT STD_LOGIC;
        inData_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_1_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_1_1_ce0 : OUT STD_LOGIC;
        inData_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_1_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_1_2_ce0 : OUT STD_LOGIC;
        inData_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_2_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_2_0_ce0 : OUT STD_LOGIC;
        inData_2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_2_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_2_1_ce0 : OUT STD_LOGIC;
        inData_2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inData_2_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inData_2_2_ce0 : OUT STD_LOGIC;
        inData_2_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_via_tiling_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94 : component conv_via_tiling_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start,
        ap_done => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done,
        ap_idle => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_idle,
        ap_ready => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_ready,
        outTileW => outTileW,
        zext_ln25_3 => tmp_s_reg_225,
        mul_ln25 => mul_ln25_reg_220,
        zext_ln25 => trunc_ln25_reg_233,
        weight_0_0_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_address0,
        weight_0_0_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_ce0,
        weight_0_0_q0 => weight_0_0_q0,
        weight_0_1_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_address0,
        weight_0_1_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_ce0,
        weight_0_1_q0 => weight_0_1_q0,
        weight_0_2_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_address0,
        weight_0_2_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_ce0,
        weight_0_2_q0 => weight_0_2_q0,
        weight_1_0_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_address0,
        weight_1_0_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_ce0,
        weight_1_0_q0 => weight_1_0_q0,
        weight_1_1_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_address0,
        weight_1_1_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_ce0,
        weight_1_1_q0 => weight_1_1_q0,
        weight_1_2_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_address0,
        weight_1_2_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_ce0,
        weight_1_2_q0 => weight_1_2_q0,
        weight_2_0_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_address0,
        weight_2_0_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_ce0,
        weight_2_0_q0 => weight_2_0_q0,
        weight_2_1_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_address0,
        weight_2_1_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_ce0,
        weight_2_1_q0 => weight_2_1_q0,
        weight_2_2_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_address0,
        weight_2_2_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_ce0,
        weight_2_2_q0 => weight_2_2_q0,
        sext_ln25 => stride,
        zext_ln34 => tmp_35_reg_238,
        outData_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address0,
        outData_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce0,
        outData_we0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_we0,
        outData_d0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_d0,
        outData_address1 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address1,
        outData_ce1 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce1,
        outData_q1 => outData_q1,
        inData_0_0_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_address0,
        inData_0_0_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_ce0,
        inData_0_0_q0 => inData_0_0_q0,
        inData_0_1_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_address0,
        inData_0_1_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_ce0,
        inData_0_1_q0 => inData_0_1_q0,
        inData_0_2_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_address0,
        inData_0_2_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_ce0,
        inData_0_2_q0 => inData_0_2_q0,
        inData_1_0_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_address0,
        inData_1_0_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_ce0,
        inData_1_0_q0 => inData_1_0_q0,
        inData_1_1_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_address0,
        inData_1_1_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_ce0,
        inData_1_1_q0 => inData_1_1_q0,
        inData_1_2_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_address0,
        inData_1_2_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_ce0,
        inData_1_2_q0 => inData_1_2_q0,
        inData_2_0_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_address0,
        inData_2_0_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_ce0,
        inData_2_0_q0 => inData_2_0_q0,
        inData_2_1_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_address0,
        inData_2_1_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_ce0,
        inData_2_1_q0 => inData_2_1_q0,
        inData_2_2_address0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_address0,
        inData_2_2_ce0 => grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_ce0,
        inData_2_2_q0 => inData_2_2_q0);

    mul_32ns_32ns_64_1_1_U176 : component conv_via_tiling_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln25_fu_142_p0,
        din1 => mul_ln25_fu_142_p1,
        dout => mul_ln25_fu_142_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln25_fu_172_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ic_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ic_fu_72 <= ap_const_lv7_0;
            elsif (((icmp_ln25_fu_172_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ic_fu_72 <= add_ln25_fu_178_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mul_ln25_reg_220 <= mul_ln25_fu_142_p2;
                    tmp_s_reg_225(69 downto 6) <= tmp_s_fu_156_p3(69 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_35_reg_238(8 downto 3) <= tmp_35_fu_189_p3(8 downto 3);
                trunc_ln25_reg_233 <= trunc_ln25_fu_184_p1;
            end if;
        end if;
    end process;
    tmp_s_reg_225(5 downto 0) <= "000000";
    tmp_35_reg_238(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done, icmp_ln25_fu_172_p2, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln25_fu_172_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln25_fu_178_p2 <= std_logic_vector(unsigned(ic_fu_72) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done)
    begin
        if ((grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln25_fu_172_p2)
    begin
        if ((((icmp_ln25_fu_172_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln25_fu_172_p2)
    begin
        if (((icmp_ln25_fu_172_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_ap_start_reg;
    icmp_ln25_fu_172_p2 <= "1" when (ic_fu_72 = ap_const_lv7_40) else "0";
    inData_0_0_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_address0;
    inData_0_0_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_0_ce0;
    inData_0_1_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_address0;
    inData_0_1_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_1_ce0;
    inData_0_2_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_address0;
    inData_0_2_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_0_2_ce0;
    inData_1_0_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_address0;
    inData_1_0_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_0_ce0;
    inData_1_1_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_address0;
    inData_1_1_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_1_ce0;
    inData_1_2_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_address0;
    inData_1_2_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_1_2_ce0;
    inData_2_0_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_address0;
    inData_2_0_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_0_ce0;
    inData_2_1_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_address0;
    inData_2_1_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_1_ce0;
    inData_2_2_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_address0;
    inData_2_2_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_inData_2_2_ce0;
    mul_ln25_fu_142_p0 <= mul_ln25_fu_142_p00(32 - 1 downto 0);
    mul_ln25_fu_142_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outTileH),64));
    mul_ln25_fu_142_p1 <= mul_ln25_fu_142_p10(32 - 1 downto 0);
    mul_ln25_fu_142_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outTileW),64));
    outData_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address0;
    outData_address1 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_address1;
    outData_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce0;
    outData_ce1 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_ce1;
    outData_d0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_d0;
    outData_we0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_outData_we0;
    tmp_35_fu_189_p3 <= (trunc_ln25_fu_184_p1 & ap_const_lv3_0);
    tmp_s_fu_156_p3 <= (mul_ln25_fu_142_p2 & ap_const_lv6_0);
    trunc_ln25_fu_184_p1 <= ic_fu_72(6 - 1 downto 0);
    weight_0_0_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_address0;
    weight_0_0_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_0_ce0;
    weight_0_1_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_address0;
    weight_0_1_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_1_ce0;
    weight_0_2_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_address0;
    weight_0_2_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_0_2_ce0;
    weight_1_0_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_address0;
    weight_1_0_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_0_ce0;
    weight_1_1_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_address0;
    weight_1_1_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_1_ce0;
    weight_1_2_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_address0;
    weight_1_2_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_1_2_ce0;
    weight_2_0_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_address0;
    weight_2_0_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_0_ce0;
    weight_2_1_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_address0;
    weight_2_1_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_1_ce0;
    weight_2_2_address0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_address0;
    weight_2_2_ce0 <= grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94_weight_2_2_ce0;
end behav;
