
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31154 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.133 ; gain = 0.000 ; free physical = 1281 ; free virtual = 8815
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/new/uart_top.v:1]
	Parameter Num_words bound to: 14 - type: integer 
	Parameter steganography_keybit_length bound to: 112 - type: integer 
	Parameter key_address_bitlength bound to: 4 - type: integer 
	Parameter FSM_state_N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:14]
	Parameter CLKS_PER_BIT bound to: 103 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/imports/Rough/myUart.v:14]
WARNING: [Synth 8-3848] Net TxD in module/entity top does not have driver. [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/new/uart_top.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/new/uart_top.v:1]
WARNING: [Synth 8-3331] design top has unconnected port TxD
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1394.055 ; gain = 9.922 ; free physical = 1299 ; free virtual = 8834
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1394.055 ; gain = 9.922 ; free physical = 1299 ; free virtual = 8834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1394.055 ; gain = 9.922 ; free physical = 1299 ; free virtual = 8834
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/constrs_1/imports/Lab1_Test/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/constrs_1/imports/Lab1_Test/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/constrs_1/imports/Lab1_Test/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.469 ; gain = 0.000 ; free physical = 1048 ; free virtual = 8583
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.469 ; gain = 0.000 ; free physical = 1049 ; free virtual = 8584
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.469 ; gain = 0.000 ; free physical = 1049 ; free virtual = 8584
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.469 ; gain = 0.000 ; free physical = 1049 ; free virtual = 8584
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1748.469 ; gain = 364.336 ; free physical = 1126 ; free virtual = 8661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1748.469 ; gain = 364.336 ; free physical = 1126 ; free virtual = 8661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1748.469 ; gain = 364.336 ; free physical = 1128 ; free virtual = 8663
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_Bit_Index0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'key_storage_reg_reg' and it is trimmed from '112' to '88' bits. [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/new/uart_top.v:78]
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_storage_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'key_storage_reg_reg' [/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.srcs/sources_1/new/uart_top.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1748.469 ; gain = 364.336 ; free physical = 1118 ; free virtual = 8653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   9 Input      1 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design top has unconnected port TxD
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ip_stream_valid_reg)
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (FDRE) to 'led_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[4] )
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[39]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[38]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[37]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[36]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[35]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[34]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[33]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_storage_reg_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1748.469 ; gain = 364.336 ; free physical = 1095 ; free virtual = 8632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1748.469 ; gain = 364.336 ; free physical = 974 ; free virtual = 8511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1754.172 ; gain = 370.039 ; free physical = 926 ; free virtual = 8463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 925 ; free virtual = 8462
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     1|
|3     |LUT2  |     9|
|4     |LUT3  |    30|
|5     |LUT4  |     9|
|6     |LUT5  |    30|
|7     |LUT6  |    62|
|8     |FDRE  |   158|
|9     |FDSE  |     8|
|10    |LD    |    56|
|11    |IBUF  |     3|
|12    |OBUF  |     5|
|13    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   374|
|2     |  R1     |uart_rx |    94|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.188 ; gain = 386.055 ; free physical = 927 ; free virtual = 8464
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1770.188 ; gain = 31.641 ; free physical = 982 ; free virtual = 8519
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1770.195 ; gain = 386.055 ; free physical = 982 ; free virtual = 8519
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.203 ; gain = 0.000 ; free physical = 927 ; free virtual = 8464
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.203 ; gain = 418.148 ; free physical = 1011 ; free virtual = 8548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.203 ; gain = 0.000 ; free physical = 1011 ; free virtual = 8548
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rrk307/HLS_projects/FSM Based Network/FSM_Network_locked_1Steganography/vivado_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 14:18:54 2023...
