#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun  5 20:11:18 2025
# Process ID: 1995092
# Current directory: /home/kmccourt/unit_profiler/scripts
# Command line: vivado -mode batch -source operator.tcl
# Log file: /home/kmccourt/unit_profiler/scripts/vivado.log
# Journal file: /home/kmccourt/unit_profiler/scripts/vivado.jou
# Running On: ee-tik-dynamo-eda1, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 32, Host memory: 624283 MB
#-----------------------------------------------------------
source operator.tcl
# set unit_name $env(UNIT_NAME)
# set clock_period $env(CLOCK_PERIOD)
# set unit_dir $env(UNIT_DIR)
# set report_dir $env(REPORT_DIR)
# set dir_name [file tail $unit_dir]
# puts "Processing directory: $dir_name"
Processing directory: FloatingPointDivider_64_100_noIO
# if {[regexp {FloatingPoint([A-Za-z]+)_([0-9]+)_([0-9]+)_([A-Za-z]+)} $dir_name -> operator bitwidth frequency converters]} {
#     puts "Extracted info:"
#     puts "  Operator: $operator"
#     puts "  Bitwidth: $bitwidth"
#     puts "  Frequency: ${frequency}MHz"
#     puts "  Converters: $converters"
# } else {
#     puts "ERROR: Could not parse directory name format: $dir_name"
#     exit 1
# }
Extracted info:
  Operator: Divider
  Bitwidth: 64
  Frequency: 100MHz
  Converters: noIO
# file mkdir $report_dir/utilization
# file mkdir $report_dir/timing
# puts "Top module: $unit_name"
Top module: fdiv_op
# puts "Clock period: $clock_period ns"
Clock period: 10.00000000000000000000 ns
# puts "Reading dependency files from ./dependencies directory..."
Reading dependency files from ./dependencies directory...
# set dependency_dir "../dependencies"
# if {[file exists $dependency_dir]} {
#     set dependency_files [glob -nocomplain "$dependency_dir/*.vhd"]
#     if {[llength $dependency_files] > 0} {
#         puts "Found [llength $dependency_files] dependency files"
#         foreach dep_file $dependency_files {
#             puts "Reading dependency file: $dep_file"
#             read_vhdl -vhdl2008 $dep_file
#         }
#     } else {
#         puts "WARNING: No dependency files found in $dependency_dir"
#     }
# } else {
#     puts "WARNING: Dependencies directory not found: $dependency_dir"
# }
Found 12 dependency files
Reading dependency file: ../dependencies/delay_buffer.vhd
Reading dependency file: ../dependencies/eager_fork_register_block.vhd
Reading dependency file: ../dependencies/flopoco_ip_cores.vhd
Reading dependency file: ../dependencies/join.vhd
Reading dependency file: ../dependencies/logic.vhd
Reading dependency file: ../dependencies/mc_support.vhd
Reading dependency file: ../dependencies/mem_to_bram.vhd
Reading dependency file: ../dependencies/sharing_support.vhd
Reading dependency file: ../dependencies/types.vhd
Reading dependency file: ../dependencies/elastic_fifo_inner.vhd
Reading dependency file: ../dependencies/merge_notehb.vhd
Reading dependency file: ../dependencies/oehb.vhd
# puts "Reading VHDL files from: $unit_dir"
Reading VHDL files from: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_64_100_noIO
# set vhdl_files [list]
# lappend vhdl_files "$unit_dir/operator.vhd"
# lappend vhdl_files "$unit_dir/wrapper.vhd"
# puts "VHDL files to process: $vhdl_files"
VHDL files to process: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_64_100_noIO/operator.vhd /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_64_100_noIO/wrapper.vhd
# foreach vhdl_file $vhdl_files {
#     puts "Reading VHDL file: $vhdl_file"
#     read_vhdl -vhdl2008 $vhdl_file
# }
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_64_100_noIO/operator.vhd
Reading VHDL file: /home/kmccourt/unit_profiler/scripts/../generated_units/FloatingPointDivider_64_100_noIO/wrapper.vhd
# puts "Synthesizing design with top module: $unit_name"
Synthesizing design with top module: fdiv_op
# synth_design -top $unit_name -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top fdiv_op -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1995123
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.574 ; gain = 417.504 ; free physical = 357171 ; free virtual = 360598
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'floatingpointdivider' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:575]
INFO: [Synth 8-638] synthesizing module 'fdiv_op' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module '\join ' [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/home/kmccourt/unit_profiler/dependencies/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/kmccourt/unit_profiler/dependencies/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/kmccourt/unit_profiler/dependencies/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/home/kmccourt/unit_profiler/dependencies/oehb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_64bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3739]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_64bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3739]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_64bit' [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3859]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_64bit' (0#1) [/home/kmccourt/unit_profiler/dependencies/flopoco_ip_cores.vhd:3859]
INFO: [Synth 8-638] synthesizing module 'FloatingPointDivider' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:582]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable28' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1096]
INFO: [Synth 8-638] synthesizing module 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:27]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'selFunction_Freq100_uid4' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:27]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable27' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1113]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable26' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1130]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable25' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1147]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable24' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1164]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable23' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1181]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable22' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1198]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable21' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1215]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable20' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1232]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable19' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1249]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable18' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1266]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable17' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1283]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable16' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1300]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable15' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1317]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable14' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1334]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable13' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1351]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable12' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1368]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable11' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1385]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable10' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1402]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable9' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1419]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable8' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1436]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable7' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1453]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable6' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1470]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable5' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1487]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable4' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1504]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable3' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1521]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable2' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1538]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:22' bound to instance 'SelFunctionTable1' of component 'selFunction_Freq100_uid4' [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1555]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointDivider' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:582]
INFO: [Synth 8-256] done synthesizing module 'fdiv_op' (0#1) [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/wrapper.vhd:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0_c6_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1567]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1_c6_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1550]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1533]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1516]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1499]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1482]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1448]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1431]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1414]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1397]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1380]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1363]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1346]
WARNING: [Synth 8-3936] Found unconnected internal register 'w14_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1329]
WARNING: [Synth 8-3936] Found unconnected internal register 'w15_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1312]
WARNING: [Synth 8-3936] Found unconnected internal register 'w16_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1295]
WARNING: [Synth 8-3936] Found unconnected internal register 'w17_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1278]
WARNING: [Synth 8-3936] Found unconnected internal register 'w18_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1261]
WARNING: [Synth 8-3936] Found unconnected internal register 'w19_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1244]
WARNING: [Synth 8-3936] Found unconnected internal register 'w20_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1227]
WARNING: [Synth 8-3936] Found unconnected internal register 'w21_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1210]
WARNING: [Synth 8-3936] Found unconnected internal register 'w22_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'w23_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1176]
WARNING: [Synth 8-3936] Found unconnected internal register 'w24_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1159]
WARNING: [Synth 8-3936] Found unconnected internal register 'w25_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1142]
WARNING: [Synth 8-3936] Found unconnected internal register 'w26_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1125]
WARNING: [Synth 8-3936] Found unconnected internal register 'w27_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1108]
WARNING: [Synth 8-6014] Unused sequential element qM28_c1_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:846]
WARNING: [Synth 8-6014] Unused sequential element qM28_c2_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:865]
WARNING: [Synth 8-6014] Unused sequential element qM28_c3_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:891]
WARNING: [Synth 8-6014] Unused sequential element qM28_c4_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:926]
WARNING: [Synth 8-6014] Unused sequential element qM28_c5_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:970]
WARNING: [Synth 8-6014] Unused sequential element qM28_c6_reg was removed.  [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1023]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.543 ; gain = 510.473 ; free physical = 356971 ; free virtual = 360399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2128.355 ; gain = 528.285 ; free physical = 356937 ; free virtual = 360365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2136.359 ; gain = 536.289 ; free physical = 356936 ; free virtual = 360363
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c6_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1022]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c5_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:969]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c4_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:925]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c3_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:890]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c2_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:864]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c1_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:845]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2160.383 ; gain = 560.312 ; free physical = 357043 ; free virtual = 360472
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 1     
	   3 Input   55 Bit       Adders := 1     
	   3 Input   54 Bit       Adders := 28    
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 10    
	               53 Bit    Registers := 6     
	               13 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 182   
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input   56 Bit        Muxes := 4     
	   2 Input   54 Bit        Muxes := 28    
	   3 Input   54 Bit        Muxes := 24    
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'absq20D_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq11D_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:924]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq2D_c6_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:1021]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq24D_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/unit_profiler/generated_units/FloatingPointDivider_64_100_noIO/operator.vhd:844]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.883 ; gain = 712.812 ; free physical = 356534 ; free virtual = 359962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+-----------------------+---------------+----------------+
|Module Name              | RTL Object            | Depth x Width | Implemented As | 
+-------------------------+-----------------------+---------------+----------------+
|selFunction_Freq100_uid4 | Y0                    | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable28/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable27/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable26/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable25/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable24/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable23/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable22/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable21/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable20/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable19/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable18/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable17/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable16/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable15/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable14/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable13/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable12/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable11/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable10/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable9/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable8/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable7/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable6/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable5/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable3/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable2/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable1/Y0  | 512x3         | LUT            | 
+-------------------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2312.883 ; gain = 712.812 ; free physical = 356516 ; free virtual = 359944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2321.898 ; gain = 721.828 ; free physical = 356472 ; free virtual = 359900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356494 ; free virtual = 359923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356493 ; free virtual = 359921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356491 ; free virtual = 359919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356489 ; free virtual = 359918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356488 ; free virtual = 359917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356488 ; free virtual = 359916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fdiv_op     | operator/qM12_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM13_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM14_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM15_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM16_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM17_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM18_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM19_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM20_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM21_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM22_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM23_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM24_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM25_c6_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM26_c6_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM27_c6_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qP11_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP12_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP13_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP14_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP15_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP16_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP17_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP18_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP19_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP20_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP21_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP22_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP23_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP24_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP25_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP26_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP27_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP28_c6_reg[0]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/expR0_c6_reg[11] | 6      | 12    | NO           | YES                | YES               | 12     | 0       | 
|fdiv_op     | operator/exnR0_c6_reg[1]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/sR_c6_reg        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   430|
|2     |LUT1   |    67|
|3     |LUT2   |    82|
|4     |LUT3   |   319|
|5     |LUT4   |   164|
|6     |LUT5   |   339|
|7     |LUT6   |  1420|
|8     |MUXF7  |    27|
|9     |SRL16E |    66|
|10    |FDRE   |   974|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  3888|
|2     |  buff                 |delay_buffer                |     6|
|3     |  oehb                 |oehb_dataless               |     5|
|4     |  operator             |FloatingPointDivider        |  3877|
|5     |    SelFunctionTable1  |selFunction_Freq100_uid4    |    81|
|6     |    SelFunctionTable10 |selFunction_Freq100_uid4_0  |    11|
|7     |    SelFunctionTable11 |selFunction_Freq100_uid4_1  |    11|
|8     |    SelFunctionTable12 |selFunction_Freq100_uid4_2  |    11|
|9     |    SelFunctionTable13 |selFunction_Freq100_uid4_3  |    11|
|10    |    SelFunctionTable14 |selFunction_Freq100_uid4_4  |    11|
|11    |    SelFunctionTable15 |selFunction_Freq100_uid4_5  |    11|
|12    |    SelFunctionTable16 |selFunction_Freq100_uid4_6  |    11|
|13    |    SelFunctionTable17 |selFunction_Freq100_uid4_7  |    11|
|14    |    SelFunctionTable18 |selFunction_Freq100_uid4_8  |    11|
|15    |    SelFunctionTable19 |selFunction_Freq100_uid4_9  |    11|
|16    |    SelFunctionTable2  |selFunction_Freq100_uid4_10 |    11|
|17    |    SelFunctionTable20 |selFunction_Freq100_uid4_11 |    11|
|18    |    SelFunctionTable21 |selFunction_Freq100_uid4_12 |    11|
|19    |    SelFunctionTable22 |selFunction_Freq100_uid4_13 |    11|
|20    |    SelFunctionTable23 |selFunction_Freq100_uid4_14 |    11|
|21    |    SelFunctionTable24 |selFunction_Freq100_uid4_15 |    12|
|22    |    SelFunctionTable25 |selFunction_Freq100_uid4_16 |    12|
|23    |    SelFunctionTable26 |selFunction_Freq100_uid4_17 |    12|
|24    |    SelFunctionTable27 |selFunction_Freq100_uid4_18 |   274|
|25    |    SelFunctionTable3  |selFunction_Freq100_uid4_19 |    11|
|26    |    SelFunctionTable4  |selFunction_Freq100_uid4_20 |    11|
|27    |    SelFunctionTable5  |selFunction_Freq100_uid4_21 |    11|
|28    |    SelFunctionTable6  |selFunction_Freq100_uid4_22 |    11|
|29    |    SelFunctionTable7  |selFunction_Freq100_uid4_23 |    11|
|30    |    SelFunctionTable8  |selFunction_Freq100_uid4_24 |    11|
|31    |    SelFunctionTable9  |selFunction_Freq100_uid4_25 |    11|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356487 ; free virtual = 359916
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.805 ; gain = 731.734 ; free physical = 356485 ; free virtual = 359913
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.812 ; gain = 731.734 ; free physical = 356485 ; free virtual = 359913
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2347.832 ; gain = 0.000 ; free physical = 356752 ; free virtual = 360181
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fdiv_op' is not ideal for floorplanning, since the cellview 'FloatingPointDivider' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.609 ; gain = 0.000 ; free physical = 356633 ; free virtual = 360061
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1e33aa42
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2436.645 ; gain = 842.598 ; free physical = 356625 ; free virtual = 360053
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1707.309; main = 1471.232; forked = 392.177
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3901.348; main = 2436.613; forked = 1627.523
# puts "Creating clock constraint with period: $clock_period ns"
Creating clock constraint with period: 10.00000000000000000000 ns
# create_clock -name clk -period $clock_period [get_ports clk]
# puts "Setting clock source properties"
Setting clock source properties
# set_property HD.CLK_SRC BUFGCTRL_X0Y0 [get_ports clk]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC. 
# puts "Running optimization..."
Running optimization...
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2500.641 ; gain = 63.996 ; free physical = 356560 ; free virtual = 359988

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10ffc2470

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2794.656 ; gain = 294.016 ; free physical = 356253 ; free virtual = 359681

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 10ffc2470

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 355883 ; free virtual = 359311

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 10ffc2470

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 355883 ; free virtual = 359311
Phase 1 Initialization | Checksum: 10ffc2470

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 355883 ; free virtual = 359311

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 10ffc2470

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 355879 ; free virtual = 359307

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 10ffc2470

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 355879 ; free virtual = 359307
Phase 2 Timer Update And Timing Data Collection | Checksum: 10ffc2470

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 355879 ; free virtual = 359307

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 56 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ce18da69

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 356003 ; free virtual = 359432
Retarget | Checksum: ce18da69
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ce18da69

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 356028 ; free virtual = 359457
Constant propagation | Checksum: ce18da69
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 18f89120e

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3047.531 ; gain = 0.000 ; free physical = 356027 ; free virtual = 359455
Sweep | Checksum: 18f89120e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18f89120e

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356027 ; free virtual = 359455
BUFG optimization | Checksum: 18f89120e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18f89120e

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356027 ; free virtual = 359455
Shift Register Optimization | Checksum: 18f89120e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18f89120e

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356027 ; free virtual = 359455
Post Processing Netlist | Checksum: 18f89120e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b01c6b66

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356024 ; free virtual = 359452

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.547 ; gain = 0.000 ; free physical = 356024 ; free virtual = 359452
Phase 9.2 Verifying Netlist Connectivity | Checksum: b01c6b66

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356024 ; free virtual = 359452
Phase 9 Finalization | Checksum: b01c6b66

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356024 ; free virtual = 359452
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b01c6b66

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3079.547 ; gain = 32.016 ; free physical = 356024 ; free virtual = 359452
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.547 ; gain = 0.000 ; free physical = 356024 ; free virtual = 359452

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b01c6b66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.547 ; gain = 0.000 ; free physical = 356021 ; free virtual = 359450

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b01c6b66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3079.547 ; gain = 0.000 ; free physical = 356021 ; free virtual = 359450

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.547 ; gain = 0.000 ; free physical = 356021 ; free virtual = 359450
Ending Netlist Obfuscation Task | Checksum: b01c6b66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.547 ; gain = 0.000 ; free physical = 356021 ; free virtual = 359450
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3079.547 ; gain = 642.902 ; free physical = 356021 ; free virtual = 359450
# puts "Running placement..."
Running placement...
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.562 ; gain = 0.000 ; free physical = 356000 ; free virtual = 359428
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 275b9e04

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3111.562 ; gain = 0.000 ; free physical = 356000 ; free virtual = 359428
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.562 ; gain = 0.000 ; free physical = 355999 ; free virtual = 359428

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e234ad03

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3111.562 ; gain = 0.000 ; free physical = 355979 ; free virtual = 359408

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ae48446

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355944 ; free virtual = 359373

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ae48446

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355944 ; free virtual = 359373
Phase 1 Placer Initialization | Checksum: 13ae48446

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355943 ; free virtual = 359372

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12494ae5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355921 ; free virtual = 359349

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11bc6286f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355910 ; free virtual = 359339

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11bc6286f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355910 ; free virtual = 359339

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13ec10d91

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355756 ; free virtual = 359184

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 69 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 0 LUT, combined 29 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 9 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3118.590 ; gain = 0.000 ; free physical = 355745 ; free virtual = 359173
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.590 ; gain = 0.000 ; free physical = 355741 ; free virtual = 359170

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             29  |                    29  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            9  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |             29  |                    34  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1aa4ddea4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355731 ; free virtual = 359159
Phase 2.4 Global Placement Core | Checksum: 17840c2de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355725 ; free virtual = 359154
Phase 2 Global Placement | Checksum: 17840c2de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355725 ; free virtual = 359154

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2b3a04c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355715 ; free virtual = 359144

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22d963d43

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355686 ; free virtual = 359115

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a53a8265

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355685 ; free virtual = 359113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229a24365

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355685 ; free virtual = 359113

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 22fab7dd6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355753 ; free virtual = 359181

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 211845b62

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355740 ; free virtual = 359168

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cef565ab

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355734 ; free virtual = 359163

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2009df1f5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355734 ; free virtual = 359162

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1edf474a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355492 ; free virtual = 358920
Phase 3 Detail Placement | Checksum: 1edf474a6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355491 ; free virtual = 358920

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1db8156bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.806 | TNS=-2006.961 |
Phase 1 Physical Synthesis Initialization | Checksum: 19f420a84

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3118.590 ; gain = 0.000 ; free physical = 355623 ; free virtual = 359052
INFO: [Place 46-33] Processed net oehb/oehb_ready, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19f420a84

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3118.590 ; gain = 0.000 ; free physical = 355620 ; free virtual = 359049
Phase 4.1.1.1 BUFG Insertion | Checksum: 1db8156bb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355620 ; free virtual = 359049

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.930. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1488a2da4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355304 ; free virtual = 358732

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355304 ; free virtual = 358732
Phase 4.1 Post Commit Optimization | Checksum: 1488a2da4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355303 ; free virtual = 358732

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1488a2da4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355301 ; free virtual = 358730

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1488a2da4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355300 ; free virtual = 358729
Phase 4.3 Placer Reporting | Checksum: 1488a2da4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355300 ; free virtual = 358728

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3118.590 ; gain = 0.000 ; free physical = 355300 ; free virtual = 358728

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355300 ; free virtual = 358728
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ffa150a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355300 ; free virtual = 358728
Ending Placer Task | Checksum: 9fcc8b18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3118.590 ; gain = 7.027 ; free physical = 355299 ; free virtual = 358728
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3118.590 ; gain = 39.043 ; free physical = 355299 ; free virtual = 358727
# puts "Running routing..."
Running routing...
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 74a1f370 ConstDB: 0 ShapeSum: 2b2a97a8 RouteDB: 0
WARNING: [Route 35-198] Port "lhs[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 7e2b0a07 | NumContArr: d9082060 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2dc851fa1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3182.621 ; gain = 0.000 ; free physical = 354730 ; free virtual = 358158

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2dc851fa1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3182.621 ; gain = 0.000 ; free physical = 354729 ; free virtual = 358157

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2dc851fa1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3182.621 ; gain = 0.000 ; free physical = 354729 ; free virtual = 358157
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2235f3ee1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3218.645 ; gain = 36.023 ; free physical = 354639 ; free virtual = 358068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.317 | TNS=-1640.140| WHS=-0.099 | THS=-3.163 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3079
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3079
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23d11dd0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354609 ; free virtual = 358037

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23d11dd0f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354609 ; free virtual = 358037

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22c0a61a1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354585 ; free virtual = 358014
Phase 3 Initial Routing | Checksum: 22c0a61a1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354585 ; free virtual = 358014
INFO: [Route 35-580] Design has 62 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| clk                | clk               | operator/absq2D_c6_reg[46]/D  |
| clk                | clk               | operator/absq2D_c6_reg[28]/D  |
| clk                | clk               | operator/absq2D_c6_reg[30]/D  |
| clk                | clk               | operator/absq11D_c4_reg[12]/D |
| clk                | clk               | operator/absq2D_c6_reg[34]/D  |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1364
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.147 | TNS=-1982.041| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2c2603afe

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354547 ; free virtual = 357975

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1017
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.065 | TNS=-1891.170| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2aaeaf43b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354233 ; free virtual = 357661

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 680
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.333 | TNS=-1900.421| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 32bb71b14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354194 ; free virtual = 357623
Phase 4 Rip-up And Reroute | Checksum: 32bb71b14

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354194 ; free virtual = 357623

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ebd59860

Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3221.293 ; gain = 38.672 ; free physical = 354181 ; free virtual = 357609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.065 | TNS=-1861.594| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d1d671bc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354132 ; free virtual = 357561

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d1d671bc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354132 ; free virtual = 357561
Phase 5 Delay and Skew Optimization | Checksum: 1d1d671bc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354132 ; free virtual = 357560

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 204c379d7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354118 ; free virtual = 357547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.008 | TNS=-1829.123| WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 204c379d7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354118 ; free virtual = 357547
Phase 6 Post Hold Fix | Checksum: 204c379d7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354118 ; free virtual = 357547

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.670688 %
  Global Horizontal Routing Utilization  = 0.493308 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 204c379d7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354114 ; free virtual = 357542

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 204c379d7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354113 ; free virtual = 357542

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25e7cdb39

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354101 ; free virtual = 357529

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.008 | TNS=-1829.123| WHS=0.089  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25e7cdb39

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354092 ; free virtual = 357521
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1fa070f31

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354087 ; free virtual = 357516
Ending Routing Task | Checksum: 1fa070f31

Time (s): cpu = 00:01:13 ; elapsed = 00:00:37 . Memory (MB): peak = 3244.293 ; gain = 61.672 ; free physical = 354086 ; free virtual = 357515

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3244.293 ; gain = 125.703 ; free physical = 354084 ; free virtual = 357512
# set util_report_path "$report_dir/utilization/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# set timing_report_path "$report_dir/timing/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# puts "Generating utilization report: $util_report_path"
Generating utilization report: /home/kmccourt/unit_profiler/scripts/../reports/utilization/fdiv_op_Divider_100MHz_noIO.rpt
# report_utilization > $util_report_path
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun  5 20:13:03 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization
| Design       : fdiv_op
| Device       : xc7k160tfbg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 | 2321 |     0 |          0 |    101400 |  2.29 |
|   LUT as Logic             | 2261 |     0 |          0 |    101400 |  2.23 |
|   LUT as Memory            |   60 |     0 |          0 |     35000 |  0.17 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   60 |     0 |            |           |       |
| Slice Registers            |  983 |     0 |          0 |    202800 |  0.48 |
|   Register as Flip Flop    |  983 |     0 |          0 |    202800 |  0.48 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |   27 |     0 |          0 |     50700 |  0.05 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 983   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  728 |     0 |          0 |     25350 |  2.87 |
|   SLICEL                                   |  368 |     0 |            |           |       |
|   SLICEM                                   |  360 |     0 |            |           |       |
| LUT as Logic                               | 2261 |     0 |          0 |    101400 |  2.23 |
|   using O5 output only                     |    4 |       |            |           |       |
|   using O6 output only                     | 2132 |       |            |           |       |
|   using O5 and O6                          |  125 |       |            |           |       |
| LUT as Memory                              |   60 |     0 |          0 |     35000 |  0.17 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |   60 |     0 |            |           |       |
|     using O5 output only                   |   16 |       |            |           |       |
|     using O6 output only                   |   38 |       |            |           |       |
|     using O5 and O6                        |    6 |       |            |           |       |
| Slice Registers                            |  983 |     0 |          0 |    202800 |  0.48 |
|   Register driven from within the Slice    |  623 |       |            |           |       |
|   Register driven from outside the Slice   |  360 |       |            |           |       |
|     LUT in front of the register is unused |  149 |       |            |           |       |
|     LUT in front of the register is used   |  211 |       |            |           |       |
| Unique Control Sets                        |    3 |       |          0 |     25350 |  0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       600 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1420 |                 LUT |
| FDRE     |  983 |        Flop & Latch |
| CARRY4   |  430 |          CarryLogic |
| LUT5     |  339 |                 LUT |
| LUT3     |  319 |                 LUT |
| LUT4     |  164 |                 LUT |
| LUT2     |   82 |                 LUT |
| SRL16E   |   66 |  Distributed Memory |
| LUT1     |   62 |                 LUT |
| MUXF7    |   27 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# puts "Generating timing report: $timing_report_path"
Generating timing report: /home/kmccourt/unit_profiler/scripts/../reports/timing/fdiv_op_Divider_100MHz_noIO.rpt
# report_timing > $timing_report_path
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun  5 20:13:04 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 operator/qM11_c4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operator/q6_copy27_c5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.922ns  (logic 7.716ns (48.461%)  route 8.206ns (51.539%))
  Logic Levels:           79  (CARRY4=61 LUT1=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 11.320 - 10.000 ) 
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1048, unset)         1.444     1.444    operator/clk
    SLICE_X11Y118        FDRE                                         r  operator/qM11_c4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.269     1.713 f  operator/qM11_c4_reg[1]/Q
                         net (fo=56, routed)          0.525     2.238    operator/qM11_c4[1]
    SLICE_X10Y117        LUT1 (Prop_lut1_I0_O)        0.056     2.294 r  operator/betaw6_c5[21]_i_23/O
                         net (fo=1, routed)           0.000     2.294    operator/p_0_out__15
    SLICE_X10Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.281     2.575 r  operator/betaw6_c5_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.575    operator/betaw6_c5_reg[21]_i_17_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.635 r  operator/betaw6_c5_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.635    operator/betaw6_c5_reg[25]_i_17_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.695 r  operator/betaw6_c5_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.695    operator/betaw6_c5_reg[29]_i_17_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.755 r  operator/betaw6_c5_reg[33]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.755    operator/betaw6_c5_reg[33]_i_17_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.815 r  operator/betaw6_c5_reg[37]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.815    operator/betaw6_c5_reg[37]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.875 r  operator/betaw6_c5_reg[41]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.875    operator/betaw6_c5_reg[41]_i_17_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.935 r  operator/betaw6_c5_reg[45]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.935    operator/betaw6_c5_reg[45]_i_17_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.995 r  operator/betaw6_c5_reg[49]_i_17/CO[3]
                         net (fo=1, routed)           0.008     3.003    operator/betaw6_c5_reg[49]_i_17_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.063 r  operator/betaw6_c5_reg[53]_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.063    operator/betaw6_c5_reg[53]_i_33_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.123 r  operator/betaw6_c5_reg[53]_i_28/CO[3]
                         net (fo=1, routed)           0.000     3.123    operator/betaw6_c5_reg[53]_i_28_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.183 r  operator/qP8_c5_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.183    operator/qP8_c5_reg[1]_i_10_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.243 r  operator/qP9_c5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.243    operator/qP9_c5_reg[1]_i_5_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.378 r  operator/qP10_c5_reg[1]_i_3/O[0]
                         net (fo=9, routed)           0.529     3.907    operator/SelFunctionTable10/out[0]
    SLICE_X8Y128         LUT6 (Prop_lut6_I3_O)        0.153     4.060 r  operator/SelFunctionTable10/qP10_c5[0]_i_3/O
                         net (fo=1, routed)           0.533     4.593    operator/SelFunctionTable10/qP10_c5[0]_i_3_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.053     4.646 r  operator/SelFunctionTable10/qP10_c5[0]_i_1/O
                         net (fo=55, routed)          0.612     5.257    operator/SelFunctionTable10_n_0
    SLICE_X11Y126        LUT5 (Prop_lut5_I2_O)        0.053     5.310 r  operator/betaw6_c5[17]_i_20/O
                         net (fo=1, routed)           0.000     5.310    operator/betaw6_c5[17]_i_20_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.634 r  operator/betaw6_c5_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.634    operator/betaw6_c5_reg[17]_i_12_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.692 r  operator/betaw6_c5_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.692    operator/betaw6_c5_reg[21]_i_12_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.750 r  operator/betaw6_c5_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.750    operator/betaw6_c5_reg[25]_i_12_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.808 r  operator/betaw6_c5_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.808    operator/betaw6_c5_reg[29]_i_12_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.866 r  operator/betaw6_c5_reg[33]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.866    operator/betaw6_c5_reg[33]_i_12_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.924 r  operator/betaw6_c5_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.924    operator/betaw6_c5_reg[37]_i_12_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.982 r  operator/betaw6_c5_reg[41]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.982    operator/betaw6_c5_reg[41]_i_12_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.040 r  operator/betaw6_c5_reg[45]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.040    operator/betaw6_c5_reg[45]_i_12_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.098 r  operator/betaw6_c5_reg[49]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.098    operator/betaw6_c5_reg[49]_i_12_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.156 r  operator/betaw6_c5_reg[53]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.156    operator/betaw6_c5_reg[53]_i_23_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.214 r  operator/betaw6_c5_reg[53]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.214    operator/betaw6_c5_reg[53]_i_18_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.272 r  operator/qP8_c5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.272    operator/qP8_c5_reg[1]_i_5_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.485 r  operator/qP9_c5_reg[1]_i_3/O[1]
                         net (fo=9, routed)           0.474     6.959    operator/SelFunctionTable9/O18[1]
    SLICE_X8Y137         LUT6 (Prop_lut6_I4_O)        0.152     7.111 r  operator/SelFunctionTable9/qP9_c5[1]_i_2/O
                         net (fo=1, routed)           0.468     7.579    operator/SelFunctionTable9/qP9_c5[1]_i_2_n_0
    SLICE_X10Y138        LUT6 (Prop_lut6_I2_O)        0.053     7.632 r  operator/SelFunctionTable9/qP9_c5[1]_i_1/O
                         net (fo=55, routed)          0.630     8.263    operator/SelFunctionTable9_n_0
    SLICE_X12Y137        LUT4 (Prop_lut4_I3_O)        0.053     8.316 r  operator/betaw6_c5[13]_i_16/O
                         net (fo=1, routed)           0.000     8.316    operator/betaw6_c5[13]_i_16_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     8.613 r  operator/betaw6_c5_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.613    operator/betaw6_c5_reg[13]_i_7_n_0
    SLICE_X12Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.673 r  operator/betaw6_c5_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.673    operator/betaw6_c5_reg[17]_i_7_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.733 r  operator/betaw6_c5_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.733    operator/betaw6_c5_reg[21]_i_7_n_0
    SLICE_X12Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.793 r  operator/betaw6_c5_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.793    operator/betaw6_c5_reg[25]_i_7_n_0
    SLICE_X12Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.853 r  operator/betaw6_c5_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.853    operator/betaw6_c5_reg[29]_i_7_n_0
    SLICE_X12Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.913 r  operator/betaw6_c5_reg[33]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.913    operator/betaw6_c5_reg[33]_i_7_n_0
    SLICE_X12Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.973 r  operator/betaw6_c5_reg[37]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.973    operator/betaw6_c5_reg[37]_i_7_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.033 r  operator/betaw6_c5_reg[41]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.033    operator/betaw6_c5_reg[41]_i_7_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.093 r  operator/betaw6_c5_reg[45]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.093    operator/betaw6_c5_reg[45]_i_7_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.153 r  operator/betaw6_c5_reg[49]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.153    operator/betaw6_c5_reg[49]_i_7_n_0
    SLICE_X12Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.213 r  operator/betaw6_c5_reg[53]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.213    operator/betaw6_c5_reg[53]_i_13_n_0
    SLICE_X12Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.273 r  operator/betaw6_c5_reg[53]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.273    operator/betaw6_c5_reg[53]_i_8_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.485 f  operator/qP8_c5_reg[1]_i_3/O[1]
                         net (fo=9, routed)           0.557    10.042    operator/SelFunctionTable8/O19[1]
    SLICE_X17Y149        LUT6 (Prop_lut6_I0_O)        0.155    10.197 r  operator/SelFunctionTable8/qP8_c5[0]_i_6/O
                         net (fo=1, routed)           0.000    10.197    operator/SelFunctionTable8/qP8_c5[0]_i_6_n_0
    SLICE_X17Y149        MUXF7 (Prop_muxf7_I1_O)      0.129    10.326 r  operator/SelFunctionTable8/qP8_c5_reg[0]_i_4/O
                         net (fo=1, routed)           0.302    10.628    operator/SelFunctionTable8/qP8_c5_reg[0]_i_4_n_0
    SLICE_X15Y149        LUT6 (Prop_lut6_I4_O)        0.153    10.781 r  operator/SelFunctionTable8/qP8_c5[0]_i_1/O
                         net (fo=55, routed)          0.761    11.542    operator/SelFunctionTable8_n_1
    SLICE_X13Y153        LUT6 (Prop_lut6_I2_O)        0.053    11.595 r  operator/betaw6_c5[25]_i_10/O
                         net (fo=1, routed)           0.000    11.595    operator/betaw6_c5[25]_i_10_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    11.919 r  operator/betaw6_c5_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.919    operator/betaw6_c5_reg[25]_i_2_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.977 r  operator/betaw6_c5_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.977    operator/betaw6_c5_reg[29]_i_2_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.035 r  operator/betaw6_c5_reg[33]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.035    operator/betaw6_c5_reg[33]_i_2_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.093 r  operator/betaw6_c5_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.093    operator/betaw6_c5_reg[37]_i_2_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.151 r  operator/betaw6_c5_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.151    operator/betaw6_c5_reg[41]_i_2_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.209 r  operator/betaw6_c5_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.209    operator/betaw6_c5_reg[45]_i_2_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.267 r  operator/betaw6_c5_reg[49]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.267    operator/betaw6_c5_reg[49]_i_2_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.325 r  operator/betaw6_c5_reg[53]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.325    operator/betaw6_c5_reg[53]_i_3_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.538 f  operator/betaw6_c5_reg[53]_i_2/O[1]
                         net (fo=9, routed)           0.627    13.165    operator/SelFunctionTable7/O20[1]
    SLICE_X15Y160        LUT6 (Prop_lut6_I0_O)        0.152    13.317 r  operator/SelFunctionTable7/qP7_c5[0]_i_6/O
                         net (fo=1, routed)           0.000    13.317    operator/SelFunctionTable7/qP7_c5[0]_i_6_n_0
    SLICE_X15Y160        MUXF7 (Prop_muxf7_I1_O)      0.129    13.446 r  operator/SelFunctionTable7/qP7_c5_reg[0]_i_4/O
                         net (fo=1, routed)           0.416    13.863    operator/SelFunctionTable7/qP7_c5_reg[0]_i_4_n_0
    SLICE_X12Y160        LUT6 (Prop_lut6_I4_O)        0.153    14.016 r  operator/SelFunctionTable7/qP7_c5[0]_i_1/O
                         net (fo=55, routed)          0.849    14.865    operator/SelFunctionTable7_n_1
    SLICE_X10Y154        LUT6 (Prop_lut6_I2_O)        0.053    14.918 r  operator/betaw6_c5[5]_i_4/O
                         net (fo=1, routed)           0.000    14.918    operator/betaw6_c5[5]_i_4_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219    15.137 r  operator/betaw6_c5_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.137    operator/betaw6_c5_reg[5]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.197 r  operator/betaw6_c5_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.197    operator/betaw6_c5_reg[9]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.257 r  operator/betaw6_c5_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.257    operator/betaw6_c5_reg[13]_i_1_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.317 r  operator/betaw6_c5_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.317    operator/betaw6_c5_reg[17]_i_1_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.377 r  operator/betaw6_c5_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.377    operator/betaw6_c5_reg[21]_i_1_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.437 r  operator/betaw6_c5_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.437    operator/betaw6_c5_reg[25]_i_1_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.497 r  operator/betaw6_c5_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.497    operator/betaw6_c5_reg[29]_i_1_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.557 r  operator/betaw6_c5_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.557    operator/betaw6_c5_reg[33]_i_1_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.617 r  operator/betaw6_c5_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.617    operator/betaw6_c5_reg[37]_i_1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.677 r  operator/betaw6_c5_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.677    operator/betaw6_c5_reg[41]_i_1_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.737 r  operator/betaw6_c5_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.737    operator/betaw6_c5_reg[45]_i_1_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    15.797 r  operator/betaw6_c5_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.797    operator/betaw6_c5_reg[49]_i_1_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    16.017 r  operator/betaw6_c5_reg[53]_i_1/O[1]
                         net (fo=8, routed)           0.636    16.652    operator/SelFunctionTable6/O21[1]
    SLICE_X11Y169        LUT6 (Prop_lut6_I1_O)        0.155    16.807 r  operator/SelFunctionTable6/q6_copy27_c5[0]_i_5/O
                         net (fo=1, routed)           0.000    16.807    operator/SelFunctionTable6/q6_copy27_c5[0]_i_5_n_0
    SLICE_X11Y169        MUXF7 (Prop_muxf7_I0_O)      0.127    16.934 r  operator/SelFunctionTable6/q6_copy27_c5_reg[0]_i_4/O
                         net (fo=1, routed)           0.279    17.213    operator/SelFunctionTable6/q6_copy27_c5_reg[0]_i_4_n_0
    SLICE_X10Y169        LUT6 (Prop_lut6_I4_O)        0.153    17.366 r  operator/SelFunctionTable6/q6_copy27_c5[0]_i_1/O
                         net (fo=1, routed)           0.000    17.366    operator/SelFunctionTable6_n_2
    SLICE_X10Y169        FDRE                                         r  operator/q6_copy27_c5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1048, unset)         1.320    11.320    operator/clk
    SLICE_X10Y169        FDRE                                         r  operator/q6_copy27_c5_reg[0]/C
                         clock pessimism              0.000    11.320    
                         clock uncertainty           -0.035    11.285    
    SLICE_X10Y169        FDRE (Setup_fdre_C_D)        0.073    11.358    operator/q6_copy27_c5_reg[0]
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                         -17.366    
  -------------------------------------------------------------------
                         slack                                 -6.008    




# set wns [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Worst Negative Slack (WNS): $wns ns"
Worst Negative Slack (WNS): -6.008 ns
# set timing_file [open $timing_report_path "a"]
# puts $timing_file "\nClock Frequency: ${frequency} MHz"
# puts $timing_file "Clock Period: ${clock_period} ns"
# puts $timing_file "Worst Negative Slack (WNS): ${wns} ns"
# close $timing_file
# puts "Implementation complete for $unit_name ($operator ${frequency}MHz)"
Implementation complete for fdiv_op (Divider 100MHz)
INFO: [Common 17-206] Exiting Vivado at Thu Jun  5 20:13:04 2025...
