

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:57:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.776 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|      597|  0.290 us|  5.970 us|   30|  598|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       28|      596|   7 ~ 149|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 150
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 76 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 150 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 151 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 152 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_0, i64 666, i64 207, i64 4294967295"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 207, i64 4294967295"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_0, i64 666, i64 207, i64 4294967295"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 207, i64 4294967295"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 164 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_0, i64 666, i64 207, i64 4294967295"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_0"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_1, i64 666, i64 207, i64 4294967295"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_1"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_0"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X1_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X1_1"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_0"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X2_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X2_1"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_0, i64 666, i64 207, i64 4294967295"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_0"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %D_1, i64 666, i64 207, i64 4294967295"   --->   Operation 183 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D_1"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 0, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 185 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln6 = br void %arrayidx84.case.0" [./source/kp_502_7.cpp:6]   --->   Operation 186 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 187 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_7.cpp:6]   --->   Operation 188 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 189 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %tmp, void %arrayidx84.case.0.split, void" [./source/kp_502_7.cpp:6]   --->   Operation 190 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 1, i32 2" [./source/kp_502_7.cpp:7]   --->   Operation 191 'partselect' 'lshr_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i2 %lshr_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 192 'zext' 'zext_ln7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 193 'getelementptr' 'B_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (1.75ns)   --->   "%temp_B = load i2 %B_0_addr" [./source/kp_502_7.cpp:7]   --->   Operation 194 'load' 'temp_B' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 195 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (1.75ns)   --->   "%temp_A = load i2 %A_0_addr" [./source/kp_502_7.cpp:8]   --->   Operation 196 'load' 'temp_A' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i32 %C_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 197 'getelementptr' 'C_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (1.75ns)   --->   "%C_0_load = load i2 %C_0_addr" [./source/kp_502_7.cpp:11]   --->   Operation 198 'load' 'C_0_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [./source/kp_502_7.cpp:22]   --->   Operation 199 'ret' 'ret_ln22' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 200 [1/2] (1.75ns)   --->   "%temp_B = load i2 %B_0_addr" [./source/kp_502_7.cpp:7]   --->   Operation 200 'load' 'temp_B' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 201 [1/2] (1.75ns)   --->   "%temp_A = load i2 %A_0_addr" [./source/kp_502_7.cpp:8]   --->   Operation 201 'load' 'temp_A' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 202 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %temp_B, i32 %temp_B" [./source/kp_502_7.cpp:11]   --->   Operation 202 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/2] (1.75ns)   --->   "%C_0_load = load i2 %C_0_addr" [./source/kp_502_7.cpp:11]   --->   Operation 203 'load' 'C_0_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 204 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_A, i32 %C_0_load" [./source/kp_502_7.cpp:11]   --->   Operation 204 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_7.cpp:6]   --->   Operation 205 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node temp_D)   --->   "%shl_ln11 = shl i32 %mul_ln11_1, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 206 'shl' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D = sub i32 %mul_ln11, i32 %shl_ln11" [./source/kp_502_7.cpp:11]   --->   Operation 207 'sub' 'temp_D' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%D_0_addr = getelementptr i32 %D_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 208 'getelementptr' 'D_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D, i2 %D_0_addr" [./source/kp_502_7.cpp:11]   --->   Operation 209 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 210 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_2, void %arrayidx175.case.0, void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:14]   --->   Operation 211 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.36>
ST_5 : Operation 212 [5/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 212 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.36>
ST_6 : Operation 213 [4/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 213 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.36>
ST_7 : Operation 214 [3/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 214 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.36>
ST_8 : Operation 215 [2/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 215 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.36>
ST_9 : Operation 216 [1/5] (7.36ns)   --->   "%conv_i = sitodp i32 %temp_D" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 216 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.62>
ST_10 : Operation 217 [30/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 217 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.62>
ST_11 : Operation 218 [29/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 218 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.62>
ST_12 : Operation 219 [28/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 219 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.62>
ST_13 : Operation 220 [27/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 220 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.62>
ST_14 : Operation 221 [26/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 221 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.62>
ST_15 : Operation 222 [25/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 222 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.62>
ST_16 : Operation 223 [24/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 223 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.62>
ST_17 : Operation 224 [23/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 224 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.62>
ST_18 : Operation 225 [22/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 225 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.62>
ST_19 : Operation 226 [21/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 226 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.62>
ST_20 : Operation 227 [20/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 227 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.62>
ST_21 : Operation 228 [19/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 228 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.62>
ST_22 : Operation 229 [18/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 229 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.62>
ST_23 : Operation 230 [17/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 230 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.62>
ST_24 : Operation 231 [16/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 231 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.62>
ST_25 : Operation 232 [15/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 232 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.62>
ST_26 : Operation 233 [14/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 233 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.62>
ST_27 : Operation 234 [13/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 234 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.62>
ST_28 : Operation 235 [12/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 235 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.62>
ST_29 : Operation 236 [11/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 236 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.62>
ST_30 : Operation 237 [10/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 237 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.62>
ST_31 : Operation 238 [9/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 238 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.62>
ST_32 : Operation 239 [8/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 239 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.62>
ST_33 : Operation 240 [7/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 240 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.62>
ST_34 : Operation 241 [6/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 241 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.62>
ST_35 : Operation 242 [5/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 242 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 243 [5/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 243 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.62>
ST_36 : Operation 244 [4/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 244 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 245 [4/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 245 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.62>
ST_37 : Operation 246 [3/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 246 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 247 [3/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 247 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.62>
ST_38 : Operation 248 [2/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 248 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 249 [2/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 249 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.62>
ST_39 : Operation 250 [1/5] (7.36ns)   --->   "%conv = sitodp i32 %temp_B" [./source/kp_502_7.cpp:19]   --->   Operation 250 'sitodp' 'conv' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 251 [1/30] (7.62ns)   --->   "%tmp_1 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 251 'dsqrt' 'tmp_1' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.36>
ST_40 : Operation 252 [5/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 252 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %temp_A, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 253 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 254 [5/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 254 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 255 [5/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 255 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.36>
ST_41 : Operation 256 [4/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 256 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 257 [4/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 257 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 258 [4/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 258 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.36>
ST_42 : Operation 259 [3/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 259 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 260 [3/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 260 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 261 [3/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 261 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.36>
ST_43 : Operation 262 [2/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 262 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 263 [2/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 263 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 264 [2/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 264 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.36>
ST_44 : Operation 265 [1/5] (7.05ns)   --->   "%sub = dsub i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:19]   --->   Operation 265 'dsub' 'sub' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 266 [1/5] (7.36ns)   --->   "%conv1 = sitodp i32 %shl_ln19" [./source/kp_502_7.cpp:19]   --->   Operation 266 'sitodp' 'conv1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 267 [1/5] (7.05ns)   --->   "%add = dadd i64 %conv, i64 %tmp_1" [./source/kp_502_7.cpp:20]   --->   Operation 267 'dadd' 'add' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.77>
ST_45 : Operation 268 [31/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 268 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 269 [31/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 269 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.77>
ST_46 : Operation 270 [30/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 270 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 271 [30/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 271 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 272 [29/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 272 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 273 [29/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 273 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.77>
ST_48 : Operation 274 [28/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 274 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 275 [28/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 275 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.77>
ST_49 : Operation 276 [27/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 276 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 277 [27/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 277 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.77>
ST_50 : Operation 278 [26/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 278 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 279 [26/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 279 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.77>
ST_51 : Operation 280 [25/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 280 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 281 [25/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 281 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.77>
ST_52 : Operation 282 [24/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 282 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 283 [24/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 283 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.77>
ST_53 : Operation 284 [23/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 284 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 285 [23/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 285 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.77>
ST_54 : Operation 286 [22/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 286 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 287 [22/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 287 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.77>
ST_55 : Operation 288 [21/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 288 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 289 [21/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 289 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.77>
ST_56 : Operation 290 [20/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 290 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 291 [20/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 291 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.77>
ST_57 : Operation 292 [19/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 292 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 293 [19/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 293 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.77>
ST_58 : Operation 294 [18/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 294 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 295 [18/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 295 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 296 [17/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 296 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 297 [17/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 297 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.77>
ST_60 : Operation 298 [16/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 298 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 299 [16/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 299 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.77>
ST_61 : Operation 300 [15/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 300 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 301 [15/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 301 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.77>
ST_62 : Operation 302 [14/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 302 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 303 [14/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 303 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.77>
ST_63 : Operation 304 [13/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 304 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 305 [13/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 305 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.77>
ST_64 : Operation 306 [12/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 306 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 307 [12/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 307 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.77>
ST_65 : Operation 308 [11/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 308 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 309 [11/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 309 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.77>
ST_66 : Operation 310 [10/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 310 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 311 [10/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 311 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.77>
ST_67 : Operation 312 [9/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 312 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 313 [9/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 313 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.77>
ST_68 : Operation 314 [8/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 314 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 315 [8/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 315 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.77>
ST_69 : Operation 316 [7/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 316 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 317 [7/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 317 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.77>
ST_70 : Operation 318 [6/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 318 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 319 [6/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 319 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.77>
ST_71 : Operation 320 [5/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 320 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 321 [5/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 321 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.77>
ST_72 : Operation 322 [4/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 322 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 323 [4/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 323 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.77>
ST_73 : Operation 324 [3/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 324 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 325 [3/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 325 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.77>
ST_74 : Operation 326 [2/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 326 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 327 [2/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 327 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.53>
ST_75 : Operation 328 [1/31] (6.77ns)   --->   "%dc = ddiv i64 %sub, i64 %conv1" [./source/kp_502_7.cpp:19]   --->   Operation 328 'ddiv' 'dc' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 329 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 329 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 330 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 331 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %data_V"   --->   Operation 332 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_28" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 333 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (1.76ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 334 'add' 'add_ln513' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 335 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 335 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 336 [1/1] (1.76ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_28"   --->   Operation 336 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 337 [1/31] (6.77ns)   --->   "%dc_1 = ddiv i64 %add, i64 %conv1" [./source/kp_502_7.cpp:20]   --->   Operation 337 'ddiv' 'dc_1' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 338 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 338 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 339 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 340 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %data_V_1"   --->   Operation 341 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln513_1 = zext i11 %tmp_30" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 342 'zext' 'zext_ln513_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 343 [1/1] (1.76ns)   --->   "%add_ln513_1 = add i12 %zext_ln513_1, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 343 'add' 'add_ln513_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 344 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_1, i32 11"   --->   Operation 344 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 345 [1/1] (1.76ns)   --->   "%sub_ln1364_1 = sub i11 1023, i11 %tmp_30"   --->   Operation 345 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.77>
ST_76 : Operation 346 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0"   --->   Operation 346 'bitconcatenate' 'mantissa' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 347 'zext' 'zext_ln15' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 348 'sext' 'sext_ln1364' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00>
ST_76 : Operation 349 [1/1] (0.59ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 349 'select' 'ush' <Predicate = (!tmp_2)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 350 'sext' 'sext_ln1340' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 351 'zext' 'zext_ln1340' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 352 'lshr' 'r_V' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 353 'shl' 'r_V_1' <Predicate = (!tmp_2 & !isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 354 'bitselect' 'tmp_9' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00>
ST_76 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_9"   --->   Operation 355 'zext' 'zext_ln671' <Predicate = (!tmp_2 & isNeg)> <Delay = 0.00>
ST_76 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 356 'partselect' 'tmp_s' <Predicate = (!tmp_2 & !isNeg)> <Delay = 0.00>
ST_76 : Operation 357 [1/1] (3.47ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_s"   --->   Operation 357 'select' 'val' <Predicate = (!tmp_2)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 358 [1/1] (2.18ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 358 'sub' 'result_V_2' <Predicate = (!tmp_2 & p_Result_s)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 359 [1/1] (0.77ns)   --->   "%result_V_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 359 'select' 'result_V_12' <Predicate = (!tmp_2)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 360 [1/1] (0.00ns)   --->   "%X1_0_addr = getelementptr i32 %X1_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 360 'getelementptr' 'X1_0_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 361 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %result_V_12, i2 %X1_0_addr" [./source/kp_502_7.cpp:19]   --->   Operation 361 'store' 'store_ln19' <Predicate = (!tmp_2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_76 : Operation 362 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_31, i1 0"   --->   Operation 362 'bitconcatenate' 'mantissa_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 363 'zext' 'zext_ln15_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1364_1 = sext i11 %sub_ln1364_1"   --->   Operation 364 'sext' 'sext_ln1364_1' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 365 [1/1] (0.59ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1364_1, i12 %add_ln513_1"   --->   Operation 365 'select' 'ush_1' <Predicate = (!tmp_2)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1340_1 = sext i12 %ush_1"   --->   Operation 366 'sext' 'sext_ln1340_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1340_1 = zext i32 %sext_ln1340_1"   --->   Operation 367 'zext' 'zext_ln1340_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i137 %zext_ln15_1, i137 %zext_ln1340_1"   --->   Operation 368 'lshr' 'r_V_2' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i137 %zext_ln15_1, i137 %zext_ln1340_1"   --->   Operation 369 'shl' 'r_V_3' <Predicate = (!tmp_2 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53"   --->   Operation 370 'bitselect' 'tmp_14' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln671_1 = zext i1 %tmp_14"   --->   Operation 371 'zext' 'zext_ln671_1' <Predicate = (!tmp_2 & isNeg_1)> <Delay = 0.00>
ST_76 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_3, i32 53, i32 84"   --->   Operation 372 'partselect' 'tmp_4' <Predicate = (!tmp_2 & !isNeg_1)> <Delay = 0.00>
ST_76 : Operation 373 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln671_1, i32 %tmp_4"   --->   Operation 373 'select' 'val_1' <Predicate = (!tmp_2)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 374 [1/1] (2.18ns)   --->   "%result_V_5 = sub i32 0, i32 %val_1"   --->   Operation 374 'sub' 'result_V_5' <Predicate = (!tmp_2 & p_Result_1)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 375 [1/1] (0.77ns)   --->   "%result_V_13 = select i1 %p_Result_1, i32 %result_V_5, i32 %val_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 375 'select' 'result_V_13' <Predicate = (!tmp_2)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 376 [1/1] (0.00ns)   --->   "%X2_0_addr = getelementptr i32 %X2_0, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 376 'getelementptr' 'X2_0_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 377 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %result_V_13, i2 %X2_0_addr" [./source/kp_502_7.cpp:20]   --->   Operation 377 'store' 'store_ln20' <Predicate = (!tmp_2)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_76 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx8.110.case.1" [./source/kp_502_7.cpp:21]   --->   Operation 378 'br' 'br_ln21' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_76 : Operation 379 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:7]   --->   Operation 379 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 380 [2/2] (1.75ns)   --->   "%temp_B_1 = load i2 %B_1_addr" [./source/kp_502_7.cpp:7]   --->   Operation 380 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_76 : Operation 381 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:8]   --->   Operation 381 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 382 [2/2] (1.75ns)   --->   "%temp_A_1 = load i2 %A_1_addr" [./source/kp_502_7.cpp:8]   --->   Operation 382 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_76 : Operation 383 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 383 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 384 [2/2] (1.75ns)   --->   "%C_1_load = load i2 %C_1_addr" [./source/kp_502_7.cpp:11]   --->   Operation 384 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 77 <SV = 76> <Delay = 8.63>
ST_77 : Operation 385 [1/2] (1.75ns)   --->   "%temp_B_1 = load i2 %B_1_addr" [./source/kp_502_7.cpp:7]   --->   Operation 385 'load' 'temp_B_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_77 : Operation 386 [1/2] (1.75ns)   --->   "%temp_A_1 = load i2 %A_1_addr" [./source/kp_502_7.cpp:8]   --->   Operation 386 'load' 'temp_A_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_77 : Operation 387 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %temp_B_1, i32 %temp_B_1" [./source/kp_502_7.cpp:11]   --->   Operation 387 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 388 [1/2] (1.75ns)   --->   "%C_1_load = load i2 %C_1_addr" [./source/kp_502_7.cpp:11]   --->   Operation 388 'load' 'C_1_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_77 : Operation 389 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_A_1, i32 %C_1_load" [./source/kp_502_7.cpp:11]   --->   Operation 389 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.93>
ST_78 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node temp_D_1)   --->   "%shl_ln11_1 = shl i32 %mul_ln11_3, i32 2" [./source/kp_502_7.cpp:11]   --->   Operation 390 'shl' 'shl_ln11_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 391 [1/1] (2.18ns) (out node of the LUT)   --->   "%temp_D_1 = sub i32 %mul_ln11_2, i32 %shl_ln11_1" [./source/kp_502_7.cpp:11]   --->   Operation 391 'sub' 'temp_D_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 392 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:11]   --->   Operation 392 'getelementptr' 'D_1_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 393 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %temp_D_1, i2 %D_1_addr" [./source/kp_502_7.cpp:11]   --->   Operation 393 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_78 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp_D_1, i32 31" [./source/kp_502_7.cpp:14]   --->   Operation 394 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_15, void %arrayidx17.111.case.1, void %arrayidx8.110.case.1._crit_edge" [./source/kp_502_7.cpp:14]   --->   Operation 395 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 79 <SV = 78> <Delay = 7.36>
ST_79 : Operation 396 [5/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 396 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.36>
ST_80 : Operation 397 [4/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 397 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.36>
ST_81 : Operation 398 [3/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 398 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.36>
ST_82 : Operation 399 [2/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 399 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.36>
ST_83 : Operation 400 [1/5] (7.36ns)   --->   "%conv_i2 = sitodp i32 %temp_D_1" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 400 'sitodp' 'conv_i2' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.62>
ST_84 : Operation 401 [30/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 401 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.62>
ST_85 : Operation 402 [29/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 402 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.62>
ST_86 : Operation 403 [28/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 403 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.62>
ST_87 : Operation 404 [27/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 404 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.62>
ST_88 : Operation 405 [26/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 405 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.62>
ST_89 : Operation 406 [25/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 406 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.62>
ST_90 : Operation 407 [24/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 407 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.62>
ST_91 : Operation 408 [23/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 408 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.62>
ST_92 : Operation 409 [22/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 409 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.62>
ST_93 : Operation 410 [21/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 410 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.62>
ST_94 : Operation 411 [20/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 411 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.62>
ST_95 : Operation 412 [19/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 412 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.62>
ST_96 : Operation 413 [18/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 413 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.62>
ST_97 : Operation 414 [17/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 414 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.62>
ST_98 : Operation 415 [16/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 415 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.62>
ST_99 : Operation 416 [15/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 416 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.62>
ST_100 : Operation 417 [14/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 417 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.62>
ST_101 : Operation 418 [13/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 418 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.62>
ST_102 : Operation 419 [12/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 419 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.62>
ST_103 : Operation 420 [11/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 420 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.62>
ST_104 : Operation 421 [10/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 421 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.62>
ST_105 : Operation 422 [9/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 422 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.62>
ST_106 : Operation 423 [8/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 423 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.62>
ST_107 : Operation 424 [7/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 424 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.62>
ST_108 : Operation 425 [6/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 425 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.62>
ST_109 : Operation 426 [5/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 426 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 427 [5/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 427 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.62>
ST_110 : Operation 428 [4/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 428 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 429 [4/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 429 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.62>
ST_111 : Operation 430 [3/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 430 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 431 [3/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 431 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.62>
ST_112 : Operation 432 [2/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 432 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 433 [2/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 433 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.62>
ST_113 : Operation 434 [1/5] (7.36ns)   --->   "%conv_1 = sitodp i32 %temp_B_1" [./source/kp_502_7.cpp:19]   --->   Operation 434 'sitodp' 'conv_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 435 [1/30] (7.62ns)   --->   "%tmp_7 = dsqrt i64 @llvm.sqrt.f64, i64 %conv_i2" [G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499]   --->   Operation 435 'dsqrt' 'tmp_7' <Predicate = true> <Delay = 7.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 29> <II = 1> <Delay = 7.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.36>
ST_114 : Operation 436 [5/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 436 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln19_1 = shl i32 %temp_A_1, i32 1" [./source/kp_502_7.cpp:19]   --->   Operation 437 'shl' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 438 [5/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 438 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 439 [5/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 439 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.36>
ST_115 : Operation 440 [4/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 440 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 441 [4/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 441 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 442 [4/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 442 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.36>
ST_116 : Operation 443 [3/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 443 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 444 [3/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 444 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 445 [3/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 445 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.36>
ST_117 : Operation 446 [2/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 446 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 447 [2/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 447 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 448 [2/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 448 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.36>
ST_118 : Operation 449 [1/5] (7.05ns)   --->   "%sub12_1 = dsub i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:19]   --->   Operation 449 'dsub' 'sub12_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 450 [1/5] (7.36ns)   --->   "%conv14_1 = sitodp i32 %shl_ln19_1" [./source/kp_502_7.cpp:19]   --->   Operation 450 'sitodp' 'conv14_1' <Predicate = true> <Delay = 7.36> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 7.36> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 451 [1/5] (7.05ns)   --->   "%add_1 = dadd i64 %conv_1, i64 %tmp_7" [./source/kp_502_7.cpp:20]   --->   Operation 451 'dadd' 'add_1' <Predicate = true> <Delay = 7.05> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.77>
ST_119 : Operation 452 [31/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 452 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 453 [31/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 453 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.77>
ST_120 : Operation 454 [30/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 454 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 455 [30/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 455 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.77>
ST_121 : Operation 456 [29/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 456 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 457 [29/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 457 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.77>
ST_122 : Operation 458 [28/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 458 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 459 [28/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 459 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.77>
ST_123 : Operation 460 [27/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 460 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 461 [27/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 461 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.77>
ST_124 : Operation 462 [26/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 462 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 463 [26/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 463 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.77>
ST_125 : Operation 464 [25/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 464 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 465 [25/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 465 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.77>
ST_126 : Operation 466 [24/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 466 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 467 [24/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 467 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.77>
ST_127 : Operation 468 [23/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 468 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 469 [23/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 469 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.77>
ST_128 : Operation 470 [22/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 470 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 471 [22/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 471 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.77>
ST_129 : Operation 472 [21/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 472 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 473 [21/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 473 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.77>
ST_130 : Operation 474 [20/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 474 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 475 [20/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 475 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.77>
ST_131 : Operation 476 [19/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 476 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 477 [19/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 477 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.77>
ST_132 : Operation 478 [18/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 478 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 479 [18/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 479 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.77>
ST_133 : Operation 480 [17/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 480 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 481 [17/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 481 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.77>
ST_134 : Operation 482 [16/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 482 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 483 [16/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 483 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 6.77>
ST_135 : Operation 484 [15/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 484 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 485 [15/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 485 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.77>
ST_136 : Operation 486 [14/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 486 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 487 [14/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 487 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 6.77>
ST_137 : Operation 488 [13/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 488 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 489 [13/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 489 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.77>
ST_138 : Operation 490 [12/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 490 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 491 [12/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 491 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 6.77>
ST_139 : Operation 492 [11/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 492 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 493 [11/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 493 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 6.77>
ST_140 : Operation 494 [10/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 494 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 495 [10/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 495 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 6.77>
ST_141 : Operation 496 [9/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 496 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 497 [9/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 497 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.77>
ST_142 : Operation 498 [8/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 498 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 499 [8/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 499 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 6.77>
ST_143 : Operation 500 [7/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 500 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 501 [7/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 501 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 6.77>
ST_144 : Operation 502 [6/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 502 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 503 [6/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 503 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 6.77>
ST_145 : Operation 504 [5/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 504 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 505 [5/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 505 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.77>
ST_146 : Operation 506 [4/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 506 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 507 [4/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 507 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 6.77>
ST_147 : Operation 508 [3/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 508 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 509 [3/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 509 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 6.77>
ST_148 : Operation 510 [2/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 510 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 511 [2/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 511 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 8.53>
ST_149 : Operation 512 [1/31] (6.77ns)   --->   "%dc_2 = ddiv i64 %sub12_1, i64 %conv14_1" [./source/kp_502_7.cpp:19]   --->   Operation 512 'ddiv' 'dc_2' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 513 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 513 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 514 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 514 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 515 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %data_V_2"   --->   Operation 516 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln513_2 = zext i11 %tmp_32" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 517 'zext' 'zext_ln513_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 518 [1/1] (1.76ns)   --->   "%add_ln513_2 = add i12 %zext_ln513_2, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 518 'add' 'add_ln513_2' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 519 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_2, i32 11"   --->   Operation 519 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 520 [1/1] (1.76ns)   --->   "%sub_ln1364_2 = sub i11 1023, i11 %tmp_32"   --->   Operation 520 'sub' 'sub_ln1364_2' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 521 [1/31] (6.77ns)   --->   "%dc_3 = ddiv i64 %add_1, i64 %conv14_1" [./source/kp_502_7.cpp:20]   --->   Operation 521 'ddiv' 'dc_3' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 522 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 522 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 523 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_3, i32 63"   --->   Operation 523 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 524 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i64 %data_V_3"   --->   Operation 525 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln513_3 = zext i11 %tmp_34" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 526 'zext' 'zext_ln513_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 527 [1/1] (1.76ns)   --->   "%add_ln513_3 = add i12 %zext_ln513_3, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 527 'add' 'add_ln513_3' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 528 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513_3, i32 11"   --->   Operation 528 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 529 [1/1] (1.76ns)   --->   "%sub_ln1364_3 = sub i11 1023, i11 %tmp_34"   --->   Operation 529 'sub' 'sub_ln1364_3' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 8.77>
ST_150 : Operation 530 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_33, i1 0"   --->   Operation 530 'bitconcatenate' 'mantissa_2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 531 'zext' 'zext_ln15_2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1364_2 = sext i11 %sub_ln1364_2"   --->   Operation 532 'sext' 'sext_ln1364_2' <Predicate = (!tmp_15 & isNeg_2)> <Delay = 0.00>
ST_150 : Operation 533 [1/1] (0.59ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1364_2, i12 %add_ln513_2"   --->   Operation 533 'select' 'ush_2' <Predicate = (!tmp_15)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1340_2 = sext i12 %ush_2"   --->   Operation 534 'sext' 'sext_ln1340_2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln1340_2 = zext i32 %sext_ln1340_2"   --->   Operation 535 'zext' 'zext_ln1340_2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i137 %zext_ln15_2, i137 %zext_ln1340_2"   --->   Operation 536 'lshr' 'r_V_4' <Predicate = (!tmp_15 & isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i137 %zext_ln15_2, i137 %zext_ln1340_2"   --->   Operation 537 'shl' 'r_V_5' <Predicate = (!tmp_15 & !isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_4, i32 53"   --->   Operation 538 'bitselect' 'tmp_21' <Predicate = (!tmp_15 & isNeg_2)> <Delay = 0.00>
ST_150 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln671_2 = zext i1 %tmp_21"   --->   Operation 539 'zext' 'zext_ln671_2' <Predicate = (!tmp_15 & isNeg_2)> <Delay = 0.00>
ST_150 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_5, i32 53, i32 84"   --->   Operation 540 'partselect' 'tmp_6' <Predicate = (!tmp_15 & !isNeg_2)> <Delay = 0.00>
ST_150 : Operation 541 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln671_2, i32 %tmp_6"   --->   Operation 541 'select' 'val_2' <Predicate = (!tmp_15)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 542 [1/1] (2.18ns)   --->   "%result_V_9 = sub i32 0, i32 %val_2"   --->   Operation 542 'sub' 'result_V_9' <Predicate = (!tmp_15 & p_Result_2)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 543 [1/1] (0.77ns)   --->   "%result_V_14 = select i1 %p_Result_2, i32 %result_V_9, i32 %val_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 543 'select' 'result_V_14' <Predicate = (!tmp_15)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 544 [1/1] (0.00ns)   --->   "%X1_1_addr = getelementptr i32 %X1_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:19]   --->   Operation 544 'getelementptr' 'X1_1_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 545 [1/1] (1.75ns)   --->   "%store_ln19 = store i32 %result_V_14, i2 %X1_1_addr" [./source/kp_502_7.cpp:19]   --->   Operation 545 'store' 'store_ln19' <Predicate = (!tmp_15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_150 : Operation 546 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_35, i1 0"   --->   Operation 546 'bitconcatenate' 'mantissa_3' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 547 'zext' 'zext_ln15_3' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1364_3 = sext i11 %sub_ln1364_3"   --->   Operation 548 'sext' 'sext_ln1364_3' <Predicate = (!tmp_15 & isNeg_3)> <Delay = 0.00>
ST_150 : Operation 549 [1/1] (0.59ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1364_3, i12 %add_ln513_3"   --->   Operation 549 'select' 'ush_3' <Predicate = (!tmp_15)> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1340_3 = sext i12 %ush_3"   --->   Operation 550 'sext' 'sext_ln1340_3' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1340_3 = zext i32 %sext_ln1340_3"   --->   Operation 551 'zext' 'zext_ln1340_3' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_6 = lshr i137 %zext_ln15_3, i137 %zext_ln1340_3"   --->   Operation 552 'lshr' 'r_V_6' <Predicate = (!tmp_15 & isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = shl i137 %zext_ln15_3, i137 %zext_ln1340_3"   --->   Operation 553 'shl' 'r_V_7' <Predicate = (!tmp_15 & !isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_6, i32 53"   --->   Operation 554 'bitselect' 'tmp_27' <Predicate = (!tmp_15 & isNeg_3)> <Delay = 0.00>
ST_150 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln671_3 = zext i1 %tmp_27"   --->   Operation 555 'zext' 'zext_ln671_3' <Predicate = (!tmp_15 & isNeg_3)> <Delay = 0.00>
ST_150 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_7, i32 53, i32 84"   --->   Operation 556 'partselect' 'tmp_10' <Predicate = (!tmp_15 & !isNeg_3)> <Delay = 0.00>
ST_150 : Operation 557 [1/1] (3.47ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln671_3, i32 %tmp_10"   --->   Operation 557 'select' 'val_3' <Predicate = (!tmp_15)> <Delay = 3.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 558 [1/1] (2.18ns)   --->   "%result_V_10 = sub i32 0, i32 %val_3"   --->   Operation 558 'sub' 'result_V_10' <Predicate = (!tmp_15 & p_Result_3)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 559 [1/1] (0.77ns)   --->   "%result_V = select i1 %p_Result_3, i32 %result_V_10, i32 %val_3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 559 'select' 'result_V' <Predicate = (!tmp_15)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 560 [1/1] (0.00ns)   --->   "%X2_1_addr = getelementptr i32 %X2_1, i64 0, i64 %zext_ln7" [./source/kp_502_7.cpp:20]   --->   Operation 560 'getelementptr' 'X2_1_addr' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 561 [1/1] (1.75ns)   --->   "%store_ln20 = store i32 %result_V, i2 %X2_1_addr" [./source/kp_502_7.cpp:20]   --->   Operation 561 'store' 'store_ln20' <Predicate = (!tmp_15)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_150 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln21 = br void %arrayidx8.110.case.1._crit_edge" [./source/kp_502_7.cpp:21]   --->   Operation 562 'br' 'br_ln21' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_150 : Operation 563 [1/1] (1.49ns)   --->   "%add_ln6 = add i4 %i_1, i4 2" [./source/kp_502_7.cpp:6]   --->   Operation 563 'add' 'add_ln6' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 564 [1/1] (1.32ns)   --->   "%store_ln6 = store i4 %add_ln6, i4 %i" [./source/kp_502_7.cpp:6]   --->   Operation 564 'store' 'store_ln6' <Predicate = true> <Delay = 1.32>
ST_150 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx84.case.0"   --->   Operation 565 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'store' operation ('store_ln6', ./source/kp_502_7.cpp:6) of constant 0 on local variable 'i' [47]  (1.32 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('i', ./source/kp_502_7.cpp:6) on local variable 'i' [50]  (0 ns)
	'getelementptr' operation ('B_0_addr', ./source/kp_502_7.cpp:7) [58]  (0 ns)
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_0' [59]  (1.75 ns)

 <State 3>: 8.63ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_0' [59]  (1.75 ns)
	'mul' operation ('mul_ln11', ./source/kp_502_7.cpp:11) [62]  (6.88 ns)

 <State 4>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln11', ./source/kp_502_7.cpp:11) [66]  (0 ns)
	'sub' operation ('temp_D', ./source/kp_502_7.cpp:11) [67]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_7.cpp:11) of variable 'temp_D', ./source/kp_502_7.cpp:11 on array 'D_0' [69]  (1.75 ns)

 <State 5>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [74]  (7.37 ns)

 <State 6>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [74]  (7.37 ns)

 <State 7>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [74]  (7.37 ns)

 <State 8>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [74]  (7.37 ns)

 <State 9>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [74]  (7.37 ns)

 <State 10>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 11>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 12>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 13>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 14>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 15>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 16>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 17>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 18>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 19>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 20>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 21>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 22>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 23>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 24>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 25>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 26>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 27>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 28>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 29>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 30>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 31>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 32>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 33>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 34>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 35>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 36>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 37>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 38>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 39>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_1', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [75]  (7.62 ns)

 <State 40>: 7.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln19', ./source/kp_502_7.cpp:19) [77]  (0 ns)
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [78]  (7.37 ns)

 <State 41>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [78]  (7.37 ns)

 <State 42>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [78]  (7.37 ns)

 <State 43>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [78]  (7.37 ns)

 <State 44>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv1', ./source/kp_502_7.cpp:19) [78]  (7.37 ns)

 <State 45>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 46>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 47>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 48>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 49>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 50>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 51>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 52>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 53>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 54>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 55>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 56>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 57>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 58>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 59>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 60>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 61>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 62>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 63>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 64>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 65>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 66>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 67>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 68>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 69>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 70>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 71>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 72>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 73>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 74>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)

 <State 75>: 8.53ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [79]  (6.77 ns)
	'add' operation ('sh', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513) [87]  (1.76 ns)

 <State 76>: 8.78ns
The critical path consists of the following:
	'select' operation ('ush') [91]  (0.596 ns)
	'shl' operation ('r.V') [95]  (0 ns)
	'select' operation ('val') [99]  (3.47 ns)
	'sub' operation ('result.V') [100]  (2.18 ns)
	'select' operation ('result.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [101]  (0.773 ns)
	'store' operation ('store_ln19', ./source/kp_502_7.cpp:19) of variable 'result.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on array 'X1_0' [103]  (1.75 ns)

 <State 77>: 8.63ns
The critical path consists of the following:
	'load' operation ('temp_B', ./source/kp_502_7.cpp:7) on array 'B_1' [133]  (1.75 ns)
	'mul' operation ('mul_ln11_2', ./source/kp_502_7.cpp:11) [136]  (6.88 ns)

 <State 78>: 3.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_1', ./source/kp_502_7.cpp:11) [140]  (0 ns)
	'sub' operation ('temp_D', ./source/kp_502_7.cpp:11) [141]  (2.18 ns)
	'store' operation ('store_ln11', ./source/kp_502_7.cpp:11) of variable 'temp_D', ./source/kp_502_7.cpp:11 on array 'D_1' [143]  (1.75 ns)

 <State 79>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [148]  (7.37 ns)

 <State 80>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [148]  (7.37 ns)

 <State 81>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [148]  (7.37 ns)

 <State 82>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [148]  (7.37 ns)

 <State 83>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv_i2', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [148]  (7.37 ns)

 <State 84>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 85>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 86>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 87>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 88>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 89>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 90>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 91>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 92>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 93>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 94>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 95>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 96>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 97>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 98>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 99>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 100>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 101>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 102>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 103>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 104>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 105>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 106>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 107>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 108>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 109>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 110>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 111>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 112>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 113>: 7.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_7', G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499) [149]  (7.62 ns)

 <State 114>: 7.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln19_1', ./source/kp_502_7.cpp:19) [151]  (0 ns)
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [152]  (7.37 ns)

 <State 115>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [152]  (7.37 ns)

 <State 116>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [152]  (7.37 ns)

 <State 117>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [152]  (7.37 ns)

 <State 118>: 7.37ns
The critical path consists of the following:
	'sitodp' operation ('conv14_1', ./source/kp_502_7.cpp:19) [152]  (7.37 ns)

 <State 119>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 120>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 121>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 122>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 123>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 124>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 125>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 126>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 127>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 128>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 129>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 130>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 131>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 132>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 133>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 134>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 135>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 136>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 137>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 138>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 139>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 140>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 141>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 142>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 143>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 144>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 145>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 146>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 147>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 148>: 6.77ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)

 <State 149>: 8.53ns
The critical path consists of the following:
	'ddiv' operation ('x', ./source/kp_502_7.cpp:19) [153]  (6.77 ns)
	'add' operation ('sh', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513) [161]  (1.76 ns)

 <State 150>: 8.78ns
The critical path consists of the following:
	'select' operation ('ush') [165]  (0.596 ns)
	'shl' operation ('r.V') [169]  (0 ns)
	'select' operation ('val') [173]  (3.47 ns)
	'sub' operation ('result.V') [174]  (2.18 ns)
	'select' operation ('result.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [175]  (0.773 ns)
	'store' operation ('store_ln19', ./source/kp_502_7.cpp:19) of variable 'result.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on array 'X1_1' [177]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
