
miv-rv32im-freertos-port-test.elf:     file format elf32-littleriscv
miv-rv32im-freertos-port-test.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000000

Program Header:
    LOAD off    0x00001000 vaddr 0x80000000 paddr 0x80000000 align 2**12
         filesz 0x00002ce0 memsz 0x0003be30 flags rwx

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .text          00002be0  80000000  80000000  00001000  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .sdata         00000020  80002be0  80002be0  00003be0  2**4  CONTENTS, ALLOC, LOAD, DATA
  2 .data          000000e0  80002c00  80002c00  00003c00  2**4  CONTENTS, ALLOC, LOAD, DATA
  3 .sbss          00000070  80002ce0  80002ce0  00003ce0  2**4  ALLOC
  4 .bss           000190e0  80002d50  80002d50  00003ce0  2**4  ALLOC
  5 .heap          00010000  8001be30  8001be30  00003ce0  2**4  ALLOC
  6 .stack         00010000  8002be30  8002be30  00003ce0  2**4  ALLOC
  7 .debug_line    00007476  00000000  00000000  00003ce0  2**0  CONTENTS, READONLY, DEBUGGING
  8 .debug_info    000098dd  00000000  00000000  0000b156  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev  00001ca2  00000000  00000000  00014a33  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000680  00000000  00000000  000166d8  2**3  CONTENTS, READONLY, DEBUGGING
 11 .debug_str     00011d14  00000000  00000000  00016d58  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges  00000590  00000000  00000000  00028a6c  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro   00004cad  00000000  00000000  00028ffc  2**0  CONTENTS, READONLY, DEBUGGING
 14 .comment       00000039  00000000  00000000  0002dca9  2**0  CONTENTS, READONLY
 15 .debug_frame   00001740  00000000  00000000  0002dce4  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000000 l    d  .text	00000000 .text
80002be0 l    d  .sdata	00000000 .sdata
80002c00 l    d  .data	00000000 .data
80002ce0 l    d  .sbss	00000000 .sbss
80002d50 l    d  .bss	00000000 .bss
8001be30 l    d  .heap	00000000 .heap
8002be30 l    d  .stack	00000000 .stack
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./riscv_hal/entry.o
8000000c l       .text	00000000 handle_reset
80000004 l       .text	00000000 nmi_vector
80000008 l       .text	00000000 trap_vector
80000030 l       .text	00000000 trap_entry
00000000 l    df *ABS*	00000000 init.c
80000160 l     F .text	00000050 zero_section
00000000 l    df *ABS*	00000000 riscv_hal.c
80000238 l     F .text	000000b8 PLIC_DisableIRQ
800002f0 l     F .text	00000044 PLIC_ClaimIRQ
80000334 l     F .text	0000004c PLIC_CompleteIRQ
80002ce0 l     O .sbss	00000008 g_systick_increment
00000000 l    df *ABS*	00000000 riscv_hal_stubs.c
00000000 l    df *ABS*	00000000 syscall.c
80002ce8 l     O .sbss	00000008 g_stdio_uart
80002cf0 l     O .sbss	00000004 g_stdio_uart_init_done
80000b40 l     F .text	00000030 stub
00000000 l    df *ABS*	00000000 core_uart_apb.c
00000000 l    df *ABS*	00000000 heap_2.c
80002d50 l     O .bss	00019000 ucHeap
80002cf4 l     O .sbss	00000008 xStart
80002cfc l     O .sbss	00000008 xEnd
80002be0 l     O .sdata	00000004 xFreeBytesRemaining
80002d04 l     O .sbss	00000004 xHeapHasBeenInitialised.2777
80001254 l     F .text	00000074 prvHeapInit
00000000 l    df *ABS*	00000000 port.c
800012c8 l     F .text	0000004c raise_soft_interrupt
80002be4 l     O .sdata	00000004 uxCriticalNesting
80002be8 l     O .sdata	00000004 mtime
80002bec l     O .sdata	00000004 mtimecmp
80001388 l     F .text	000000cc prvSetNextTimerInterrupt
80001520 l     F .text	0000002c prvTaskExitError
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 string.c
00000000 l    df *ABS*	00000000 tasks.c
8001bd50 l     O .bss	00000064 pxReadyTasksLists
8001bdb4 l     O .bss	00000014 xDelayedTaskList1
8001bdc8 l     O .bss	00000014 xDelayedTaskList2
80002d10 l     O .sbss	00000004 pxDelayedTaskList
80002d14 l     O .sbss	00000004 pxOverflowDelayedTaskList
8001bddc l     O .bss	00000014 xPendingReadyList
8001bdf0 l     O .bss	00000014 xTasksWaitingTermination
80002d18 l     O .sbss	00000004 uxTasksDeleted
8001be04 l     O .bss	00000014 xSuspendedTaskList
80002d1c l     O .sbss	00000004 uxCurrentNumberOfTasks
80002d20 l     O .sbss	00000004 xTickCount
80002d24 l     O .sbss	00000004 uxTopReadyPriority
80002d28 l     O .sbss	00000004 xSchedulerRunning
80002d2c l     O .sbss	00000004 uxPendedTicks
80002d30 l     O .sbss	00000004 xYieldPending
80002d34 l     O .sbss	00000004 xNumOfOverflows
80002d38 l     O .sbss	00000004 uxTaskNumber
80002d3c l     O .sbss	00000004 xNextTaskUnblockTime
80002d40 l     O .sbss	00000004 uxSchedulerSuspended
80002690 l     F .text	000000c0 prvAllocateTCBAndStack
80002370 l     F .text	00000138 prvInitialiseTCBVariables
800024a8 l     F .text	000000c0 prvInitialiseTaskLists
80002790 l     F .text	00000060 prvResetNextTaskUnblockTime
80002608 l     F .text	00000088 prvAddCurrentTaskToDelayedList
8000233c l     F .text	00000034 prvIdleTask
80002568 l     F .text	000000a0 prvCheckTasksWaitingTermination
80002750 l     F .text	00000040 prvDeleteTCB
00000000 l    df *ABS*	00000000 main.c
800027f0 l     F .text	000000d0 PLIC_init
800029e8 l     F .text	00000034 vUartTestTask1
80002a1c l     F .text	00000034 vUartTestTask2
00000000 l    df *ABS*	00000000 syswrite.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 impure.c
80002c80 l     O .data	00000060 impure_data
80001348 g     F .text	00000040 vPortExitCritical
00010000 g       *ABS*	00000000 STACK_SIZE
80000718  w    F .text	00000020 External_11_IRQHandler
800033e0 g       .sdata	00000000 __global_pointer$
80002c00 g       *ABS*	00000000 __data_load
800015e0 g     F .text	000000cc SysTick_Handler
80000658  w    F .text	00000020 External_5_IRQHandler
80000d20 g       .text	00000000 HW_get_8bit_reg_field
80002d0c g     O .sbss	00000004 pxCurrentTCB
80002ce0 g       .sbss	00000000 __sbss_start
800028c0 g     F .text	0000002c Chronos_init
8001be18 g     O .bss	00000004 errno
80000c58 g       .text	00000000 HW_set_32bit_reg
80000838  w    F .text	00000020 External_20_IRQHandler
800016ac g     F .text	00000044 xPortStartScheduler
80000380 g     F .text	00000024 __enable_irq
80001bac g     F .text	0000021c xTaskGenericCreate
80002be0 g       .sdata	00000000 __sdata_start
80001188 g     F .text	000000cc vPortFree
8001be1c g     O .bss	00000008 g_uart
80000cf8 g       .text	00000000 HW_set_8bit_reg_field
800008f8  w    F .text	00000020 External_26_IRQHandler
800004ec g     F .text	000000cc handle_trap
80001880 g     F .text	00000088 vListInsertEnd
00080000 g       *ABS*	00000000 RAM_SIZE
800006f8  w    F .text	00000020 External_10_IRQHandler
80001858 g     F .text	00000028 vListInitialiseItem
80000978  w    F .text	00000020 External_30_IRQHandler
800007d8  w    F .text	00000020 External_17_IRQHandler
8002be30 g       .heap	00000000 _heap_end
80000af0 g     F .text	00000050 _isatty
8001be30 g       .bss	00000000 __bss_end
80000fac g     F .text	000001dc pvPortMalloc
800001b0 g     F .text	0000006c _init
800017f4 g     F .text	00000064 vListInitialise
80000ce8 g       .text	00000000 HW_set_8bit_reg
80000cf0 g       .text	00000000 HW_get_8bit_reg
80002d50 g       .sbss	00000000 __sbss_end
80000c68 g       .text	00000000 HW_set_32bit_reg_field
80002a50 g     F .text	00000018 write
800029b8 g     F .text	00000014 vApplicationMallocFailedHook
800008d8  w    F .text	00000020 External_25_IRQHandler
8003be30 g       .stack	00000000 __stack_top
80000958  w    F .text	00000020 External_29_IRQHandler
80000efc g     F .text	000000b0 UART_polled_tx_string
800009b8 g     F .text	000000e8 write_hex
80000758  w    F .text	00000020 External_13_IRQHandler
800005f8  w    F .text	00000020 External_2_IRQHandler
00010000 g       *ABS*	00000000 HEAP_SIZE
80000738  w    F .text	00000020 External_12_IRQHandler
80000e48 g     F .text	000000b4 UART_send
80000000 g       .text	00000000 _start
80001edc g     F .text	00000028 vTaskSuspendAll
800003a4 g     F .text	000000a8 handle_m_timer_interrupt
800019dc g     F .text	00000098 uxListRemove
80002be0 g       *ABS*	00000000 __sdata_load
80002ce0 g       .data	00000000 __data_end
80002250 g     F .text	000000ec vTaskSwitchContext
800007f8  w    F .text	00000020 External_18_IRQHandler
80000c90 g       .text	00000000 HW_get_32bit_reg_field
80000878  w    F .text	00000020 External_22_IRQHandler
80000798  w    F .text	00000020 External_15_IRQHandler
800017cc g     F .text	00000028 vPortYield
80000000 g       *ABS*	00000000 RAM_START_ADDRESS
80002d50 g       .bss	00000000 __bss_start
800007b8  w    F .text	00000020 External_16_IRQHandler
80001a74 g     F .text	000000e8 memset
800028ec g     F .text	000000cc main
80001908 g     F .text	000000d4 vListInsert
80000938  w    F .text	00000020 External_28_IRQHandler
80000ca8 g       .text	00000000 HW_get_16bit_reg
80002c00 g       .sdata	00000000 __sdata_end
8002be30 g       .heap	00000000 __heap_end
80000778  w    F .text	00000020 External_14_IRQHandler
8000021c g     F .text	0000001c _fini
80001f04 g     F .text	00000160 xTaskResumeAll
80001e4c g     F .text	00000090 vTaskStartScheduler
80002c00 g     O .data	00000080 ext_irq_handler_table
80002a68 g     F .text	00000054 _write_r
80000cb0 g       .text	00000000 HW_set_16bit_reg_field
80002bf0 g     O .sdata	00000004 myAddress
80002bf4 g     O .sdata	00000004 _impure_ptr
8002be30 g       .stack	00000000 __stack_bottom
800016f0 g     F .text	000000dc Software_IRQHandler
80000918  w    F .text	00000020 External_27_IRQHandler
800006b8  w    F .text	00000020 External_8_IRQHandler
800006d8  w    F .text	00000020 External_9_IRQHandler
8001be30 g       .heap	00000000 __heap_start
800005b8  w    F .text	00000020 Invalid_IRQHandler
80000618  w    F .text	00000020 External_3_IRQHandler
80002064 g     F .text	000001ec xTaskIncrementTick
80002d08 g     O .sbss	00000004 g_startscheduler
80000818  w    F .text	00000020 External_19_IRQHandler
80000b70 g     F .text	000000e8 _write
8001be30 g       .bss	00000000 _end
80001454 g     F .text	000000cc vPortSetupTimer
80001dc8 g     F .text	00000084 vTaskDelay
80000d30 g     F .text	00000118 UART_init
80000c60 g       .text	00000000 HW_get_32bit_reg
80000aa0 g     F .text	00000050 _exit
80000ca0 g       .text	00000000 HW_set_16bit_reg
80001b5c g     F .text	00000050 strlen
8000154c g     F .text	00000094 pxPortInitialiseStack
800005d8  w    F .text	00000020 External_1_IRQHandler
80000678  w    F .text	00000020 External_6_IRQHandler
80000998  w    F .text	00000020 External_31_IRQHandler
80001314 g     F .text	00000034 vPortEnterCritical
80002c00 g       .data	00000000 __data_start
80000858  w    F .text	00000020 External_21_IRQHandler
800004bc g     F .text	00000030 handle_m_soft_interrupt
8000044c g     F .text	00000070 handle_m_ext_interrupt
80000cd8 g       .text	00000000 HW_get_16bit_reg_field
80000898  w    F .text	00000020 External_23_IRQHandler
800008b8  w    F .text	00000020 External_24_IRQHandler
80000638  w    F .text	00000020 External_4_IRQHandler
80000698  w    F .text	00000020 External_7_IRQHandler
800029cc g     F .text	0000001c vApplicationIdleHook



Disassembly of section .text:

80000000 <_start>:
_start():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:30

  .section      .text.entry
  .globl _start

_start:
  j handle_reset
80000000:	00c0006f          	j	8000000c <handle_reset>

80000004 <nmi_vector>:
nmi_vector():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:33

nmi_vector:
  j nmi_vector
80000004:	0000006f          	j	80000004 <nmi_vector>

80000008 <trap_vector>:
trap_vector():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:36

trap_vector:
  j trap_entry
80000008:	0280006f          	j	80000030 <trap_entry>

8000000c <handle_reset>:
handle_reset():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:39

handle_reset:
  la t0, trap_entry
8000000c:	00000297          	auipc	t0,0x0
80000010:	02428293          	addi	t0,t0,36 # 80000030 <trap_entry>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:40
  csrw mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:41
  csrwi mstatus, 0
80000018:	30005073          	csrwi	mstatus,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:42
  csrwi mie, 0
8000001c:	30405073          	csrwi	mie,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:60
  lui t0, 0x0
  fscsr t0
#endif

  # initialize global pointer
  la gp, __global_pointer$
80000020:	00018193          	mv	gp,gp
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:63

  # initialize stack pointer
  la sp, __stack_top
80000024:	0003c117          	auipc	sp,0x3c
80000028:	e0c10113          	addi	sp,sp,-500 # 8003be30 <__stack_top>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:66

  # perform the rest of initialization in C
  j _init
8000002c:	1840006f          	j	800001b0 <_init>

80000030 <trap_entry>:
trap_entry():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:70


trap_entry:
  addi sp, sp, -32*REGBYTES
80000030:	f8010113          	addi	sp,sp,-128
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:72

  SREG x1, 0 * REGBYTES(sp)
80000034:	00112023          	sw	ra,0(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:73
  SREG x2, 1 * REGBYTES(sp)
80000038:	00212223          	sw	sp,4(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:74
  SREG x3, 2 * REGBYTES(sp)
8000003c:	00312423          	sw	gp,8(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:75
  SREG x4, 3 * REGBYTES(sp)
80000040:	00412623          	sw	tp,12(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:76
  SREG x5, 4 * REGBYTES(sp)
80000044:	00512823          	sw	t0,16(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:77
  SREG x6, 5 * REGBYTES(sp)
80000048:	00612a23          	sw	t1,20(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:78
  SREG x7, 6 * REGBYTES(sp)
8000004c:	00712c23          	sw	t2,24(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:79
  SREG x8, 7 * REGBYTES(sp)
80000050:	00812e23          	sw	s0,28(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:80
  SREG x9, 8 * REGBYTES(sp)
80000054:	02912023          	sw	s1,32(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:81
  SREG x10, 9 * REGBYTES(sp)
80000058:	02a12223          	sw	a0,36(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:82
  SREG x11, 10 * REGBYTES(sp)
8000005c:	02b12423          	sw	a1,40(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:83
  SREG x12, 11 * REGBYTES(sp)
80000060:	02c12623          	sw	a2,44(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:84
  SREG x13, 12 * REGBYTES(sp)
80000064:	02d12823          	sw	a3,48(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:85
  SREG x14, 13 * REGBYTES(sp)
80000068:	02e12a23          	sw	a4,52(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:86
  SREG x15, 14 * REGBYTES(sp)
8000006c:	02f12c23          	sw	a5,56(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:87
  SREG x16, 15 * REGBYTES(sp)
80000070:	03012e23          	sw	a6,60(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:88
  SREG x17, 16 * REGBYTES(sp)
80000074:	05112023          	sw	a7,64(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:89
  SREG x18, 17 * REGBYTES(sp)
80000078:	05212223          	sw	s2,68(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:90
  SREG x19, 18 * REGBYTES(sp)
8000007c:	05312423          	sw	s3,72(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:91
  SREG x20, 19 * REGBYTES(sp)
80000080:	05412623          	sw	s4,76(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:92
  SREG x21, 20 * REGBYTES(sp)
80000084:	05512823          	sw	s5,80(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:93
  SREG x22, 21 * REGBYTES(sp)
80000088:	05612a23          	sw	s6,84(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:94
  SREG x23, 22 * REGBYTES(sp)
8000008c:	05712c23          	sw	s7,88(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:95
  SREG x24, 23 * REGBYTES(sp)
80000090:	05812e23          	sw	s8,92(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:96
  SREG x25, 24 * REGBYTES(sp)
80000094:	07912023          	sw	s9,96(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:97
  SREG x26, 25 * REGBYTES(sp)
80000098:	07a12223          	sw	s10,100(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:98
  SREG x27, 26 * REGBYTES(sp)
8000009c:	07b12423          	sw	s11,104(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:99
  SREG x28, 27 * REGBYTES(sp)
800000a0:	07c12623          	sw	t3,108(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:100
  SREG x29, 28 * REGBYTES(sp)
800000a4:	07d12823          	sw	t4,112(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:101
  SREG x30, 29 * REGBYTES(sp)
800000a8:	07e12a23          	sw	t5,116(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:102
  SREG x31, 30 * REGBYTES(sp)
800000ac:	07f12c23          	sw	t6,120(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:105


  csrr t0, mepc
800000b0:	341022f3          	csrr	t0,mepc
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:106
  SREG t0, 31 * REGBYTES(sp)
800000b4:	06512e23          	sw	t0,124(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:108

  csrr a0, mcause
800000b8:	34202573          	csrr	a0,mcause
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:109
  csrr a1, mepc
800000bc:	341025f3          	csrr	a1,mepc
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:110
  mv a2, sp
800000c0:	00010613          	mv	a2,sp
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:111
  jal handle_trap
800000c4:	428000ef          	jal	ra,800004ec <handle_trap>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:112
  csrw mepc, a0
800000c8:	34151073          	csrw	mepc,a0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:115

  # Remain in M-mode after mret
  li t0, MSTATUS_MPP
800000cc:	000022b7          	lui	t0,0x2
800000d0:	80028293          	addi	t0,t0,-2048 # 1800 <HEAP_SIZE-0xe800>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:116
  csrs mstatus, t0
800000d4:	3002a073          	csrs	mstatus,t0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:118

  LREG x1, 0 * REGBYTES(sp)
800000d8:	00012083          	lw	ra,0(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:119
  LREG x2, 1 * REGBYTES(sp)
800000dc:	00412103          	lw	sp,4(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:120
  LREG x3, 2 * REGBYTES(sp)
800000e0:	00812183          	lw	gp,8(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:121
  LREG x4, 3 * REGBYTES(sp)
800000e4:	00c12203          	lw	tp,12(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:122
  LREG x5, 4 * REGBYTES(sp)
800000e8:	01012283          	lw	t0,16(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:123
  LREG x6, 5 * REGBYTES(sp)
800000ec:	01412303          	lw	t1,20(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:124
  LREG x7, 6 * REGBYTES(sp)
800000f0:	01812383          	lw	t2,24(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:125
  LREG x8, 7 * REGBYTES(sp)
800000f4:	01c12403          	lw	s0,28(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:126
  LREG x9, 8 * REGBYTES(sp)
800000f8:	02012483          	lw	s1,32(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:127
  LREG x10, 9 * REGBYTES(sp)
800000fc:	02412503          	lw	a0,36(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:128
  LREG x11, 10 * REGBYTES(sp)
80000100:	02812583          	lw	a1,40(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:129
  LREG x12, 11 * REGBYTES(sp)
80000104:	02c12603          	lw	a2,44(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:130
  LREG x13, 12 * REGBYTES(sp)
80000108:	03012683          	lw	a3,48(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:131
  LREG x14, 13 * REGBYTES(sp)
8000010c:	03412703          	lw	a4,52(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:132
  LREG x15, 14 * REGBYTES(sp)
80000110:	03812783          	lw	a5,56(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:133
  LREG x16, 15 * REGBYTES(sp)
80000114:	03c12803          	lw	a6,60(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:134
  LREG x17, 16 * REGBYTES(sp)
80000118:	04012883          	lw	a7,64(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:135
  LREG x18, 17 * REGBYTES(sp)
8000011c:	04412903          	lw	s2,68(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:136
  LREG x19, 18 * REGBYTES(sp)
80000120:	04812983          	lw	s3,72(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:137
  LREG x20, 19 * REGBYTES(sp)
80000124:	04c12a03          	lw	s4,76(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:138
  LREG x21, 20 * REGBYTES(sp)
80000128:	05012a83          	lw	s5,80(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:139
  LREG x22, 21 * REGBYTES(sp)
8000012c:	05412b03          	lw	s6,84(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:140
  LREG x23, 22 * REGBYTES(sp)
80000130:	05812b83          	lw	s7,88(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:141
  LREG x24, 23 * REGBYTES(sp)
80000134:	05c12c03          	lw	s8,92(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:142
  LREG x25, 24 * REGBYTES(sp)
80000138:	06012c83          	lw	s9,96(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:143
  LREG x26, 25 * REGBYTES(sp)
8000013c:	06412d03          	lw	s10,100(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:144
  LREG x27, 26 * REGBYTES(sp)
80000140:	06812d83          	lw	s11,104(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:145
  LREG x28, 27 * REGBYTES(sp)
80000144:	06c12e03          	lw	t3,108(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:146
  LREG x29, 28 * REGBYTES(sp)
80000148:	07012e83          	lw	t4,112(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:147
  LREG x30, 29 * REGBYTES(sp)
8000014c:	07412f03          	lw	t5,116(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:148
  LREG x31, 30 * REGBYTES(sp)
80000150:	07812f83          	lw	t6,120(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:150

  addi sp, sp, 32*REGBYTES
80000154:	08010113          	addi	sp,sp,128
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/entry.S:151
  mret
80000158:	30200073          	mret
8000015c:	0000                	unimp
	...

80000160 <zero_section>:
zero_section():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:47
        ++p_vma;
    }
}

static void zero_section(uint32_t * start, uint32_t * end)
{
80000160:	fd010113          	addi	sp,sp,-48
80000164:	02812623          	sw	s0,44(sp)
80000168:	03010413          	addi	s0,sp,48
8000016c:	fca42e23          	sw	a0,-36(s0)
80000170:	fcb42c23          	sw	a1,-40(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:48
    uint32_t * p_zero = start;
80000174:	fdc42783          	lw	a5,-36(s0)
80000178:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:50
    
    while(p_zero <= end)
8000017c:	0180006f          	j	80000194 <zero_section+0x34>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:52
    {
        *p_zero = 0;
80000180:	fec42783          	lw	a5,-20(s0)
80000184:	0007a023          	sw	zero,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:53
        ++p_zero;
80000188:	fec42783          	lw	a5,-20(s0)
8000018c:	00478793          	addi	a5,a5,4
80000190:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:50
    while(p_zero <= end)
80000194:	fec42703          	lw	a4,-20(s0)
80000198:	fd842783          	lw	a5,-40(s0)
8000019c:	fee7f2e3          	bleu	a4,a5,80000180 <zero_section+0x20>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:55
    }
}
800001a0:	00000013          	nop
800001a4:	02c12403          	lw	s0,44(sp)
800001a8:	03010113          	addi	sp,sp,48
800001ac:	00008067          	ret

800001b0 <_init>:
_init():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:58

void _init(void)
{
800001b0:	fe010113          	addi	sp,sp,-32
800001b4:	00112e23          	sw	ra,28(sp)
800001b8:	00812c23          	sw	s0,24(sp)
800001bc:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:60
    extern int main(int, char**);
    const char *argv0 = "hello";
800001c0:	800037b7          	lui	a5,0x80003
800001c4:	ac078793          	addi	a5,a5,-1344 # 80002ac0 <__stack_top+0xfffc6c90>
800001c8:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:61
    char *argv[] = {(char *)argv0, NULL, NULL};
800001cc:	fec42783          	lw	a5,-20(s0)
800001d0:	fef42023          	sw	a5,-32(s0)
800001d4:	fe042223          	sw	zero,-28(s0)
800001d8:	fe042423          	sw	zero,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:66

// Imperas - this is loaded directly by simulator so must not be copied
//    copy_section(&__sdata_load, &__sdata_start, &__sdata_end);
//    copy_section(&__data_load, &__data_start, &__data_end);
    zero_section(&__sbss_start, &__sbss_end);
800001dc:	97018593          	addi	a1,gp,-1680 # 80002d50 <__sbss_end>
800001e0:	90018513          	addi	a0,gp,-1792 # 80002ce0 <__data_end>
800001e4:	f7dff0ef          	jal	ra,80000160 <zero_section>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:67
    zero_section(&__bss_start, &__bss_end);
800001e8:	8001c7b7          	lui	a5,0x8001c
800001ec:	e3078593          	addi	a1,a5,-464 # 8001be30 <__stack_top+0xfffe0000>
800001f0:	97018513          	addi	a0,gp,-1680 # 80002d50 <__sbss_end>
800001f4:	f6dff0ef          	jal	ra,80000160 <zero_section>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:69
    
    main(1, argv);
800001f8:	fe040793          	addi	a5,s0,-32
800001fc:	00078593          	mv	a1,a5
80000200:	00100513          	li	a0,1
80000204:	6e8020ef          	jal	ra,800028ec <main>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:70
}
80000208:	00000013          	nop
8000020c:	01c12083          	lw	ra,28(sp)
80000210:	01812403          	lw	s0,24(sp)
80000214:	02010113          	addi	sp,sp,32
80000218:	00008067          	ret

8000021c <_fini>:
_fini():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:75

/* Function called after main() finishes */
void
_fini()
{
8000021c:	ff010113          	addi	sp,sp,-16
80000220:	00812623          	sw	s0,12(sp)
80000224:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/init.c:76
}
80000228:	00000013          	nop
8000022c:	00c12403          	lw	s0,12(sp)
80000230:	01010113          	addi	sp,sp,16
80000234:	00008067          	ret

80000238 <PLIC_DisableIRQ>:
PLIC_DisableIRQ():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:174
 * 	If you wish to disable the external interrupt while the interrupt handler
 * 	for that external interrupt is executing then you must use the return value
 * 	EXT_IRQ_DISABLE to return from the extern interrupt handler.
 */
static inline void PLIC_DisableIRQ(IRQn_Type IRQn)
{
80000238:	fd010113          	addi	sp,sp,-48
8000023c:	02812623          	sw	s0,44(sp)
80000240:	03010413          	addi	s0,sp,48
80000244:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:175
    unsigned long hart_id = read_csr(mhartid);
80000248:	f14027f3          	csrr	a5,mhartid
8000024c:	fef42623          	sw	a5,-20(s0)
80000250:	fec42783          	lw	a5,-20(s0)
80000254:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:176
    uint32_t current = PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32];
80000258:	40000737          	lui	a4,0x40000
8000025c:	fdc42783          	lw	a5,-36(s0)
80000260:	0057d793          	srli	a5,a5,0x5
80000264:	fe842683          	lw	a3,-24(s0)
80000268:	00569693          	slli	a3,a3,0x5
8000026c:	00f686b3          	add	a3,a3,a5
80000270:	000017b7          	lui	a5,0x1
80000274:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
80000278:	00f687b3          	add	a5,a3,a5
8000027c:	00279793          	slli	a5,a5,0x2
80000280:	00f707b3          	add	a5,a4,a5
80000284:	0007a783          	lw	a5,0(a5)
80000288:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:178

    current &= ~((uint32_t)1 << (IRQn % 32));
8000028c:	fdc42783          	lw	a5,-36(s0)
80000290:	01f7f793          	andi	a5,a5,31
80000294:	00100713          	li	a4,1
80000298:	00f717b3          	sll	a5,a4,a5
8000029c:	fff7c793          	not	a5,a5
800002a0:	fe442703          	lw	a4,-28(s0)
800002a4:	00f777b3          	and	a5,a4,a5
800002a8:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:180

    PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32] = current;
800002ac:	40000737          	lui	a4,0x40000
800002b0:	fdc42783          	lw	a5,-36(s0)
800002b4:	0057d793          	srli	a5,a5,0x5
800002b8:	fe842683          	lw	a3,-24(s0)
800002bc:	00569693          	slli	a3,a3,0x5
800002c0:	00f686b3          	add	a3,a3,a5
800002c4:	000017b7          	lui	a5,0x1
800002c8:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
800002cc:	00f687b3          	add	a5,a3,a5
800002d0:	00279793          	slli	a5,a5,0x2
800002d4:	00f707b3          	add	a5,a4,a5
800002d8:	fe442703          	lw	a4,-28(s0)
800002dc:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:181
}
800002e0:	00000013          	nop
800002e4:	02c12403          	lw	s0,44(sp)
800002e8:	03010113          	addi	sp,sp,48
800002ec:	00008067          	ret

800002f0 <PLIC_ClaimIRQ>:
PLIC_ClaimIRQ():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:205

/*==============================================================================
 * The function PLIC_ClaimIRQ() claims the interrupt from the PLIC controller.
 */
static inline uint32_t PLIC_ClaimIRQ(void)
{
800002f0:	fe010113          	addi	sp,sp,-32
800002f4:	00812e23          	sw	s0,28(sp)
800002f8:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:206
    unsigned long hart_id = read_csr(mhartid);
800002fc:	f14027f3          	csrr	a5,mhartid
80000300:	fef42623          	sw	a5,-20(s0)
80000304:	fec42783          	lw	a5,-20(s0)
80000308:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:208

    return PLIC->TARGET[hart_id].CLAIM_COMPLETE;
8000030c:	40000737          	lui	a4,0x40000
80000310:	fe842783          	lw	a5,-24(s0)
80000314:	20078793          	addi	a5,a5,512
80000318:	00c79793          	slli	a5,a5,0xc
8000031c:	00f707b3          	add	a5,a4,a5
80000320:	0047a783          	lw	a5,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:209
}
80000324:	00078513          	mv	a0,a5
80000328:	01c12403          	lw	s0,28(sp)
8000032c:	02010113          	addi	sp,sp,32
80000330:	00008067          	ret

80000334 <PLIC_CompleteIRQ>:
PLIC_CompleteIRQ():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:216
/*==============================================================================
 * The function PLIC_CompleteIRQ() indicates to the PLIC controller the interrupt
 * is processed and claim is complete.
 */
static inline void PLIC_CompleteIRQ(uint32_t source)
{
80000334:	fd010113          	addi	sp,sp,-48
80000338:	02812623          	sw	s0,44(sp)
8000033c:	03010413          	addi	s0,sp,48
80000340:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:217
    unsigned long hart_id = read_csr(mhartid);
80000344:	f14027f3          	csrr	a5,mhartid
80000348:	fef42623          	sw	a5,-20(s0)
8000034c:	fec42783          	lw	a5,-20(s0)
80000350:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:219

    PLIC->TARGET[hart_id].CLAIM_COMPLETE = source;
80000354:	40000737          	lui	a4,0x40000
80000358:	fe842783          	lw	a5,-24(s0)
8000035c:	20078793          	addi	a5,a5,512
80000360:	00c79793          	slli	a5,a5,0xc
80000364:	00f707b3          	add	a5,a4,a5
80000368:	fdc42703          	lw	a4,-36(s0)
8000036c:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:220
}
80000370:	00000013          	nop
80000374:	02c12403          	lw	s0,44(sp)
80000378:	03010113          	addi	sp,sp,48
8000037c:	00008067          	ret

80000380 <__enable_irq>:
__enable_irq():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:88

/*------------------------------------------------------------------------------
 * Enabler all interrupts.
 */
void __enable_irq(void)
{
80000380:	fe010113          	addi	sp,sp,-32
80000384:	00812e23          	sw	s0,28(sp)
80000388:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:89
    set_csr(mstatus, MSTATUS_MIE);
8000038c:	300467f3          	csrrsi	a5,mstatus,8
80000390:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:90
}
80000394:	00000013          	nop
80000398:	01c12403          	lw	s0,28(sp)
8000039c:	02010113          	addi	sp,sp,32
800003a0:	00008067          	ret

800003a4 <handle_m_timer_interrupt>:
handle_m_timer_interrupt():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:120

/*------------------------------------------------------------------------------
 * RISC-V interrupt handler for machine timer interrupts.
 */
void handle_m_timer_interrupt()
{
800003a4:	fe010113          	addi	sp,sp,-32
800003a8:	00112e23          	sw	ra,28(sp)
800003ac:	00812c23          	sw	s0,24(sp)
800003b0:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:121
    clear_csr(mie, MIP_MTIP);
800003b4:	08000793          	li	a5,128
800003b8:	3047b7f3          	csrrc	a5,mie,a5
800003bc:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:123

    SysTick_Handler();
800003c0:	220010ef          	jal	ra,800015e0 <SysTick_Handler>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:125

    PRCI->MTIMECMP[read_csr(mhartid)] = PRCI->MTIME + g_systick_increment;
800003c4:	44000737          	lui	a4,0x44000
800003c8:	0000c7b7          	lui	a5,0xc
800003cc:	00f707b3          	add	a5,a4,a5
800003d0:	ffc7a803          	lw	a6,-4(a5) # bffc <HEAP_SIZE-0x4004>
800003d4:	ff87a783          	lw	a5,-8(a5)
800003d8:	9001a583          	lw	a1,-1792(gp) # 80002ce0 <__data_end>
800003dc:	9041a603          	lw	a2,-1788(gp) # 80002ce4 <__data_end+0x4>
800003e0:	44000537          	lui	a0,0x44000
800003e4:	f1402773          	csrr	a4,mhartid
800003e8:	fee42423          	sw	a4,-24(s0)
800003ec:	fe842883          	lw	a7,-24(s0)
800003f0:	00b786b3          	add	a3,a5,a1
800003f4:	00068313          	mv	t1,a3
800003f8:	00f33333          	sltu	t1,t1,a5
800003fc:	00c80733          	add	a4,a6,a2
80000400:	00e307b3          	add	a5,t1,a4
80000404:	00078713          	mv	a4,a5
80000408:	00068793          	mv	a5,a3
8000040c:	00070813          	mv	a6,a4
80000410:	00001737          	lui	a4,0x1
80000414:	80070713          	addi	a4,a4,-2048 # 800 <HEAP_SIZE-0xf800>
80000418:	00e88733          	add	a4,a7,a4
8000041c:	00371713          	slli	a4,a4,0x3
80000420:	00e50733          	add	a4,a0,a4
80000424:	00f72023          	sw	a5,0(a4)
80000428:	01072223          	sw	a6,4(a4)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:127

    set_csr(mie, MIP_MTIP);
8000042c:	08000793          	li	a5,128
80000430:	3047a7f3          	csrrs	a5,mie,a5
80000434:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:128
}
80000438:	00000013          	nop
8000043c:	01c12083          	lw	ra,28(sp)
80000440:	01812403          	lw	s0,24(sp)
80000444:	02010113          	addi	sp,sp,32
80000448:	00008067          	ret

8000044c <handle_m_ext_interrupt>:
handle_m_ext_interrupt():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:173

/*------------------------------------------------------------------------------
 * 
 */
void handle_m_ext_interrupt()
{
8000044c:	fe010113          	addi	sp,sp,-32
80000450:	00112e23          	sw	ra,28(sp)
80000454:	00812c23          	sw	s0,24(sp)
80000458:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:174
    uint32_t int_num  = PLIC_ClaimIRQ();
8000045c:	e95ff0ef          	jal	ra,800002f0 <PLIC_ClaimIRQ>
80000460:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:175
    uint8_t disable = EXT_IRQ_KEEP_ENABLED;
80000464:	fe0405a3          	sb	zero,-21(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:177

    disable = ext_irq_handler_table[int_num]();
80000468:	800037b7          	lui	a5,0x80003
8000046c:	fec42703          	lw	a4,-20(s0)
80000470:	00271713          	slli	a4,a4,0x2
80000474:	c0078793          	addi	a5,a5,-1024 # 80002c00 <__stack_top+0xfffc6dd0>
80000478:	00f707b3          	add	a5,a4,a5
8000047c:	0007a783          	lw	a5,0(a5)
80000480:	000780e7          	jalr	a5
80000484:	00050793          	mv	a5,a0
80000488:	fef405a3          	sb	a5,-21(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:179

    PLIC_CompleteIRQ(int_num);
8000048c:	fec42503          	lw	a0,-20(s0)
80000490:	ea5ff0ef          	jal	ra,80000334 <PLIC_CompleteIRQ>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:181

    if(EXT_IRQ_DISABLE == disable)
80000494:	feb44703          	lbu	a4,-21(s0)
80000498:	00100793          	li	a5,1
8000049c:	00f71663          	bne	a4,a5,800004a8 <handle_m_ext_interrupt+0x5c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:183
    {
        PLIC_DisableIRQ((IRQn_Type)int_num);
800004a0:	fec42503          	lw	a0,-20(s0)
800004a4:	d95ff0ef          	jal	ra,80000238 <PLIC_DisableIRQ>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:185
    }
}
800004a8:	00000013          	nop
800004ac:	01c12083          	lw	ra,28(sp)
800004b0:	01812403          	lw	s0,24(sp)
800004b4:	02010113          	addi	sp,sp,32
800004b8:	00008067          	ret

800004bc <handle_m_soft_interrupt>:
handle_m_soft_interrupt():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:188

void handle_m_soft_interrupt()
{
800004bc:	ff010113          	addi	sp,sp,-16
800004c0:	00112623          	sw	ra,12(sp)
800004c4:	00812423          	sw	s0,8(sp)
800004c8:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:189
    Software_IRQHandler();
800004cc:	224010ef          	jal	ra,800016f0 <Software_IRQHandler>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:192

    /*Clear software interrupt*/
    PRCI->MSIP[0] = 0x00;
800004d0:	440007b7          	lui	a5,0x44000
800004d4:	0007a023          	sw	zero,0(a5) # 44000000 <RAM_SIZE+0x43f80000>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:193
}
800004d8:	00000013          	nop
800004dc:	00c12083          	lw	ra,12(sp)
800004e0:	00812403          	lw	s0,8(sp)
800004e4:	01010113          	addi	sp,sp,16
800004e8:	00008067          	ret

800004ec <handle_trap>:
handle_trap():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:198
/*------------------------------------------------------------------------------
 * Trap/Interrupt handler
 */
uintptr_t handle_trap(uintptr_t mcause, uintptr_t epc)
{
800004ec:	fe010113          	addi	sp,sp,-32
800004f0:	00112e23          	sw	ra,28(sp)
800004f4:	00812c23          	sw	s0,24(sp)
800004f8:	02010413          	addi	s0,sp,32
800004fc:	fea42623          	sw	a0,-20(s0)
80000500:	feb42423          	sw	a1,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:199
    if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_EXT))
80000504:	fec42783          	lw	a5,-20(s0)
80000508:	0207d263          	bgez	a5,8000052c <handle_trap+0x40>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:199 (discriminator 1)
8000050c:	fec42703          	lw	a4,-20(s0)
80000510:	800007b7          	lui	a5,0x80000
80000514:	fff7c793          	not	a5,a5
80000518:	00f77733          	and	a4,a4,a5
8000051c:	00b00793          	li	a5,11
80000520:	00f71663          	bne	a4,a5,8000052c <handle_trap+0x40>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:201
    {
        handle_m_ext_interrupt();
80000524:	f29ff0ef          	jal	ra,8000044c <handle_m_ext_interrupt>
80000528:	0780006f          	j	800005a0 <handle_trap+0xb4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:203
    }
    else if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_TIMER))
8000052c:	fec42783          	lw	a5,-20(s0)
80000530:	0207d263          	bgez	a5,80000554 <handle_trap+0x68>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:203 (discriminator 1)
80000534:	fec42703          	lw	a4,-20(s0)
80000538:	800007b7          	lui	a5,0x80000
8000053c:	fff7c793          	not	a5,a5
80000540:	00f77733          	and	a4,a4,a5
80000544:	00700793          	li	a5,7
80000548:	00f71663          	bne	a4,a5,80000554 <handle_trap+0x68>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:205
    {
        handle_m_timer_interrupt();
8000054c:	e59ff0ef          	jal	ra,800003a4 <handle_m_timer_interrupt>
80000550:	0500006f          	j	800005a0 <handle_trap+0xb4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:207
    }
    else if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_SOFT))
80000554:	fec42783          	lw	a5,-20(s0)
80000558:	0207d263          	bgez	a5,8000057c <handle_trap+0x90>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:207 (discriminator 1)
8000055c:	fec42703          	lw	a4,-20(s0)
80000560:	800007b7          	lui	a5,0x80000
80000564:	fff7c793          	not	a5,a5
80000568:	00f77733          	and	a4,a4,a5
8000056c:	00300793          	li	a5,3
80000570:	00f71663          	bne	a4,a5,8000057c <handle_trap+0x90>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:209
    {
        handle_m_soft_interrupt();
80000574:	f49ff0ef          	jal	ra,800004bc <handle_m_soft_interrupt>
80000578:	0280006f          	j	800005a0 <handle_trap+0xb4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:213
    }
    else
    {
        write(1, "trap\n", 5);
8000057c:	00500613          	li	a2,5
80000580:	800037b7          	lui	a5,0x80003
80000584:	ac878593          	addi	a1,a5,-1336 # 80002ac8 <__stack_top+0xfffc6c98>
80000588:	00100513          	li	a0,1
8000058c:	4c4020ef          	jal	ra,80002a50 <write>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:214
        _exit(1 + mcause);
80000590:	fec42783          	lw	a5,-20(s0)
80000594:	00178793          	addi	a5,a5,1
80000598:	00078513          	mv	a0,a5
8000059c:	504000ef          	jal	ra,80000aa0 <_exit>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:216
    }
    return epc;
800005a0:	fe842783          	lw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal.c:217
}
800005a4:	00078513          	mv	a0,a5
800005a8:	01c12083          	lw	ra,28(sp)
800005ac:	01812403          	lw	s0,24(sp)
800005b0:	02010113          	addi	sp,sp,32
800005b4:	00008067          	ret

800005b8 <Invalid_IRQHandler>:
Invalid_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:37
{
    ;
}

__attribute__((weak))  uint8_t Invalid_IRQHandler(void)
{
800005b8:	ff010113          	addi	sp,sp,-16
800005bc:	00812623          	sw	s0,12(sp)
800005c0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:38
    return(0);
800005c4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:39
}
800005c8:	00078513          	mv	a0,a5
800005cc:	00c12403          	lw	s0,12(sp)
800005d0:	01010113          	addi	sp,sp,16
800005d4:	00008067          	ret

800005d8 <External_1_IRQHandler>:
External_1_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:42

__attribute__((weak))  uint8_t External_1_IRQHandler(void)
{
800005d8:	ff010113          	addi	sp,sp,-16
800005dc:	00812623          	sw	s0,12(sp)
800005e0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:43
    return(0);
800005e4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:44
}
800005e8:	00078513          	mv	a0,a5
800005ec:	00c12403          	lw	s0,12(sp)
800005f0:	01010113          	addi	sp,sp,16
800005f4:	00008067          	ret

800005f8 <External_2_IRQHandler>:
External_2_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:47

__attribute__((weak))  uint8_t External_2_IRQHandler(void)
{
800005f8:	ff010113          	addi	sp,sp,-16
800005fc:	00812623          	sw	s0,12(sp)
80000600:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:48
    return(0);
80000604:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:49
}
80000608:	00078513          	mv	a0,a5
8000060c:	00c12403          	lw	s0,12(sp)
80000610:	01010113          	addi	sp,sp,16
80000614:	00008067          	ret

80000618 <External_3_IRQHandler>:
External_3_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:52

__attribute__((weak))  uint8_t External_3_IRQHandler(void)
{
80000618:	ff010113          	addi	sp,sp,-16
8000061c:	00812623          	sw	s0,12(sp)
80000620:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:53
    return(0);
80000624:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:54
}
80000628:	00078513          	mv	a0,a5
8000062c:	00c12403          	lw	s0,12(sp)
80000630:	01010113          	addi	sp,sp,16
80000634:	00008067          	ret

80000638 <External_4_IRQHandler>:
External_4_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:57

__attribute__((weak))  uint8_t External_4_IRQHandler(void)
{
80000638:	ff010113          	addi	sp,sp,-16
8000063c:	00812623          	sw	s0,12(sp)
80000640:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:58
    return(0);
80000644:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:59
}
80000648:	00078513          	mv	a0,a5
8000064c:	00c12403          	lw	s0,12(sp)
80000650:	01010113          	addi	sp,sp,16
80000654:	00008067          	ret

80000658 <External_5_IRQHandler>:
External_5_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:62

__attribute__((weak))  uint8_t External_5_IRQHandler(void)
{
80000658:	ff010113          	addi	sp,sp,-16
8000065c:	00812623          	sw	s0,12(sp)
80000660:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:63
    return(0);
80000664:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:64
}
80000668:	00078513          	mv	a0,a5
8000066c:	00c12403          	lw	s0,12(sp)
80000670:	01010113          	addi	sp,sp,16
80000674:	00008067          	ret

80000678 <External_6_IRQHandler>:
External_6_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:67

__attribute__((weak))  uint8_t External_6_IRQHandler(void)
{
80000678:	ff010113          	addi	sp,sp,-16
8000067c:	00812623          	sw	s0,12(sp)
80000680:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:68
    return(0);
80000684:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:69
}
80000688:	00078513          	mv	a0,a5
8000068c:	00c12403          	lw	s0,12(sp)
80000690:	01010113          	addi	sp,sp,16
80000694:	00008067          	ret

80000698 <External_7_IRQHandler>:
External_7_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:72

__attribute__((weak))  uint8_t External_7_IRQHandler(void)
{
80000698:	ff010113          	addi	sp,sp,-16
8000069c:	00812623          	sw	s0,12(sp)
800006a0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:73
    return(0);
800006a4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:74
}
800006a8:	00078513          	mv	a0,a5
800006ac:	00c12403          	lw	s0,12(sp)
800006b0:	01010113          	addi	sp,sp,16
800006b4:	00008067          	ret

800006b8 <External_8_IRQHandler>:
External_8_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:77

__attribute__((weak))  uint8_t External_8_IRQHandler(void)
{
800006b8:	ff010113          	addi	sp,sp,-16
800006bc:	00812623          	sw	s0,12(sp)
800006c0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:78
    return(0);
800006c4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:79
}
800006c8:	00078513          	mv	a0,a5
800006cc:	00c12403          	lw	s0,12(sp)
800006d0:	01010113          	addi	sp,sp,16
800006d4:	00008067          	ret

800006d8 <External_9_IRQHandler>:
External_9_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:82

__attribute__((weak))  uint8_t External_9_IRQHandler(void)
{
800006d8:	ff010113          	addi	sp,sp,-16
800006dc:	00812623          	sw	s0,12(sp)
800006e0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:83
    return(0);
800006e4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:84
}
800006e8:	00078513          	mv	a0,a5
800006ec:	00c12403          	lw	s0,12(sp)
800006f0:	01010113          	addi	sp,sp,16
800006f4:	00008067          	ret

800006f8 <External_10_IRQHandler>:
External_10_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:87

__attribute__((weak))  uint8_t External_10_IRQHandler(void)
{
800006f8:	ff010113          	addi	sp,sp,-16
800006fc:	00812623          	sw	s0,12(sp)
80000700:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:88
    return(0);
80000704:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:89
}
80000708:	00078513          	mv	a0,a5
8000070c:	00c12403          	lw	s0,12(sp)
80000710:	01010113          	addi	sp,sp,16
80000714:	00008067          	ret

80000718 <External_11_IRQHandler>:
External_11_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:92

__attribute__((weak))  uint8_t External_11_IRQHandler(void)
{
80000718:	ff010113          	addi	sp,sp,-16
8000071c:	00812623          	sw	s0,12(sp)
80000720:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:93
    return(0);
80000724:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:94
}
80000728:	00078513          	mv	a0,a5
8000072c:	00c12403          	lw	s0,12(sp)
80000730:	01010113          	addi	sp,sp,16
80000734:	00008067          	ret

80000738 <External_12_IRQHandler>:
External_12_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:97

__attribute__((weak))  uint8_t External_12_IRQHandler(void)
{
80000738:	ff010113          	addi	sp,sp,-16
8000073c:	00812623          	sw	s0,12(sp)
80000740:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:98
    return(0);
80000744:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:99
}
80000748:	00078513          	mv	a0,a5
8000074c:	00c12403          	lw	s0,12(sp)
80000750:	01010113          	addi	sp,sp,16
80000754:	00008067          	ret

80000758 <External_13_IRQHandler>:
External_13_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:102

__attribute__((weak))  uint8_t External_13_IRQHandler(void)
{
80000758:	ff010113          	addi	sp,sp,-16
8000075c:	00812623          	sw	s0,12(sp)
80000760:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:103
    return(0);
80000764:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:104
}
80000768:	00078513          	mv	a0,a5
8000076c:	00c12403          	lw	s0,12(sp)
80000770:	01010113          	addi	sp,sp,16
80000774:	00008067          	ret

80000778 <External_14_IRQHandler>:
External_14_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:107

__attribute__((weak))  uint8_t External_14_IRQHandler(void)
{
80000778:	ff010113          	addi	sp,sp,-16
8000077c:	00812623          	sw	s0,12(sp)
80000780:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:108
    return(0);
80000784:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:109
}
80000788:	00078513          	mv	a0,a5
8000078c:	00c12403          	lw	s0,12(sp)
80000790:	01010113          	addi	sp,sp,16
80000794:	00008067          	ret

80000798 <External_15_IRQHandler>:
External_15_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:112

__attribute__((weak))  uint8_t External_15_IRQHandler(void)
{
80000798:	ff010113          	addi	sp,sp,-16
8000079c:	00812623          	sw	s0,12(sp)
800007a0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:113
    return(0);
800007a4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:114
}
800007a8:	00078513          	mv	a0,a5
800007ac:	00c12403          	lw	s0,12(sp)
800007b0:	01010113          	addi	sp,sp,16
800007b4:	00008067          	ret

800007b8 <External_16_IRQHandler>:
External_16_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:117

__attribute__((weak))  uint8_t External_16_IRQHandler(void)
{
800007b8:	ff010113          	addi	sp,sp,-16
800007bc:	00812623          	sw	s0,12(sp)
800007c0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:118
    return(0);
800007c4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:119
}
800007c8:	00078513          	mv	a0,a5
800007cc:	00c12403          	lw	s0,12(sp)
800007d0:	01010113          	addi	sp,sp,16
800007d4:	00008067          	ret

800007d8 <External_17_IRQHandler>:
External_17_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:122

__attribute__((weak))  uint8_t External_17_IRQHandler(void)
{
800007d8:	ff010113          	addi	sp,sp,-16
800007dc:	00812623          	sw	s0,12(sp)
800007e0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:123
    return(0);
800007e4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:124
}
800007e8:	00078513          	mv	a0,a5
800007ec:	00c12403          	lw	s0,12(sp)
800007f0:	01010113          	addi	sp,sp,16
800007f4:	00008067          	ret

800007f8 <External_18_IRQHandler>:
External_18_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:127

__attribute__((weak))  uint8_t External_18_IRQHandler(void)
{
800007f8:	ff010113          	addi	sp,sp,-16
800007fc:	00812623          	sw	s0,12(sp)
80000800:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:128
    return(0);
80000804:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:129
}
80000808:	00078513          	mv	a0,a5
8000080c:	00c12403          	lw	s0,12(sp)
80000810:	01010113          	addi	sp,sp,16
80000814:	00008067          	ret

80000818 <External_19_IRQHandler>:
External_19_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:132

__attribute__((weak))  uint8_t External_19_IRQHandler(void)
{
80000818:	ff010113          	addi	sp,sp,-16
8000081c:	00812623          	sw	s0,12(sp)
80000820:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:133
    return(0);
80000824:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:134
}
80000828:	00078513          	mv	a0,a5
8000082c:	00c12403          	lw	s0,12(sp)
80000830:	01010113          	addi	sp,sp,16
80000834:	00008067          	ret

80000838 <External_20_IRQHandler>:
External_20_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:137

__attribute__((weak))  uint8_t External_20_IRQHandler(void)
{
80000838:	ff010113          	addi	sp,sp,-16
8000083c:	00812623          	sw	s0,12(sp)
80000840:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:138
    return(0);
80000844:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:139
}
80000848:	00078513          	mv	a0,a5
8000084c:	00c12403          	lw	s0,12(sp)
80000850:	01010113          	addi	sp,sp,16
80000854:	00008067          	ret

80000858 <External_21_IRQHandler>:
External_21_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:142

__attribute__((weak))  uint8_t External_21_IRQHandler(void)
{
80000858:	ff010113          	addi	sp,sp,-16
8000085c:	00812623          	sw	s0,12(sp)
80000860:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:143
    return(0);
80000864:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:144
}
80000868:	00078513          	mv	a0,a5
8000086c:	00c12403          	lw	s0,12(sp)
80000870:	01010113          	addi	sp,sp,16
80000874:	00008067          	ret

80000878 <External_22_IRQHandler>:
External_22_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:147

__attribute__((weak))  uint8_t External_22_IRQHandler(void)
{
80000878:	ff010113          	addi	sp,sp,-16
8000087c:	00812623          	sw	s0,12(sp)
80000880:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:148
    return(0);
80000884:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:149
}
80000888:	00078513          	mv	a0,a5
8000088c:	00c12403          	lw	s0,12(sp)
80000890:	01010113          	addi	sp,sp,16
80000894:	00008067          	ret

80000898 <External_23_IRQHandler>:
External_23_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:152

__attribute__((weak))  uint8_t External_23_IRQHandler(void)
{
80000898:	ff010113          	addi	sp,sp,-16
8000089c:	00812623          	sw	s0,12(sp)
800008a0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:153
    return(0);
800008a4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:154
}
800008a8:	00078513          	mv	a0,a5
800008ac:	00c12403          	lw	s0,12(sp)
800008b0:	01010113          	addi	sp,sp,16
800008b4:	00008067          	ret

800008b8 <External_24_IRQHandler>:
External_24_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:157

__attribute__((weak))  uint8_t External_24_IRQHandler(void)
{
800008b8:	ff010113          	addi	sp,sp,-16
800008bc:	00812623          	sw	s0,12(sp)
800008c0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:158
    return(0);
800008c4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:159
}
800008c8:	00078513          	mv	a0,a5
800008cc:	00c12403          	lw	s0,12(sp)
800008d0:	01010113          	addi	sp,sp,16
800008d4:	00008067          	ret

800008d8 <External_25_IRQHandler>:
External_25_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:162

__attribute__((weak))  uint8_t External_25_IRQHandler(void)
{
800008d8:	ff010113          	addi	sp,sp,-16
800008dc:	00812623          	sw	s0,12(sp)
800008e0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:163
    return(0);
800008e4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:164
}
800008e8:	00078513          	mv	a0,a5
800008ec:	00c12403          	lw	s0,12(sp)
800008f0:	01010113          	addi	sp,sp,16
800008f4:	00008067          	ret

800008f8 <External_26_IRQHandler>:
External_26_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:167

__attribute__((weak))  uint8_t External_26_IRQHandler(void)
{
800008f8:	ff010113          	addi	sp,sp,-16
800008fc:	00812623          	sw	s0,12(sp)
80000900:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:168
    return(0);
80000904:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:169
}
80000908:	00078513          	mv	a0,a5
8000090c:	00c12403          	lw	s0,12(sp)
80000910:	01010113          	addi	sp,sp,16
80000914:	00008067          	ret

80000918 <External_27_IRQHandler>:
External_27_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:172

__attribute__((weak))  uint8_t External_27_IRQHandler(void)
{
80000918:	ff010113          	addi	sp,sp,-16
8000091c:	00812623          	sw	s0,12(sp)
80000920:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:173
    return(0);
80000924:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:174
}
80000928:	00078513          	mv	a0,a5
8000092c:	00c12403          	lw	s0,12(sp)
80000930:	01010113          	addi	sp,sp,16
80000934:	00008067          	ret

80000938 <External_28_IRQHandler>:
External_28_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:177

__attribute__((weak))  uint8_t External_28_IRQHandler(void)
{
80000938:	ff010113          	addi	sp,sp,-16
8000093c:	00812623          	sw	s0,12(sp)
80000940:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:178
    return(0);
80000944:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:179
}
80000948:	00078513          	mv	a0,a5
8000094c:	00c12403          	lw	s0,12(sp)
80000950:	01010113          	addi	sp,sp,16
80000954:	00008067          	ret

80000958 <External_29_IRQHandler>:
External_29_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:182

__attribute__((weak))  uint8_t External_29_IRQHandler(void)
{
80000958:	ff010113          	addi	sp,sp,-16
8000095c:	00812623          	sw	s0,12(sp)
80000960:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:183
    return(0);
80000964:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:184
}
80000968:	00078513          	mv	a0,a5
8000096c:	00c12403          	lw	s0,12(sp)
80000970:	01010113          	addi	sp,sp,16
80000974:	00008067          	ret

80000978 <External_30_IRQHandler>:
External_30_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:187

__attribute__((weak))  uint8_t External_30_IRQHandler(void)
{
80000978:	ff010113          	addi	sp,sp,-16
8000097c:	00812623          	sw	s0,12(sp)
80000980:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:188
    return(0);
80000984:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:189
}
80000988:	00078513          	mv	a0,a5
8000098c:	00c12403          	lw	s0,12(sp)
80000990:	01010113          	addi	sp,sp,16
80000994:	00008067          	ret

80000998 <External_31_IRQHandler>:
External_31_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:192

__attribute__((weak))  uint8_t External_31_IRQHandler(void)
{
80000998:	ff010113          	addi	sp,sp,-16
8000099c:	00812623          	sw	s0,12(sp)
800009a0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:193
    return(0);
800009a4:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_hal_stubs.c:194
}
800009a8:	00078513          	mv	a0,a5
800009ac:	00c12403          	lw	s0,12(sp)
800009b0:	01010113          	addi	sp,sp,16
800009b4:	00008067          	ret

800009b8 <write_hex>:
write_hex():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:55

char *__env[1] = { 0 };
char **environ = __env;

void write_hex(int fd, uint32_t hex)
{
800009b8:	fd010113          	addi	sp,sp,-48
800009bc:	02112623          	sw	ra,44(sp)
800009c0:	02812423          	sw	s0,40(sp)
800009c4:	03010413          	addi	s0,sp,48
800009c8:	fca42e23          	sw	a0,-36(s0)
800009cc:	fcb42c23          	sw	a1,-40(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:61
    uint8_t ii;
    uint8_t jj;
    char towrite;
    uint8_t digit;

    write( fd , "0x", 2 );
800009d0:	00200613          	li	a2,2
800009d4:	800037b7          	lui	a5,0x80003
800009d8:	ad078593          	addi	a1,a5,-1328 # 80002ad0 <__stack_top+0xfffc6ca0>
800009dc:	fdc42503          	lw	a0,-36(s0)
800009e0:	070020ef          	jal	ra,80002a50 <write>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:63

    for (ii = 8 ; ii > 0; ii--)
800009e4:	00800793          	li	a5,8
800009e8:	fef407a3          	sb	a5,-17(s0)
800009ec:	0980006f          	j	80000a84 <write_hex+0xcc>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:65
    {
        jj = ii-1;
800009f0:	fef44783          	lbu	a5,-17(s0)
800009f4:	fff78793          	addi	a5,a5,-1
800009f8:	fef40723          	sb	a5,-18(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:66
        digit = ((hex & (0xF << (jj*4))) >> (jj*4));
800009fc:	fee44783          	lbu	a5,-18(s0)
80000a00:	00279793          	slli	a5,a5,0x2
80000a04:	00f00713          	li	a4,15
80000a08:	00f717b3          	sll	a5,a4,a5
80000a0c:	00078713          	mv	a4,a5
80000a10:	fd842783          	lw	a5,-40(s0)
80000a14:	00f77733          	and	a4,a4,a5
80000a18:	fee44783          	lbu	a5,-18(s0)
80000a1c:	00279793          	slli	a5,a5,0x2
80000a20:	00f757b3          	srl	a5,a4,a5
80000a24:	fef406a3          	sb	a5,-19(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67
        towrite = digit < 0xA ? ('0' + digit) : ('A' +  (digit - 0xA));
80000a28:	fed44703          	lbu	a4,-19(s0)
80000a2c:	00900793          	li	a5,9
80000a30:	00e7ee63          	bltu	a5,a4,80000a4c <write_hex+0x94>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67 (discriminator 1)
80000a34:	fed44783          	lbu	a5,-19(s0)
80000a38:	03078793          	addi	a5,a5,48
80000a3c:	0ff7f793          	andi	a5,a5,255
80000a40:	01879793          	slli	a5,a5,0x18
80000a44:	4187d793          	srai	a5,a5,0x18
80000a48:	0180006f          	j	80000a60 <write_hex+0xa8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67 (discriminator 2)
80000a4c:	fed44783          	lbu	a5,-19(s0)
80000a50:	03778793          	addi	a5,a5,55
80000a54:	0ff7f793          	andi	a5,a5,255
80000a58:	01879793          	slli	a5,a5,0x18
80000a5c:	4187d793          	srai	a5,a5,0x18
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:67 (discriminator 4)
80000a60:	fef40623          	sb	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:68 (discriminator 4)
        write( fd, &towrite, 1);
80000a64:	fec40793          	addi	a5,s0,-20
80000a68:	00100613          	li	a2,1
80000a6c:	00078593          	mv	a1,a5
80000a70:	fdc42503          	lw	a0,-36(s0)
80000a74:	7dd010ef          	jal	ra,80002a50 <write>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:63 (discriminator 4)
    for (ii = 8 ; ii > 0; ii--)
80000a78:	fef44783          	lbu	a5,-17(s0)
80000a7c:	fff78793          	addi	a5,a5,-1
80000a80:	fef407a3          	sb	a5,-17(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:63 (discriminator 2)
80000a84:	fef44783          	lbu	a5,-17(s0)
80000a88:	f60794e3          	bnez	a5,800009f0 <write_hex+0x38>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:70
    }
}
80000a8c:	00000013          	nop
80000a90:	02c12083          	lw	ra,44(sp)
80000a94:	02812403          	lw	s0,40(sp)
80000a98:	03010113          	addi	sp,sp,48
80000a9c:	00008067          	ret

80000aa0 <_exit>:
_exit():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:74

               
void _exit(int code)
{
80000aa0:	fd010113          	addi	sp,sp,-48
80000aa4:	02112623          	sw	ra,44(sp)
80000aa8:	02812423          	sw	s0,40(sp)
80000aac:	03010413          	addi	s0,sp,48
80000ab0:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:76
#ifdef MSCC_STDIO_THRU_CORE_UART_APB
    const char * message = "\nProgam has exited with code:";
80000ab4:	800037b7          	lui	a5,0x80003
80000ab8:	ad478793          	addi	a5,a5,-1324 # 80002ad4 <__stack_top+0xfffc6ca4>
80000abc:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:78

    write(STDERR_FILENO, message, strlen(message));
80000ac0:	fec42503          	lw	a0,-20(s0)
80000ac4:	098010ef          	jal	ra,80001b5c <strlen>
80000ac8:	00050793          	mv	a5,a0
80000acc:	00078613          	mv	a2,a5
80000ad0:	fec42583          	lw	a1,-20(s0)
80000ad4:	00200513          	li	a0,2
80000ad8:	779010ef          	jal	ra,80002a50 <write>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:79
    write_hex(STDERR_FILENO, code);
80000adc:	fdc42783          	lw	a5,-36(s0)
80000ae0:	00078593          	mv	a1,a5
80000ae4:	00200513          	li	a0,2
80000ae8:	ed1ff0ef          	jal	ra,800009b8 <write_hex>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:82 (discriminator 1)
#endif

    while (1);
80000aec:	0000006f          	j	80000aec <_exit+0x4c>

80000af0 <_isatty>:
_isatty():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:101
    curbrk += incr;
    return curbrk - incr;
}

int _isatty(int fd)
{
80000af0:	fe010113          	addi	sp,sp,-32
80000af4:	00812e23          	sw	s0,28(sp)
80000af8:	02010413          	addi	s0,sp,32
80000afc:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:102
    if (fd == STDOUT_FILENO || fd == STDERR_FILENO)
80000b00:	fec42703          	lw	a4,-20(s0)
80000b04:	00100793          	li	a5,1
80000b08:	00f70863          	beq	a4,a5,80000b18 <_isatty+0x28>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:102 (discriminator 1)
80000b0c:	fec42703          	lw	a4,-20(s0)
80000b10:	00200793          	li	a5,2
80000b14:	00f71663          	bne	a4,a5,80000b20 <_isatty+0x30>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:104
    {
        return 1;
80000b18:	00100793          	li	a5,1
80000b1c:	0140006f          	j	80000b30 <_isatty+0x40>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:107
    }

    errno = EBADF;
80000b20:	8001c7b7          	lui	a5,0x8001c
80000b24:	00900713          	li	a4,9
80000b28:	e0e7ac23          	sw	a4,-488(a5) # 8001be18 <__stack_top+0xfffdffe8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:108
    return 0;
80000b2c:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:109
}
80000b30:	00078513          	mv	a0,a5
80000b34:	01c12403          	lw	s0,28(sp)
80000b38:	02010113          	addi	sp,sp,32
80000b3c:	00008067          	ret

80000b40 <stub>:
stub():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:112

static int stub(int err)
{
80000b40:	fe010113          	addi	sp,sp,-32
80000b44:	00812e23          	sw	s0,28(sp)
80000b48:	02010413          	addi	s0,sp,32
80000b4c:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:113
    errno = err;
80000b50:	8001c7b7          	lui	a5,0x8001c
80000b54:	fec42703          	lw	a4,-20(s0)
80000b58:	e0e7ac23          	sw	a4,-488(a5) # 8001be18 <__stack_top+0xfffdffe8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:114
    return -1;
80000b5c:	fff00793          	li	a5,-1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:115
}
80000b60:	00078513          	mv	a0,a5
80000b64:	01c12403          	lw	s0,28(sp)
80000b68:	02010113          	addi	sp,sp,32
80000b6c:	00008067          	ret

80000b70 <_write>:
_write():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:226
{
    return stub(ECHILD);
}

ssize_t _write(int fd, const void* ptr, size_t len)
{
80000b70:	fd010113          	addi	sp,sp,-48
80000b74:	02112623          	sw	ra,44(sp)
80000b78:	02812423          	sw	s0,40(sp)
80000b7c:	03010413          	addi	s0,sp,48
80000b80:	fca42e23          	sw	a0,-36(s0)
80000b84:	fcb42c23          	sw	a1,-40(s0)
80000b88:	fcc42a23          	sw	a2,-44(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:229

#ifdef MSCC_STDIO_THRU_CORE_UART_APB
  const uint8_t * current = (const uint8_t *) ptr;
80000b8c:	fd842783          	lw	a5,-40(s0)
80000b90:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:232
  size_t jj;

  if (_isatty(fd))
80000b94:	fdc42503          	lw	a0,-36(s0)
80000b98:	f59ff0ef          	jal	ra,80000af0 <_isatty>
80000b9c:	00050793          	mv	a5,a0
80000ba0:	08078c63          	beqz	a5,80000c38 <_write+0xc8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:238
  {
        /*--------------------------------------------------------------------------
        * Initialize the UART driver if it is the first time this function is
        * called.
        */
        if ( !g_stdio_uart_init_done )
80000ba4:	9101a783          	lw	a5,-1776(gp) # 80002cf0 <g_stdio_uart_init_done>
80000ba8:	02079063          	bnez	a5,80000bc8 <_write+0x58>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:245
            /******************************************************************************
            * Baud value:
            * This value is calculated using the following equation:
            *      BAUD_VALUE = (CLOCK / (16 * BAUD_RATE)) - 1
            *****************************************************************************/
            UART_init( &g_stdio_uart, MSCC_STDIO_UART_BASE_ADDR, ((SYS_CLK_FREQ/(16 * MSCC_STDIO_BAUD_VALUE))-1), (DATA_8_BITS | NO_PARITY));
80000bac:	00100693          	li	a3,1
80000bb0:	02c00613          	li	a2,44
80000bb4:	700015b7          	lui	a1,0x70001
80000bb8:	90818513          	addi	a0,gp,-1784 # 80002ce8 <g_stdio_uart>
80000bbc:	174000ef          	jal	ra,80000d30 <UART_init>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:246
            g_stdio_uart_init_done = 1;
80000bc0:	00100713          	li	a4,1
80000bc4:	90e1a823          	sw	a4,-1776(gp) # 80002cf0 <g_stdio_uart_init_done>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:249
        }

    for (jj = 0; jj < len; jj++)
80000bc8:	fe042623          	sw	zero,-20(s0)
80000bcc:	0580006f          	j	80000c24 <_write+0xb4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:251
    {
        UART_send(&g_stdio_uart, current + jj, 1);
80000bd0:	fe842703          	lw	a4,-24(s0)
80000bd4:	fec42783          	lw	a5,-20(s0)
80000bd8:	00f707b3          	add	a5,a4,a5
80000bdc:	00100613          	li	a2,1
80000be0:	00078593          	mv	a1,a5
80000be4:	90818513          	addi	a0,gp,-1784 # 80002ce8 <g_stdio_uart>
80000be8:	260000ef          	jal	ra,80000e48 <UART_send>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:252
        if (current[jj] == '\n')
80000bec:	fe842703          	lw	a4,-24(s0)
80000bf0:	fec42783          	lw	a5,-20(s0)
80000bf4:	00f707b3          	add	a5,a4,a5
80000bf8:	0007c703          	lbu	a4,0(a5)
80000bfc:	00a00793          	li	a5,10
80000c00:	00f71c63          	bne	a4,a5,80000c18 <_write+0xa8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:254
        {
            UART_send(&g_stdio_uart, (const uint8_t *)"\r", 1);
80000c04:	00100613          	li	a2,1
80000c08:	800037b7          	lui	a5,0x80003
80000c0c:	af478593          	addi	a1,a5,-1292 # 80002af4 <__stack_top+0xfffc6cc4>
80000c10:	90818513          	addi	a0,gp,-1784 # 80002ce8 <g_stdio_uart>
80000c14:	234000ef          	jal	ra,80000e48 <UART_send>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:249 (discriminator 2)
    for (jj = 0; jj < len; jj++)
80000c18:	fec42783          	lw	a5,-20(s0)
80000c1c:	00178793          	addi	a5,a5,1
80000c20:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:249 (discriminator 1)
80000c24:	fec42703          	lw	a4,-20(s0)
80000c28:	fd442783          	lw	a5,-44(s0)
80000c2c:	faf762e3          	bltu	a4,a5,80000bd0 <_write+0x60>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:257
        }
    }
    return len;
80000c30:	fd442783          	lw	a5,-44(s0)
80000c34:	0100006f          	j	80000c44 <_write+0xd4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:261
  }
#endif

  return stub(EBADF);
80000c38:	00900513          	li	a0,9
80000c3c:	f05ff0ef          	jal	ra,80000b40 <stub>
80000c40:	00050793          	mv	a5,a0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/syscall.c:262
}
80000c44:	00078513          	mv	a0,a5
80000c48:	02c12083          	lw	ra,44(sp)
80000c4c:	02812403          	lw	s0,40(sp)
80000c50:	03010113          	addi	sp,sp,48
80000c54:	00008067          	ret

80000c58 <HW_set_32bit_reg>:
HW_set_32bit_reg():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:36
 *
 * a0:   addr_t reg_addr
 * a1:   uint32_t value
 */
HW_set_32bit_reg:
    sw a1, 0(a0)
80000c58:	00b52023          	sw	a1,0(a0) # 44000000 <RAM_SIZE+0x43f80000>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:37
    ret
80000c5c:	00008067          	ret

80000c60 <HW_get_32bit_reg>:
HW_get_32bit_reg():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:47
 *
 * R0:   addr_t reg_addr
 * @return          32 bits value read from the peripheral register.
 */
HW_get_32bit_reg:
    lw a0, 0(a0)
80000c60:	00052503          	lw	a0,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:48
    ret
80000c64:	00008067          	ret

80000c68 <HW_set_32bit_reg_field>:
HW_set_32bit_reg_field():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:60
 * a1:   int_fast8_t shift
 * a2:   uint32_t mask
 * a3:   uint32_t value
 */
HW_set_32bit_reg_field:
    mv t3, a3
80000c68:	00068e13          	mv	t3,a3
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:61
    sll t3, t3, a1
80000c6c:	00be1e33          	sll	t3,t3,a1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:62
    and  t3, t3, a2
80000c70:	00ce7e33          	and	t3,t3,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:63
    lw t1, 0(a0)
80000c74:	00052303          	lw	t1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:64
    mv t2, a2
80000c78:	00060393          	mv	t2,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:65
    not t2, t2
80000c7c:	fff3c393          	not	t2,t2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:66
    and t1, t1, t2
80000c80:	00737333          	and	t1,t1,t2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:67
    or t1, t1, t3
80000c84:	01c36333          	or	t1,t1,t3
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:68
    sw t1, 0(a0)
80000c88:	00652023          	sw	t1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:69
    ret
80000c8c:	00008067          	ret

80000c90 <HW_get_32bit_reg_field>:
HW_get_32bit_reg_field():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:83
 *
 * @return          32 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_32bit_reg_field:
    lw a0, 0(a0)
80000c90:	00052503          	lw	a0,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:84
    and a0, a0, a2
80000c94:	00c57533          	and	a0,a0,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:85
    srl a0, a0, a1
80000c98:	00b55533          	srl	a0,a0,a1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:86
    ret
80000c9c:	00008067          	ret

80000ca0 <HW_set_16bit_reg>:
HW_set_16bit_reg():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:96
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast16_t value
 */
HW_set_16bit_reg:
    sh a1, 0(a0)
80000ca0:	00b51023          	sh	a1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:97
    ret
80000ca4:	00008067          	ret

80000ca8 <HW_get_16bit_reg>:
HW_get_16bit_reg():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:107
 *
 * a0:   addr_t reg_addr
 * @return          16 bits value read from the peripheral register.
 */
HW_get_16bit_reg:
    lh a0, (a0)
80000ca8:	00051503          	lh	a0,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:108
    ret
80000cac:	00008067          	ret

80000cb0 <HW_set_16bit_reg_field>:
HW_set_16bit_reg_field():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:121
 * a2:   uint_fast16_t mask
 * a3:   uint_fast16_t value
 * @param value     Value to be written in the specified field.
 */
HW_set_16bit_reg_field:
    mv t3, a3
80000cb0:	00068e13          	mv	t3,a3
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:122
    sll t3, t3, a1
80000cb4:	00be1e33          	sll	t3,t3,a1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:123
    and  t3, t3, a2
80000cb8:	00ce7e33          	and	t3,t3,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:124
    lh t1, 0(a0)
80000cbc:	00051303          	lh	t1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:125
    mv t2, a2
80000cc0:	00060393          	mv	t2,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:126
    not t2, t2
80000cc4:	fff3c393          	not	t2,t2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:127
    and t1, t1, t2
80000cc8:	00737333          	and	t1,t1,t2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:128
    or t1, t1, t3
80000ccc:	01c36333          	or	t1,t1,t3
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:129
    sh t1, 0(a0)
80000cd0:	00651023          	sh	t1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:130
    ret
80000cd4:	00008067          	ret

80000cd8 <HW_get_16bit_reg_field>:
HW_get_16bit_reg_field():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:144
 *
 * @return          16 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_16bit_reg_field:
    lh a0, 0(a0)
80000cd8:	00051503          	lh	a0,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:145
    and a0, a0, a2
80000cdc:	00c57533          	and	a0,a0,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:146
    srl a0, a0, a1
80000ce0:	00b55533          	srl	a0,a0,a1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:147
    ret
80000ce4:	00008067          	ret

80000ce8 <HW_set_8bit_reg>:
HW_set_8bit_reg():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:157
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast8_t value
 */
HW_set_8bit_reg:
    sb a1, 0(a0)
80000ce8:	00b50023          	sb	a1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:158
    ret
80000cec:	00008067          	ret

80000cf0 <HW_get_8bit_reg>:
HW_get_8bit_reg():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:168
 *
 * a0:   addr_t reg_addr
 * @return          8 bits value read from the peripheral register.
 */
HW_get_8bit_reg:
    lb a0, 0(a0)
80000cf0:	00050503          	lb	a0,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:169
    ret
80000cf4:	00008067          	ret

80000cf8 <HW_set_8bit_reg_field>:
HW_set_8bit_reg_field():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:181
 * a1:   int_fast8_t shift
 * a2:   uint_fast8_t mask
 * a3:   uint_fast8_t value
 */
HW_set_8bit_reg_field:
    mv t3, a3
80000cf8:	00068e13          	mv	t3,a3
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:182
    sll t3, t3, a1
80000cfc:	00be1e33          	sll	t3,t3,a1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:183
    and  t3, t3, a2
80000d00:	00ce7e33          	and	t3,t3,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:184
    lb t1, 0(a0)
80000d04:	00050303          	lb	t1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:185
    mv t2, a2
80000d08:	00060393          	mv	t2,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:186
    not t2, t2
80000d0c:	fff3c393          	not	t2,t2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:187
    and t1, t1, t2
80000d10:	00737333          	and	t1,t1,t2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:188
    or t1, t1, t3
80000d14:	01c36333          	or	t1,t1,t3
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:189
    sb t1, 0(a0)
80000d18:	00650023          	sb	t1,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:190
    ret
80000d1c:	00008067          	ret

80000d20 <HW_get_8bit_reg_field>:
HW_get_8bit_reg_field():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:204
 *
 * @return          8 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_8bit_reg_field:
    lb a0, 0(a0)
80000d20:	00050503          	lb	a0,0(a0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:205
    and a0, a0, a2
80000d24:	00c57533          	and	a0,a0,a2
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:206
    srl a0, a0, a1
80000d28:	00b55533          	srl	a0,a0,a1
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../hal/hw_reg_access.S:207
    ret
80000d2c:	00008067          	ret

80000d30 <UART_init>:
UART_init():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:46
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
80000d30:	fd010113          	addi	sp,sp,-48
80000d34:	02112623          	sw	ra,44(sp)
80000d38:	02812423          	sw	s0,40(sp)
80000d3c:	03010413          	addi	s0,sp,48
80000d40:	fca42e23          	sw	a0,-36(s0)
80000d44:	fcb42c23          	sw	a1,-40(s0)
80000d48:	00060793          	mv	a5,a2
80000d4c:	00068713          	mv	a4,a3
80000d50:	fcf41b23          	sh	a5,-42(s0)
80000d54:	00070793          	mv	a5,a4
80000d58:	fcf40aa3          	sb	a5,-43(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:53
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )

    if( ( this_uart != NULL_INSTANCE ) &&
80000d5c:	fdc42783          	lw	a5,-36(s0)
80000d60:	0c078a63          	beqz	a5,80000e34 <UART_init+0x104>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:53 (discriminator 1)
80000d64:	fd544703          	lbu	a4,-43(s0)
80000d68:	00700793          	li	a5,7
80000d6c:	0ce7e463          	bltu	a5,a4,80000e34 <UART_init+0x104>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:54
        ( line_config <= MAX_LINE_CONFIG ) &&
80000d70:	fd645703          	lhu	a4,-42(s0)
80000d74:	000027b7          	lui	a5,0x2
80000d78:	0af77e63          	bleu	a5,a4,80000e34 <UART_init+0x104>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:60
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
80000d7c:	fd842783          	lw	a5,-40(s0)
80000d80:	00878713          	addi	a4,a5,8 # 2008 <HEAP_SIZE-0xdff8>
80000d84:	fd645783          	lhu	a5,-42(s0)
80000d88:	0ff7f793          	andi	a5,a5,255
80000d8c:	00078593          	mv	a1,a5
80000d90:	00070513          	mv	a0,a4
80000d94:	f55ff0ef          	jal	ra,80000ce8 <HW_set_8bit_reg>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:67
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
80000d98:	fd842783          	lw	a5,-40(s0)
80000d9c:	00c78693          	addi	a3,a5,12
80000da0:	fd544703          	lbu	a4,-43(s0)
80000da4:	fd645783          	lhu	a5,-42(s0)
80000da8:	4057d793          	srai	a5,a5,0x5
80000dac:	7f87f793          	andi	a5,a5,2040
80000db0:	00f767b3          	or	a5,a4,a5
80000db4:	00078593          	mv	a1,a5
80000db8:	00068513          	mv	a0,a3
80000dbc:	f2dff0ef          	jal	ra,80000ce8 <HW_set_8bit_reg>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:71
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
80000dc0:	fdc42783          	lw	a5,-36(s0)
80000dc4:	fd842703          	lw	a4,-40(s0)
80000dc8:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:94
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000dcc:	fdc42783          	lw	a5,-36(s0)
80000dd0:	0007a783          	lw	a5,0(a5)
80000dd4:	01078793          	addi	a5,a5,16
80000dd8:	00078513          	mv	a0,a5
80000ddc:	f15ff0ef          	jal	ra,80000cf0 <HW_get_8bit_reg>
80000de0:	00050793          	mv	a5,a0
80000de4:	0027f793          	andi	a5,a5,2
80000de8:	fef407a3          	sb	a5,-17(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:96
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
80000dec:	0380006f          	j	80000e24 <UART_init+0xf4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:98
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
80000df0:	fdc42783          	lw	a5,-36(s0)
80000df4:	0007a783          	lw	a5,0(a5)
80000df8:	00478793          	addi	a5,a5,4
80000dfc:	00078513          	mv	a0,a5
80000e00:	ef1ff0ef          	jal	ra,80000cf0 <HW_get_8bit_reg>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:99
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000e04:	fdc42783          	lw	a5,-36(s0)
80000e08:	0007a783          	lw	a5,0(a5)
80000e0c:	01078793          	addi	a5,a5,16
80000e10:	00078513          	mv	a0,a5
80000e14:	eddff0ef          	jal	ra,80000cf0 <HW_get_8bit_reg>
80000e18:	00050793          	mv	a5,a0
80000e1c:	0027f793          	andi	a5,a5,2
80000e20:	fef407a3          	sb	a5,-17(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:96
        while ( rx_full )
80000e24:	fef44783          	lbu	a5,-17(s0)
80000e28:	fc0794e3          	bnez	a5,80000df0 <UART_init+0xc0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:106
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
80000e2c:	fdc42783          	lw	a5,-36(s0)
80000e30:	00078223          	sb	zero,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:108
    }
}
80000e34:	00000013          	nop
80000e38:	02c12083          	lw	ra,44(sp)
80000e3c:	02812403          	lw	s0,40(sp)
80000e40:	03010113          	addi	sp,sp,48
80000e44:	00008067          	ret

80000e48 <UART_send>:
UART_send():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:121
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
80000e48:	fd010113          	addi	sp,sp,-48
80000e4c:	02112623          	sw	ra,44(sp)
80000e50:	02812423          	sw	s0,40(sp)
80000e54:	03010413          	addi	s0,sp,48
80000e58:	fca42e23          	sw	a0,-36(s0)
80000e5c:	fcb42c23          	sw	a1,-40(s0)
80000e60:	fcc42a23          	sw	a2,-44(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:129

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    HAL_ASSERT( tx_size > 0 )
      
    if( (this_uart != NULL_INSTANCE) &&
80000e64:	fdc42783          	lw	a5,-36(s0)
80000e68:	08078063          	beqz	a5,80000ee8 <UART_send+0xa0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:129 (discriminator 1)
80000e6c:	fd842783          	lw	a5,-40(s0)
80000e70:	06078c63          	beqz	a5,80000ee8 <UART_send+0xa0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:130
        (tx_buffer != NULL_BUFFER)   &&
80000e74:	fd442783          	lw	a5,-44(s0)
80000e78:	06078863          	beqz	a5,80000ee8 <UART_send+0xa0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:133
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
80000e7c:	fe042623          	sw	zero,-20(s0)
80000e80:	05c0006f          	j	80000edc <UART_send+0x94>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:137 (discriminator 1)
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000e84:	fdc42783          	lw	a5,-36(s0)
80000e88:	0007a783          	lw	a5,0(a5)
80000e8c:	01078793          	addi	a5,a5,16
80000e90:	00078513          	mv	a0,a5
80000e94:	e5dff0ef          	jal	ra,80000cf0 <HW_get_8bit_reg>
80000e98:	00050793          	mv	a5,a0
80000e9c:	0017f793          	andi	a5,a5,1
80000ea0:	fef405a3          	sb	a5,-21(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:139 (discriminator 1)
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
80000ea4:	feb44783          	lbu	a5,-21(s0)
80000ea8:	fc078ee3          	beqz	a5,80000e84 <UART_send+0x3c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:141 (discriminator 2)
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
80000eac:	fdc42783          	lw	a5,-36(s0)
80000eb0:	0007a683          	lw	a3,0(a5)
80000eb4:	fd842703          	lw	a4,-40(s0)
80000eb8:	fec42783          	lw	a5,-20(s0)
80000ebc:	00f707b3          	add	a5,a4,a5
80000ec0:	0007c783          	lbu	a5,0(a5)
80000ec4:	00078593          	mv	a1,a5
80000ec8:	00068513          	mv	a0,a3
80000ecc:	e1dff0ef          	jal	ra,80000ce8 <HW_set_8bit_reg>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:133 (discriminator 2)
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
80000ed0:	fec42783          	lw	a5,-20(s0)
80000ed4:	00178793          	addi	a5,a5,1
80000ed8:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:133 (discriminator 1)
80000edc:	fec42703          	lw	a4,-20(s0)
80000ee0:	fd442783          	lw	a5,-44(s0)
80000ee4:	faf760e3          	bltu	a4,a5,80000e84 <UART_send+0x3c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:145
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
80000ee8:	00000013          	nop
80000eec:	02c12083          	lw	ra,44(sp)
80000ef0:	02812403          	lw	s0,40(sp)
80000ef4:	03010113          	addi	sp,sp,48
80000ef8:	00008067          	ret

80000efc <UART_polled_tx_string>:
UART_polled_tx_string():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:239
UART_polled_tx_string
( 
    UART_instance_t * this_uart, 
    const uint8_t * p_sz_string
)
{
80000efc:	fd010113          	addi	sp,sp,-48
80000f00:	02112623          	sw	ra,44(sp)
80000f04:	02812423          	sw	s0,40(sp)
80000f08:	03010413          	addi	s0,sp,48
80000f0c:	fca42e23          	sw	a0,-36(s0)
80000f10:	fcb42c23          	sw	a1,-40(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:246
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
80000f14:	fdc42783          	lw	a5,-36(s0)
80000f18:	08078063          	beqz	a5,80000f98 <UART_polled_tx_string+0x9c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:246 (discriminator 1)
80000f1c:	fd842783          	lw	a5,-40(s0)
80000f20:	06078c63          	beqz	a5,80000f98 <UART_polled_tx_string+0x9c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:248
    {
        char_idx = 0U;
80000f24:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:249
        while( 0U != p_sz_string[char_idx] )
80000f28:	05c0006f          	j	80000f84 <UART_polled_tx_string+0x88>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:253 (discriminator 1)
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000f2c:	fdc42783          	lw	a5,-36(s0)
80000f30:	0007a783          	lw	a5,0(a5)
80000f34:	01078793          	addi	a5,a5,16
80000f38:	00078513          	mv	a0,a5
80000f3c:	db5ff0ef          	jal	ra,80000cf0 <HW_get_8bit_reg>
80000f40:	00050793          	mv	a5,a0
80000f44:	0017f793          	andi	a5,a5,1
80000f48:	fef405a3          	sb	a5,-21(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:255 (discriminator 1)
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
80000f4c:	feb44783          	lbu	a5,-21(s0)
80000f50:	fc078ee3          	beqz	a5,80000f2c <UART_polled_tx_string+0x30>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:257
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
80000f54:	fdc42783          	lw	a5,-36(s0)
80000f58:	0007a683          	lw	a3,0(a5)
80000f5c:	fd842703          	lw	a4,-40(s0)
80000f60:	fec42783          	lw	a5,-20(s0)
80000f64:	00f707b3          	add	a5,a4,a5
80000f68:	0007c783          	lbu	a5,0(a5)
80000f6c:	00078593          	mv	a1,a5
80000f70:	00068513          	mv	a0,a3
80000f74:	d75ff0ef          	jal	ra,80000ce8 <HW_set_8bit_reg>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:259
                              (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
80000f78:	fec42783          	lw	a5,-20(s0)
80000f7c:	00178793          	addi	a5,a5,1
80000f80:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:249
        while( 0U != p_sz_string[char_idx] )
80000f84:	fd842703          	lw	a4,-40(s0)
80000f88:	fec42783          	lw	a5,-20(s0)
80000f8c:	00f707b3          	add	a5,a4,a5
80000f90:	0007c783          	lbu	a5,0(a5)
80000f94:	f8079ce3          	bnez	a5,80000f2c <UART_polled_tx_string+0x30>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../drivers/CoreUARTapb/core_uart_apb.c:262
        }
    }
}
80000f98:	00000013          	nop
80000f9c:	02c12083          	lw	ra,44(sp)
80000fa0:	02812403          	lw	s0,40(sp)
80000fa4:	03010113          	addi	sp,sp,48
80000fa8:	00008067          	ret

80000fac <pvPortMalloc>:
pvPortMalloc():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:151
}
/*-----------------------------------------------------------*/


void *pvPortMalloc( size_t xWantedSize )
{
80000fac:	fc010113          	addi	sp,sp,-64
80000fb0:	02112e23          	sw	ra,60(sp)
80000fb4:	02812c23          	sw	s0,56(sp)
80000fb8:	04010413          	addi	s0,sp,64
80000fbc:	fca42623          	sw	a0,-52(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:154
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
80000fc0:	fe042223          	sw	zero,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:156

	vTaskSuspendAll();
80000fc4:	719000ef          	jal	ra,80001edc <vTaskSuspendAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:160
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
80000fc8:	9241a783          	lw	a5,-1756(gp) # 80002d04 <xHeapHasBeenInitialised.2777>
80000fcc:	00079863          	bnez	a5,80000fdc <pvPortMalloc+0x30>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:162
		{
			prvHeapInit();
80000fd0:	284000ef          	jal	ra,80001254 <prvHeapInit>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:163
			xHeapHasBeenInitialised = pdTRUE;
80000fd4:	00100713          	li	a4,1
80000fd8:	92e1a223          	sw	a4,-1756(gp) # 80002d04 <xHeapHasBeenInitialised.2777>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:168
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
80000fdc:	fcc42783          	lw	a5,-52(s0)
80000fe0:	02078a63          	beqz	a5,80001014 <pvPortMalloc+0x68>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:170
		{
			xWantedSize += heapSTRUCT_SIZE;
80000fe4:	00800793          	li	a5,8
80000fe8:	00078713          	mv	a4,a5
80000fec:	fcc42783          	lw	a5,-52(s0)
80000ff0:	00e787b3          	add	a5,a5,a4
80000ff4:	fcf42623          	sw	a5,-52(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:173

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
80000ff8:	fcc42783          	lw	a5,-52(s0)
80000ffc:	0037f793          	andi	a5,a5,3
80001000:	00078a63          	beqz	a5,80001014 <pvPortMalloc+0x68>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:176
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80001004:	fcc42783          	lw	a5,-52(s0)
80001008:	ffc7f793          	andi	a5,a5,-4
8000100c:	00478793          	addi	a5,a5,4
80001010:	fcf42623          	sw	a5,-52(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:180
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
80001014:	fcc42783          	lw	a5,-52(s0)
80001018:	14078463          	beqz	a5,80001160 <pvPortMalloc+0x1b4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:180 (discriminator 1)
8000101c:	fcc42703          	lw	a4,-52(s0)
80001020:	000197b7          	lui	a5,0x19
80001024:	ffb78793          	addi	a5,a5,-5 # 18ffb <HEAP_SIZE+0x8ffb>
80001028:	12e7ec63          	bltu	a5,a4,80001160 <pvPortMalloc+0x1b4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:184
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
8000102c:	91418793          	addi	a5,gp,-1772 # 80002cf4 <xStart>
80001030:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:185
			pxBlock = xStart.pxNextFreeBlock;
80001034:	9141a783          	lw	a5,-1772(gp) # 80002cf4 <xStart>
80001038:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:186
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
8000103c:	0180006f          	j	80001054 <pvPortMalloc+0xa8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:188
			{
				pxPreviousBlock = pxBlock;
80001040:	fec42783          	lw	a5,-20(s0)
80001044:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:189
				pxBlock = pxBlock->pxNextFreeBlock;
80001048:	fec42783          	lw	a5,-20(s0)
8000104c:	0007a783          	lw	a5,0(a5)
80001050:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:186
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
80001054:	fec42783          	lw	a5,-20(s0)
80001058:	0047a783          	lw	a5,4(a5)
8000105c:	fcc42703          	lw	a4,-52(s0)
80001060:	00e7f863          	bleu	a4,a5,80001070 <pvPortMalloc+0xc4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:186 (discriminator 1)
80001064:	fec42783          	lw	a5,-20(s0)
80001068:	0007a783          	lw	a5,0(a5)
8000106c:	fc079ae3          	bnez	a5,80001040 <pvPortMalloc+0x94>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:193
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
80001070:	fec42703          	lw	a4,-20(s0)
80001074:	91c18793          	addi	a5,gp,-1764 # 80002cfc <xEnd>
80001078:	0ef70463          	beq	a4,a5,80001160 <pvPortMalloc+0x1b4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:197
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
8000107c:	fe842783          	lw	a5,-24(s0)
80001080:	0007a783          	lw	a5,0(a5)
80001084:	00800713          	li	a4,8
80001088:	00e787b3          	add	a5,a5,a4
8000108c:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:201

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
80001090:	fec42783          	lw	a5,-20(s0)
80001094:	0007a703          	lw	a4,0(a5)
80001098:	fe842783          	lw	a5,-24(s0)
8000109c:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:204

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
800010a0:	fec42783          	lw	a5,-20(s0)
800010a4:	0047a703          	lw	a4,4(a5)
800010a8:	fcc42783          	lw	a5,-52(s0)
800010ac:	40f707b3          	sub	a5,a4,a5
800010b0:	00800713          	li	a4,8
800010b4:	00171713          	slli	a4,a4,0x1
800010b8:	08f77663          	bleu	a5,a4,80001144 <pvPortMalloc+0x198>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:209
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
800010bc:	fec42703          	lw	a4,-20(s0)
800010c0:	fcc42783          	lw	a5,-52(s0)
800010c4:	00f707b3          	add	a5,a4,a5
800010c8:	fcf42e23          	sw	a5,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:213

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
800010cc:	fec42783          	lw	a5,-20(s0)
800010d0:	0047a703          	lw	a4,4(a5)
800010d4:	fcc42783          	lw	a5,-52(s0)
800010d8:	40f70733          	sub	a4,a4,a5
800010dc:	fdc42783          	lw	a5,-36(s0)
800010e0:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:214
					pxBlock->xBlockSize = xWantedSize;
800010e4:	fec42783          	lw	a5,-20(s0)
800010e8:	fcc42703          	lw	a4,-52(s0)
800010ec:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
800010f0:	fdc42783          	lw	a5,-36(s0)
800010f4:	0047a783          	lw	a5,4(a5)
800010f8:	fcf42c23          	sw	a5,-40(s0)
800010fc:	91418793          	addi	a5,gp,-1772 # 80002cf4 <xStart>
80001100:	fef42023          	sw	a5,-32(s0)
80001104:	0100006f          	j	80001114 <pvPortMalloc+0x168>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217 (discriminator 3)
80001108:	fe042783          	lw	a5,-32(s0)
8000110c:	0007a783          	lw	a5,0(a5)
80001110:	fef42023          	sw	a5,-32(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217 (discriminator 1)
80001114:	fe042783          	lw	a5,-32(s0)
80001118:	0007a783          	lw	a5,0(a5)
8000111c:	0047a783          	lw	a5,4(a5)
80001120:	fd842703          	lw	a4,-40(s0)
80001124:	fee7e2e3          	bltu	a5,a4,80001108 <pvPortMalloc+0x15c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:217 (discriminator 4)
80001128:	fe042783          	lw	a5,-32(s0)
8000112c:	0007a703          	lw	a4,0(a5)
80001130:	fdc42783          	lw	a5,-36(s0)
80001134:	00e7a023          	sw	a4,0(a5)
80001138:	fe042783          	lw	a5,-32(s0)
8000113c:	fdc42703          	lw	a4,-36(s0)
80001140:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:220
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
80001144:	800037b7          	lui	a5,0x80003
80001148:	be07a703          	lw	a4,-1056(a5) # 80002be0 <__stack_top+0xfffc6db0>
8000114c:	fec42783          	lw	a5,-20(s0)
80001150:	0047a783          	lw	a5,4(a5)
80001154:	40f70733          	sub	a4,a4,a5
80001158:	800037b7          	lui	a5,0x80003
8000115c:	bee7a023          	sw	a4,-1056(a5) # 80002be0 <__stack_top+0xfffc6db0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:226
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
80001160:	5a5000ef          	jal	ra,80001f04 <xTaskResumeAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:230

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
80001164:	fe442783          	lw	a5,-28(s0)
80001168:	00079463          	bnez	a5,80001170 <pvPortMalloc+0x1c4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:233
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
8000116c:	04d010ef          	jal	ra,800029b8 <vApplicationMallocFailedHook>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:238
		}
	}
	#endif

	return pvReturn;
80001170:	fe442783          	lw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:239
}
80001174:	00078513          	mv	a0,a5
80001178:	03c12083          	lw	ra,60(sp)
8000117c:	03812403          	lw	s0,56(sp)
80001180:	04010113          	addi	sp,sp,64
80001184:	00008067          	ret

80001188 <vPortFree>:
vPortFree():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:243
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
80001188:	fd010113          	addi	sp,sp,-48
8000118c:	02112623          	sw	ra,44(sp)
80001190:	02812423          	sw	s0,40(sp)
80001194:	03010413          	addi	s0,sp,48
80001198:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:244
uint8_t *puc = ( uint8_t * ) pv;
8000119c:	fdc42783          	lw	a5,-36(s0)
800011a0:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:247
BlockLink_t *pxLink;

	if( pv != NULL )
800011a4:	fdc42783          	lw	a5,-36(s0)
800011a8:	08078c63          	beqz	a5,80001240 <vPortFree+0xb8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:251
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
800011ac:	00800793          	li	a5,8
800011b0:	40f007b3          	neg	a5,a5
800011b4:	fe842703          	lw	a4,-24(s0)
800011b8:	00f707b3          	add	a5,a4,a5
800011bc:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:255

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
800011c0:	fe842783          	lw	a5,-24(s0)
800011c4:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:257

		vTaskSuspendAll();
800011c8:	515000ef          	jal	ra,80001edc <vTaskSuspendAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
800011cc:	fe442783          	lw	a5,-28(s0)
800011d0:	0047a783          	lw	a5,4(a5)
800011d4:	fef42023          	sw	a5,-32(s0)
800011d8:	91418793          	addi	a5,gp,-1772 # 80002cf4 <xStart>
800011dc:	fef42623          	sw	a5,-20(s0)
800011e0:	0100006f          	j	800011f0 <vPortFree+0x68>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260 (discriminator 3)
800011e4:	fec42783          	lw	a5,-20(s0)
800011e8:	0007a783          	lw	a5,0(a5)
800011ec:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260 (discriminator 1)
800011f0:	fec42783          	lw	a5,-20(s0)
800011f4:	0007a783          	lw	a5,0(a5)
800011f8:	0047a783          	lw	a5,4(a5)
800011fc:	fe042703          	lw	a4,-32(s0)
80001200:	fee7e2e3          	bltu	a5,a4,800011e4 <vPortFree+0x5c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:260 (discriminator 4)
80001204:	fec42783          	lw	a5,-20(s0)
80001208:	0007a703          	lw	a4,0(a5)
8000120c:	fe442783          	lw	a5,-28(s0)
80001210:	00e7a023          	sw	a4,0(a5)
80001214:	fec42783          	lw	a5,-20(s0)
80001218:	fe442703          	lw	a4,-28(s0)
8000121c:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:261 (discriminator 4)
			xFreeBytesRemaining += pxLink->xBlockSize;
80001220:	fe442783          	lw	a5,-28(s0)
80001224:	0047a703          	lw	a4,4(a5)
80001228:	800037b7          	lui	a5,0x80003
8000122c:	be07a783          	lw	a5,-1056(a5) # 80002be0 <__stack_top+0xfffc6db0>
80001230:	00f70733          	add	a4,a4,a5
80001234:	800037b7          	lui	a5,0x80003
80001238:	bee7a023          	sw	a4,-1056(a5) # 80002be0 <__stack_top+0xfffc6db0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:264 (discriminator 4)
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
8000123c:	4c9000ef          	jal	ra,80001f04 <xTaskResumeAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:266
	}
}
80001240:	00000013          	nop
80001244:	02c12083          	lw	ra,44(sp)
80001248:	02812403          	lw	s0,40(sp)
8000124c:	03010113          	addi	sp,sp,48
80001250:	00008067          	ret

80001254 <prvHeapInit>:
prvHeapInit():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:282
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
80001254:	fe010113          	addi	sp,sp,-32
80001258:	00812e23          	sw	s0,28(sp)
8000125c:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:287
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
80001260:	800037b7          	lui	a5,0x80003
80001264:	d5478793          	addi	a5,a5,-684 # 80002d54 <__stack_top+0xfffc6f24>
80001268:	ffc7f793          	andi	a5,a5,-4
8000126c:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:291

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
80001270:	fec42703          	lw	a4,-20(s0)
80001274:	90e1aa23          	sw	a4,-1772(gp) # 80002cf4 <xStart>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:292
	xStart.xBlockSize = ( size_t ) 0;
80001278:	91418793          	addi	a5,gp,-1772 # 80002cf4 <xStart>
8000127c:	0007a223          	sw	zero,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:295

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
80001280:	91c18793          	addi	a5,gp,-1764 # 80002cfc <xEnd>
80001284:	00019737          	lui	a4,0x19
80001288:	ffc70713          	addi	a4,a4,-4 # 18ffc <HEAP_SIZE+0x8ffc>
8000128c:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:296
	xEnd.pxNextFreeBlock = NULL;
80001290:	9001ae23          	sw	zero,-1764(gp) # 80002cfc <xEnd>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:300

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
80001294:	fec42783          	lw	a5,-20(s0)
80001298:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:301
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
8000129c:	fe842783          	lw	a5,-24(s0)
800012a0:	00019737          	lui	a4,0x19
800012a4:	ffc70713          	addi	a4,a4,-4 # 18ffc <HEAP_SIZE+0x8ffc>
800012a8:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:302
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
800012ac:	fe842783          	lw	a5,-24(s0)
800012b0:	91c18713          	addi	a4,gp,-1764 # 80002cfc <xEnd>
800012b4:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/MemMang/heap_2.c:303
}
800012b8:	00000013          	nop
800012bc:	01c12403          	lw	s0,28(sp)
800012c0:	02010113          	addi	sp,sp,32
800012c4:	00008067          	ret

800012c8 <raise_soft_interrupt>:
raise_soft_interrupt():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:227
/*==============================================================================
 * The function raise_soft_interrupt() raises a synchronous software interrupt by
 * writing into the MSIP register.
 */
static inline void raise_soft_interrupt()
{
800012c8:	fe010113          	addi	sp,sp,-32
800012cc:	00812e23          	sw	s0,28(sp)
800012d0:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:228
    unsigned long hart_id = read_csr(mhartid);
800012d4:	f14027f3          	csrr	a5,mhartid
800012d8:	fef42623          	sw	a5,-20(s0)
800012dc:	fec42783          	lw	a5,-20(s0)
800012e0:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:231

    /*You need to make sure that the global interrupt is enabled*/
    set_csr(mie, MIP_MSIP);       /*Enable software interrupt bit */
800012e4:	304467f3          	csrrsi	a5,mie,8
800012e8:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:232
    PRCI->MSIP[hart_id] = 0x01;   /*raise soft interrupt for hart0*/
800012ec:	44000737          	lui	a4,0x44000
800012f0:	fe842783          	lw	a5,-24(s0)
800012f4:	00279793          	slli	a5,a5,0x2
800012f8:	00f707b3          	add	a5,a4,a5
800012fc:	00100713          	li	a4,1
80001300:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:233
}
80001304:	00000013          	nop
80001308:	01c12403          	lw	s0,28(sp)
8000130c:	02010113          	addi	sp,sp,32
80001310:	00008067          	ret

80001314 <vPortEnterCritical>:
vPortEnterCritical():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:132
 * Used to catch tasks that attempt to return from their implementing function.
 */
static void prvTaskExitError( void );

void vPortEnterCritical( void )
{
80001314:	ff010113          	addi	sp,sp,-16
80001318:	00812623          	sw	s0,12(sp)
8000131c:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:133
	portDISABLE_INTERRUPTS();
80001320:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:134
	uxCriticalNesting++;
80001324:	800037b7          	lui	a5,0x80003
80001328:	be47a783          	lw	a5,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
8000132c:	00178713          	addi	a4,a5,1
80001330:	800037b7          	lui	a5,0x80003
80001334:	bee7a223          	sw	a4,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:135
}
80001338:	00000013          	nop
8000133c:	00c12403          	lw	s0,12(sp)
80001340:	01010113          	addi	sp,sp,16
80001344:	00008067          	ret

80001348 <vPortExitCritical>:
vPortExitCritical():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:139
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
80001348:	ff010113          	addi	sp,sp,-16
8000134c:	00812623          	sw	s0,12(sp)
80001350:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:140
	uxCriticalNesting--;
80001354:	800037b7          	lui	a5,0x80003
80001358:	be47a783          	lw	a5,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
8000135c:	fff78713          	addi	a4,a5,-1
80001360:	800037b7          	lui	a5,0x80003
80001364:	bee7a223          	sw	a4,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:141
	if( uxCriticalNesting == 0 )
80001368:	800037b7          	lui	a5,0x80003
8000136c:	be47a783          	lw	a5,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
80001370:	00079463          	bnez	a5,80001378 <vPortExitCritical+0x30>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:143
	{
		portENABLE_INTERRUPTS();
80001374:	30046073          	csrsi	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:145
	}
}
80001378:	00000013          	nop
8000137c:	00c12403          	lw	s0,12(sp)
80001380:	01010113          	addi	sp,sp,16
80001384:	00008067          	ret

80001388 <prvSetNextTimerInterrupt>:
prvSetNextTimerInterrupt():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:151
/*-----------------------------------------------------------*/

/* Sets the next timer interrupt
 * Reads previous timer compare register, and adds tickrate */
static void prvSetNextTimerInterrupt(void)
{
80001388:	fe010113          	addi	sp,sp,-32
8000138c:	00812e23          	sw	s0,28(sp)
80001390:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:154
	uint64_t time;

	time = mtime->val_low;
80001394:	80003637          	lui	a2,0x80003
80001398:	be862603          	lw	a2,-1048(a2) # 80002be8 <__stack_top+0xfffc6db8>
8000139c:	00062603          	lw	a2,0(a2)
800013a0:	fec42423          	sw	a2,-24(s0)
800013a4:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:155
	time |= ((uint64_t)mtime->val_high << 32);
800013a8:	80003637          	lui	a2,0x80003
800013ac:	be862603          	lw	a2,-1048(a2) # 80002be8 <__stack_top+0xfffc6db8>
800013b0:	00462603          	lw	a2,4(a2)
800013b4:	00060693          	mv	a3,a2
800013b8:	00000713          	li	a4,0
800013bc:	00069813          	slli	a6,a3,0x0
800013c0:	00000793          	li	a5,0
800013c4:	fe842703          	lw	a4,-24(s0)
800013c8:	00f76733          	or	a4,a4,a5
800013cc:	fee42423          	sw	a4,-24(s0)
800013d0:	fec42703          	lw	a4,-20(s0)
800013d4:	010767b3          	or	a5,a4,a6
800013d8:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:157

	time += (configCPU_CLOCK_HZ / configTICK_RATE_HZ);
800013dc:	fe842683          	lw	a3,-24(s0)
800013e0:	fec42703          	lw	a4,-20(s0)
800013e4:	000145b7          	lui	a1,0x14
800013e8:	43858593          	addi	a1,a1,1080 # 14438 <HEAP_SIZE+0x4438>
800013ec:	00000613          	li	a2,0
800013f0:	00b687b3          	add	a5,a3,a1
800013f4:	00078513          	mv	a0,a5
800013f8:	00d53533          	sltu	a0,a0,a3
800013fc:	00c70833          	add	a6,a4,a2
80001400:	01050733          	add	a4,a0,a6
80001404:	00070813          	mv	a6,a4
80001408:	fef42423          	sw	a5,-24(s0)
8000140c:	ff042623          	sw	a6,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:159

	mtimecmp->val_low = (uint32_t)(time & 0xFFFFFFFF);
80001410:	800037b7          	lui	a5,0x80003
80001414:	bec7a783          	lw	a5,-1044(a5) # 80002bec <__stack_top+0xfffc6dbc>
80001418:	fe842703          	lw	a4,-24(s0)
8000141c:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:160
	mtimecmp->val_high = (uint32_t)((time >> 32) & 0xFFFFFFFF);
80001420:	fec42783          	lw	a5,-20(s0)
80001424:	0007d313          	srli	t1,a5,0x0
80001428:	00000393          	li	t2,0
8000142c:	800037b7          	lui	a5,0x80003
80001430:	bec7a783          	lw	a5,-1044(a5) # 80002bec <__stack_top+0xfffc6dbc>
80001434:	00030713          	mv	a4,t1
80001438:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:163

	/* Enable timer interrupt */
	__asm volatile("csrs mie,%0"::"r"(0x80));
8000143c:	08000793          	li	a5,128
80001440:	3047a073          	csrs	mie,a5
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:164
}
80001444:	00000013          	nop
80001448:	01c12403          	lw	s0,28(sp)
8000144c:	02010113          	addi	sp,sp,32
80001450:	00008067          	ret

80001454 <vPortSetupTimer>:
vPortSetupTimer():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:169
/*-----------------------------------------------------------*/

/* Sets and enable the timer interrupt */
void vPortSetupTimer(void)
{
80001454:	fe010113          	addi	sp,sp,-32
80001458:	00812e23          	sw	s0,28(sp)
8000145c:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:172
	uint64_t time;

	time = mtime->val_low;
80001460:	80003637          	lui	a2,0x80003
80001464:	be862603          	lw	a2,-1048(a2) # 80002be8 <__stack_top+0xfffc6db8>
80001468:	00062603          	lw	a2,0(a2)
8000146c:	fec42423          	sw	a2,-24(s0)
80001470:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:173
	time |= ((uint64_t)mtime->val_high << 32);
80001474:	80003637          	lui	a2,0x80003
80001478:	be862603          	lw	a2,-1048(a2) # 80002be8 <__stack_top+0xfffc6db8>
8000147c:	00462603          	lw	a2,4(a2)
80001480:	00060693          	mv	a3,a2
80001484:	00000713          	li	a4,0
80001488:	00069813          	slli	a6,a3,0x0
8000148c:	00000793          	li	a5,0
80001490:	fe842703          	lw	a4,-24(s0)
80001494:	00f76733          	or	a4,a4,a5
80001498:	fee42423          	sw	a4,-24(s0)
8000149c:	fec42703          	lw	a4,-20(s0)
800014a0:	010767b3          	or	a5,a4,a6
800014a4:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:175

	time += (configCPU_CLOCK_HZ / configTICK_RATE_HZ);
800014a8:	fe842683          	lw	a3,-24(s0)
800014ac:	fec42703          	lw	a4,-20(s0)
800014b0:	000145b7          	lui	a1,0x14
800014b4:	43858593          	addi	a1,a1,1080 # 14438 <HEAP_SIZE+0x4438>
800014b8:	00000613          	li	a2,0
800014bc:	00b687b3          	add	a5,a3,a1
800014c0:	00078513          	mv	a0,a5
800014c4:	00d53533          	sltu	a0,a0,a3
800014c8:	00c70833          	add	a6,a4,a2
800014cc:	01050733          	add	a4,a0,a6
800014d0:	00070813          	mv	a6,a4
800014d4:	fef42423          	sw	a5,-24(s0)
800014d8:	ff042623          	sw	a6,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:177

	mtimecmp->val_low = (uint32_t)(time & 0xFFFFFFFF);
800014dc:	800037b7          	lui	a5,0x80003
800014e0:	bec7a783          	lw	a5,-1044(a5) # 80002bec <__stack_top+0xfffc6dbc>
800014e4:	fe842703          	lw	a4,-24(s0)
800014e8:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:178
	mtimecmp->val_high = (uint32_t)((time >> 32) & 0xFFFFFFFF);
800014ec:	fec42783          	lw	a5,-20(s0)
800014f0:	0007d313          	srli	t1,a5,0x0
800014f4:	00000393          	li	t2,0
800014f8:	800037b7          	lui	a5,0x80003
800014fc:	bec7a783          	lw	a5,-1044(a5) # 80002bec <__stack_top+0xfffc6dbc>
80001500:	00030713          	mv	a4,t1
80001504:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:182


	/* Enable timer interrupt */
	__asm volatile("csrs mie,%0"::"r"(0x80));
80001508:	08000793          	li	a5,128
8000150c:	3047a073          	csrs	mie,a5
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:183
}
80001510:	00000013          	nop
80001514:	01c12403          	lw	s0,28(sp)
80001518:	02010113          	addi	sp,sp,32
8000151c:	00008067          	ret

80001520 <prvTaskExitError>:
prvTaskExitError():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:187
/*-----------------------------------------------------------*/

void prvTaskExitError( void )
{
80001520:	ff010113          	addi	sp,sp,-16
80001524:	00812623          	sw	s0,12(sp)
80001528:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:194
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
8000152c:	800037b7          	lui	a5,0x80003
80001530:	be47a703          	lw	a4,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
80001534:	fff00793          	li	a5,-1
80001538:	00f70663          	beq	a4,a5,80001544 <prvTaskExitError+0x24>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:194 (discriminator 1)
8000153c:	30047073          	csrci	mstatus,8
80001540:	0000006f          	j	80001540 <prvTaskExitError+0x20>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:195
	portDISABLE_INTERRUPTS();
80001544:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:196 (discriminator 2)
	for( ;; );
80001548:	0000006f          	j	80001548 <prvTaskExitError+0x28>

8000154c <pxPortInitialiseStack>:
pxPortInitialiseStack():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:220

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
8000154c:	fe010113          	addi	sp,sp,-32
80001550:	00812e23          	sw	s0,28(sp)
80001554:	02010413          	addi	s0,sp,32
80001558:	fea42623          	sw	a0,-20(s0)
8000155c:	feb42423          	sw	a1,-24(s0)
80001560:	fec42223          	sw	a2,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:224
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	register int *tp asm("x3");
	pxTopOfStack--;
80001564:	fec42783          	lw	a5,-20(s0)
80001568:	ffc78793          	addi	a5,a5,-4
8000156c:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:225
	*pxTopOfStack = (portSTACK_TYPE)pxCode;			/* Start address */
80001570:	fe842703          	lw	a4,-24(s0)
80001574:	fec42783          	lw	a5,-20(s0)
80001578:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:226
	pxTopOfStack -= 22;
8000157c:	fec42783          	lw	a5,-20(s0)
80001580:	fa878793          	addi	a5,a5,-88
80001584:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:227
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;	/* Register a0 */
80001588:	fe442703          	lw	a4,-28(s0)
8000158c:	fec42783          	lw	a5,-20(s0)
80001590:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:228
	pxTopOfStack -= 6;
80001594:	fec42783          	lw	a5,-20(s0)
80001598:	fe878793          	addi	a5,a5,-24
8000159c:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:229
	*pxTopOfStack = (portSTACK_TYPE)tp; /* Register thread pointer */
800015a0:	00018793          	mv	a5,gp
800015a4:	00078713          	mv	a4,a5
800015a8:	fec42783          	lw	a5,-20(s0)
800015ac:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:230
	pxTopOfStack -= 3;
800015b0:	fec42783          	lw	a5,-20(s0)
800015b4:	ff478793          	addi	a5,a5,-12
800015b8:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:231
	*pxTopOfStack = (portSTACK_TYPE)prvTaskExitError; /* Register ra */
800015bc:	800017b7          	lui	a5,0x80001
800015c0:	52078713          	addi	a4,a5,1312 # 80001520 <__stack_top+0xfffc56f0>
800015c4:	fec42783          	lw	a5,-20(s0)
800015c8:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:233

	return pxTopOfStack;
800015cc:	fec42783          	lw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:234
}
800015d0:	00078513          	mv	a0,a5
800015d4:	01c12403          	lw	s0,28(sp)
800015d8:	02010113          	addi	sp,sp,32
800015dc:	00008067          	ret

800015e0 <SysTick_Handler>:
SysTick_Handler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:238
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void )
{
800015e0:	ff010113          	addi	sp,sp,-16
800015e4:	00112623          	sw	ra,12(sp)
800015e8:	00812423          	sw	s0,8(sp)
800015ec:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:241
	/*Save Context*/
	{
		__asm volatile("lw	t0, pxCurrentTCB");
800015f0:	92c1a283          	lw	t0,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:242
		__asm volatile("sw	a2, 0x0(t0)");
800015f4:	00c2a023          	sw	a2,0(t0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:246
	}

	/* Increment the RTOS tick. */
	prvSetNextTimerInterrupt();
800015f8:	d91ff0ef          	jal	ra,80001388 <prvSetNextTimerInterrupt>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:249

	/*Switch task */
	if( xTaskIncrementTick() != pdFALSE )
800015fc:	269000ef          	jal	ra,80002064 <xTaskIncrementTick>
80001600:	00050793          	mv	a5,a0
80001604:	00078463          	beqz	a5,8000160c <SysTick_Handler+0x2c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:251
	{
		vTaskSwitchContext();
80001608:	449000ef          	jal	ra,80002250 <vTaskSwitchContext>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:256
	}

	/*Restore Context*/
	{
		__asm volatile("lw	sp, pxCurrentTCB");
8000160c:	92c1a103          	lw	sp,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:257
		__asm volatile("lw	sp, 0x0(sp)");
80001610:	00012103          	lw	sp,0(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:259

		__asm volatile("lw	t0, 31 * 4(sp)");
80001614:	07c12283          	lw	t0,124(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:260
		__asm volatile("csrw	mepc, t0");
80001618:	34129073          	csrw	mepc,t0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:262

		__asm volatile("lw	x1, 0x0(sp)");
8000161c:	00012083          	lw	ra,0(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:263
		__asm volatile("lw   x4, 3 * 4(sp)");
80001620:	00c12203          	lw	tp,12(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:264
		__asm volatile("lw   x5, 4 * 4(sp)");
80001624:	01012283          	lw	t0,16(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:265
		__asm volatile("lw   x6, 5 * 4(sp)");
80001628:	01412303          	lw	t1,20(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:266
		__asm volatile("lw   x7, 6 * 4(sp)");
8000162c:	01812383          	lw	t2,24(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:267
		__asm volatile("lw   x8, 7 * 4(sp)");
80001630:	01c12403          	lw	s0,28(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:268
		__asm volatile("lw   x9, 8 * 4(sp)");
80001634:	02012483          	lw	s1,32(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:269
		__asm volatile("lw   x10, 9 * 4(sp)");
80001638:	02412503          	lw	a0,36(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:270
		__asm volatile("lw   x11, 10 * 4(sp)");
8000163c:	02812583          	lw	a1,40(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:271
		__asm volatile("lw   x12, 11 * 4(sp)");
80001640:	02c12603          	lw	a2,44(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:272
		__asm volatile("lw   x13, 12 * 4(sp)");
80001644:	03012683          	lw	a3,48(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:273
		__asm volatile("lw   x14, 13 * 4(sp)");
80001648:	03412703          	lw	a4,52(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:274
		__asm volatile("lw   x15, 14 * 4(sp)");
8000164c:	03812783          	lw	a5,56(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:275
		__asm volatile("lw   x16, 15 * 4(sp)");
80001650:	03c12803          	lw	a6,60(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:276
		__asm volatile("lw   x17, 16 * 4(sp)");
80001654:	04012883          	lw	a7,64(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:277
		__asm volatile("lw   x18, 17 * 4(sp)");
80001658:	04412903          	lw	s2,68(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:278
		__asm volatile("lw   x19, 18 * 4(sp)");
8000165c:	04812983          	lw	s3,72(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:279
		__asm volatile("lw   x20, 19 * 4(sp)");
80001660:	04c12a03          	lw	s4,76(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:280
		__asm volatile("lw   x21, 20 * 4(sp)");
80001664:	05012a83          	lw	s5,80(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:281
		__asm volatile("lw   x22, 21 * 4(sp)");
80001668:	05412b03          	lw	s6,84(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:282
		__asm volatile("lw   x23, 22 * 4(sp)");
8000166c:	05812b83          	lw	s7,88(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:283
		__asm volatile("lw   x24, 23 * 4(sp)");
80001670:	05c12c03          	lw	s8,92(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:284
		__asm volatile("lw   x25, 24 * 4(sp)");
80001674:	06012c83          	lw	s9,96(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:285
		__asm volatile("lw   x26, 25 * 4(sp)");
80001678:	06412d03          	lw	s10,100(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:286
		__asm volatile("lw   x27, 26 * 4(sp)");
8000167c:	06812d83          	lw	s11,104(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:287
		__asm volatile("lw   x28, 27 * 4(sp)");
80001680:	06c12e03          	lw	t3,108(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:288
		__asm volatile("lw   x29, 28 * 4(sp)");
80001684:	07012e83          	lw	t4,112(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:289
		__asm volatile("lw   x30, 29 * 4(sp)");
80001688:	07412f03          	lw	t5,116(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:290
		__asm volatile("lw   x31, 30 * 4(sp)");
8000168c:	07812f83          	lw	t6,120(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:292

		__asm volatile("addi	sp, sp, 4 * 32");
80001690:	08010113          	addi	sp,sp,128
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:294

		__asm volatile("mret");
80001694:	30200073          	mret
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:296
	}
}
80001698:	00000013          	nop
8000169c:	00c12083          	lw	ra,12(sp)
800016a0:	00812403          	lw	s0,8(sp)
800016a4:	01010113          	addi	sp,sp,16
800016a8:	00008067          	ret

800016ac <xPortStartScheduler>:
xPortStartScheduler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:299
uint32_t g_startscheduler = 0;
BaseType_t xPortStartScheduler( void )
{
800016ac:	ff010113          	addi	sp,sp,-16
800016b0:	00112623          	sw	ra,12(sp)
800016b4:	00812423          	sw	s0,8(sp)
800016b8:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:300
	vPortSetupTimer();
800016bc:	d99ff0ef          	jal	ra,80001454 <vPortSetupTimer>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:301
	uxCriticalNesting = 0;
800016c0:	800037b7          	lui	a5,0x80003
800016c4:	be07a223          	sw	zero,-1052(a5) # 80002be4 <__stack_top+0xfffc6db4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:302
	g_startscheduler = 1;
800016c8:	00100713          	li	a4,1
800016cc:	92e1a423          	sw	a4,-1752(gp) # 80002d08 <g_startscheduler>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:303
	__enable_irq();
800016d0:	cb1fe0ef          	jal	ra,80000380 <__enable_irq>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:305

	raise_soft_interrupt();
800016d4:	bf5ff0ef          	jal	ra,800012c8 <raise_soft_interrupt>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:308

	/*Should not get here*/
	return pdFALSE;
800016d8:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:309
}
800016dc:	00078513          	mv	a0,a5
800016e0:	00c12083          	lw	ra,12(sp)
800016e4:	00812403          	lw	s0,8(sp)
800016e8:	01010113          	addi	sp,sp,16
800016ec:	00008067          	ret

800016f0 <Software_IRQHandler>:
Software_IRQHandler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:312

void Software_IRQHandler(void)
{
800016f0:	ff010113          	addi	sp,sp,-16
800016f4:	00112623          	sw	ra,12(sp)
800016f8:	00812423          	sw	s0,8(sp)
800016fc:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:313
	if(1 == g_startscheduler)
80001700:	9281a703          	lw	a4,-1752(gp) # 80002d08 <g_startscheduler>
80001704:	00100793          	li	a5,1
80001708:	00f71863          	bne	a4,a5,80001718 <Software_IRQHandler+0x28>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:315
	{
		g_startscheduler = 2; //skip the save n switch context first time when scheduler is starting.
8000170c:	00200713          	li	a4,2
80001710:	92e1a423          	sw	a4,-1752(gp) # 80002d08 <g_startscheduler>
80001714:	0100006f          	j	80001724 <Software_IRQHandler+0x34>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:321
	}
	else
	{
		/*Save Context*/
		{
			__asm volatile("lw	t0, pxCurrentTCB");
80001718:	92c1a283          	lw	t0,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:322
			__asm volatile("sw	a2, 0x0(t0)");
8000171c:	00c2a023          	sw	a2,0(t0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:325
		}

		vTaskSwitchContext();
80001720:	331000ef          	jal	ra,80002250 <vTaskSwitchContext>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:329
	}

	// Moved by Imperas (was previously causing corruption of a5)
	PRCI->MSIP[0] = 0x00;
80001724:	440007b7          	lui	a5,0x44000
80001728:	0007a023          	sw	zero,0(a5) # 44000000 <RAM_SIZE+0x43f80000>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:333

	/*Restore Context*/
	{
		__asm volatile("lw	sp, pxCurrentTCB");
8000172c:	92c1a103          	lw	sp,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:334
		__asm volatile("lw	sp, 0x0(sp)");
80001730:	00012103          	lw	sp,0(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:336

		__asm volatile("lw	t0, 31 * 4(sp)");
80001734:	07c12283          	lw	t0,124(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:337
		__asm volatile("csrw	mepc, t0");
80001738:	34129073          	csrw	mepc,t0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:339

		__asm volatile("lw	x1, 0x0(sp)");
8000173c:	00012083          	lw	ra,0(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:340
		__asm volatile("lw   x4, 3 * 4(sp)");
80001740:	00c12203          	lw	tp,12(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:341
		__asm volatile("lw   x5, 4 * 4(sp)");
80001744:	01012283          	lw	t0,16(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:342
		__asm volatile("lw   x6, 5 * 4(sp)");
80001748:	01412303          	lw	t1,20(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:343
		__asm volatile("lw   x7, 6 * 4(sp)");
8000174c:	01812383          	lw	t2,24(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:344
		__asm volatile("lw   x8, 7 * 4(sp)");
80001750:	01c12403          	lw	s0,28(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:345
		__asm volatile("lw   x9, 8 * 4(sp)");
80001754:	02012483          	lw	s1,32(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:346
		__asm volatile("lw   x10, 9 * 4(sp)");
80001758:	02412503          	lw	a0,36(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:347
		__asm volatile("lw   x11, 10 * 4(sp)");
8000175c:	02812583          	lw	a1,40(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:348
		__asm volatile("lw   x12, 11 * 4(sp)");
80001760:	02c12603          	lw	a2,44(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:349
		__asm volatile("lw   x13, 12 * 4(sp)");
80001764:	03012683          	lw	a3,48(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:350
		__asm volatile("lw   x14, 13 * 4(sp)");
80001768:	03412703          	lw	a4,52(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:351
		__asm volatile("lw   x15, 14 * 4(sp)");
8000176c:	03812783          	lw	a5,56(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:352
		__asm volatile("lw   x16, 15 * 4(sp)");
80001770:	03c12803          	lw	a6,60(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:353
		__asm volatile("lw   x17, 16 * 4(sp)");
80001774:	04012883          	lw	a7,64(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:354
		__asm volatile("lw   x18, 17 * 4(sp)");
80001778:	04412903          	lw	s2,68(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:355
		__asm volatile("lw   x19, 18 * 4(sp)");
8000177c:	04812983          	lw	s3,72(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:356
		__asm volatile("lw   x20, 19 * 4(sp)");
80001780:	04c12a03          	lw	s4,76(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:357
		__asm volatile("lw   x21, 20 * 4(sp)");
80001784:	05012a83          	lw	s5,80(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:358
		__asm volatile("lw   x22, 21 * 4(sp)");
80001788:	05412b03          	lw	s6,84(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:359
		__asm volatile("lw   x23, 22 * 4(sp)");
8000178c:	05812b83          	lw	s7,88(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:360
		__asm volatile("lw   x24, 23 * 4(sp)");
80001790:	05c12c03          	lw	s8,92(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:361
		__asm volatile("lw   x25, 24 * 4(sp)");
80001794:	06012c83          	lw	s9,96(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:362
		__asm volatile("lw   x26, 25 * 4(sp)");
80001798:	06412d03          	lw	s10,100(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:363
		__asm volatile("lw   x27, 26 * 4(sp)");
8000179c:	06812d83          	lw	s11,104(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:364
		__asm volatile("lw   x28, 27 * 4(sp)");
800017a0:	06c12e03          	lw	t3,108(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:365
		__asm volatile("lw   x29, 28 * 4(sp)");
800017a4:	07012e83          	lw	t4,112(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:366
		__asm volatile("lw   x30, 29 * 4(sp)");
800017a8:	07412f03          	lw	t5,116(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:367
		__asm volatile("lw   x31, 30 * 4(sp)");
800017ac:	07812f83          	lw	t6,120(sp)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:369

		__asm volatile("addi	sp, sp, 4 * 32");
800017b0:	08010113          	addi	sp,sp,128
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:374

	    // Moved by Imperas (causing corruption of a5 at this position)
		//PRCI->MSIP[0] = 0x00;

		__asm volatile("mret");
800017b4:	30200073          	mret
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:376
	}
}
800017b8:	00000013          	nop
800017bc:	00c12083          	lw	ra,12(sp)
800017c0:	00812403          	lw	s0,8(sp)
800017c4:	01010113          	addi	sp,sp,16
800017c8:	00008067          	ret

800017cc <vPortYield>:
vPortYield():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:379

void vPortYield( void )
{
800017cc:	ff010113          	addi	sp,sp,-16
800017d0:	00112623          	sw	ra,12(sp)
800017d4:	00812423          	sw	s0,8(sp)
800017d8:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:380
	raise_soft_interrupt();
800017dc:	aedff0ef          	jal	ra,800012c8 <raise_soft_interrupt>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/portable/GCC/RISCV/port.c:381
}
800017e0:	00000013          	nop
800017e4:	00c12083          	lw	ra,12(sp)
800017e8:	00812403          	lw	s0,8(sp)
800017ec:	01010113          	addi	sp,sp,16
800017f0:	00008067          	ret

800017f4 <vListInitialise>:
vListInitialise():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:80
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
800017f4:	fe010113          	addi	sp,sp,-32
800017f8:	00812e23          	sw	s0,28(sp)
800017fc:	02010413          	addi	s0,sp,32
80001800:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:84
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001804:	fec42783          	lw	a5,-20(s0)
80001808:	00878713          	addi	a4,a5,8
8000180c:	fec42783          	lw	a5,-20(s0)
80001810:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:88

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
80001814:	fec42783          	lw	a5,-20(s0)
80001818:	fff00713          	li	a4,-1
8000181c:	00e7a423          	sw	a4,8(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:92

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001820:	fec42783          	lw	a5,-20(s0)
80001824:	00878713          	addi	a4,a5,8
80001828:	fec42783          	lw	a5,-20(s0)
8000182c:	00e7a623          	sw	a4,12(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:93
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001830:	fec42783          	lw	a5,-20(s0)
80001834:	00878713          	addi	a4,a5,8
80001838:	fec42783          	lw	a5,-20(s0)
8000183c:	00e7a823          	sw	a4,16(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:95

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
80001840:	fec42783          	lw	a5,-20(s0)
80001844:	0007a023          	sw	zero,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:101

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
80001848:	00000013          	nop
8000184c:	01c12403          	lw	s0,28(sp)
80001850:	02010113          	addi	sp,sp,32
80001854:	00008067          	ret

80001858 <vListInitialiseItem>:
vListInitialiseItem():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:105
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
80001858:	fe010113          	addi	sp,sp,-32
8000185c:	00812e23          	sw	s0,28(sp)
80001860:	02010413          	addi	s0,sp,32
80001864:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:107
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
80001868:	fec42783          	lw	a5,-20(s0)
8000186c:	0007a823          	sw	zero,16(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:113

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
80001870:	00000013          	nop
80001874:	01c12403          	lw	s0,28(sp)
80001878:	02010113          	addi	sp,sp,32
8000187c:	00008067          	ret

80001880 <vListInsertEnd>:
vListInsertEnd():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:117
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
80001880:	fd010113          	addi	sp,sp,-48
80001884:	02812623          	sw	s0,44(sp)
80001888:	03010413          	addi	s0,sp,48
8000188c:	fca42e23          	sw	a0,-36(s0)
80001890:	fcb42c23          	sw	a1,-40(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:118
ListItem_t * const pxIndex = pxList->pxIndex;
80001894:	fdc42783          	lw	a5,-36(s0)
80001898:	0047a783          	lw	a5,4(a5)
8000189c:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:129
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
800018a0:	fd842783          	lw	a5,-40(s0)
800018a4:	fec42703          	lw	a4,-20(s0)
800018a8:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:130
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
800018ac:	fec42783          	lw	a5,-20(s0)
800018b0:	0087a703          	lw	a4,8(a5)
800018b4:	fd842783          	lw	a5,-40(s0)
800018b8:	00e7a423          	sw	a4,8(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:135

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
800018bc:	fec42783          	lw	a5,-20(s0)
800018c0:	0087a783          	lw	a5,8(a5)
800018c4:	fd842703          	lw	a4,-40(s0)
800018c8:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:136
	pxIndex->pxPrevious = pxNewListItem;
800018cc:	fec42783          	lw	a5,-20(s0)
800018d0:	fd842703          	lw	a4,-40(s0)
800018d4:	00e7a423          	sw	a4,8(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:139

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800018d8:	fd842783          	lw	a5,-40(s0)
800018dc:	fdc42703          	lw	a4,-36(s0)
800018e0:	00e7a823          	sw	a4,16(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:141

	( pxList->uxNumberOfItems )++;
800018e4:	fdc42783          	lw	a5,-36(s0)
800018e8:	0007a783          	lw	a5,0(a5)
800018ec:	00178713          	addi	a4,a5,1
800018f0:	fdc42783          	lw	a5,-36(s0)
800018f4:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:142
}
800018f8:	00000013          	nop
800018fc:	02c12403          	lw	s0,44(sp)
80001900:	03010113          	addi	sp,sp,48
80001904:	00008067          	ret

80001908 <vListInsert>:
vListInsert():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:146
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
80001908:	fd010113          	addi	sp,sp,-48
8000190c:	02812623          	sw	s0,44(sp)
80001910:	03010413          	addi	s0,sp,48
80001914:	fca42e23          	sw	a0,-36(s0)
80001918:	fcb42c23          	sw	a1,-40(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:148
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
8000191c:	fd842783          	lw	a5,-40(s0)
80001920:	0007a783          	lw	a5,0(a5)
80001924:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:164
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
80001928:	fe842703          	lw	a4,-24(s0)
8000192c:	fff00793          	li	a5,-1
80001930:	00f71a63          	bne	a4,a5,80001944 <vListInsert+0x3c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:166
	{
		pxIterator = pxList->xListEnd.pxPrevious;
80001934:	fdc42783          	lw	a5,-36(s0)
80001938:	0107a783          	lw	a5,16(a5)
8000193c:	fef42623          	sw	a5,-20(s0)
80001940:	0340006f          	j	80001974 <vListInsert+0x6c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:192
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
80001944:	fdc42783          	lw	a5,-36(s0)
80001948:	00878793          	addi	a5,a5,8
8000194c:	fef42623          	sw	a5,-20(s0)
80001950:	0100006f          	j	80001960 <vListInsert+0x58>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:192 (discriminator 3)
80001954:	fec42783          	lw	a5,-20(s0)
80001958:	0047a783          	lw	a5,4(a5)
8000195c:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:192 (discriminator 1)
80001960:	fec42783          	lw	a5,-20(s0)
80001964:	0047a783          	lw	a5,4(a5)
80001968:	0007a783          	lw	a5,0(a5)
8000196c:	fe842703          	lw	a4,-24(s0)
80001970:	fef772e3          	bleu	a5,a4,80001954 <vListInsert+0x4c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:199
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
80001974:	fec42783          	lw	a5,-20(s0)
80001978:	0047a703          	lw	a4,4(a5)
8000197c:	fd842783          	lw	a5,-40(s0)
80001980:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:200
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
80001984:	fd842783          	lw	a5,-40(s0)
80001988:	0047a783          	lw	a5,4(a5)
8000198c:	fd842703          	lw	a4,-40(s0)
80001990:	00e7a423          	sw	a4,8(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:201
	pxNewListItem->pxPrevious = pxIterator;
80001994:	fd842783          	lw	a5,-40(s0)
80001998:	fec42703          	lw	a4,-20(s0)
8000199c:	00e7a423          	sw	a4,8(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:202
	pxIterator->pxNext = pxNewListItem;
800019a0:	fec42783          	lw	a5,-20(s0)
800019a4:	fd842703          	lw	a4,-40(s0)
800019a8:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:206

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800019ac:	fd842783          	lw	a5,-40(s0)
800019b0:	fdc42703          	lw	a4,-36(s0)
800019b4:	00e7a823          	sw	a4,16(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:208

	( pxList->uxNumberOfItems )++;
800019b8:	fdc42783          	lw	a5,-36(s0)
800019bc:	0007a783          	lw	a5,0(a5)
800019c0:	00178713          	addi	a4,a5,1
800019c4:	fdc42783          	lw	a5,-36(s0)
800019c8:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:209
}
800019cc:	00000013          	nop
800019d0:	02c12403          	lw	s0,44(sp)
800019d4:	03010113          	addi	sp,sp,48
800019d8:	00008067          	ret

800019dc <uxListRemove>:
uxListRemove():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:213
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
800019dc:	fd010113          	addi	sp,sp,-48
800019e0:	02812623          	sw	s0,44(sp)
800019e4:	03010413          	addi	s0,sp,48
800019e8:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:216
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
800019ec:	fdc42783          	lw	a5,-36(s0)
800019f0:	0107a783          	lw	a5,16(a5)
800019f4:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:218

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
800019f8:	fdc42783          	lw	a5,-36(s0)
800019fc:	0047a783          	lw	a5,4(a5)
80001a00:	fdc42703          	lw	a4,-36(s0)
80001a04:	00872703          	lw	a4,8(a4) # 44000008 <RAM_SIZE+0x43f80008>
80001a08:	00e7a423          	sw	a4,8(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:219
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
80001a0c:	fdc42783          	lw	a5,-36(s0)
80001a10:	0087a783          	lw	a5,8(a5)
80001a14:	fdc42703          	lw	a4,-36(s0)
80001a18:	00472703          	lw	a4,4(a4)
80001a1c:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:225

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
80001a20:	fec42783          	lw	a5,-20(s0)
80001a24:	0047a783          	lw	a5,4(a5)
80001a28:	fdc42703          	lw	a4,-36(s0)
80001a2c:	00f71a63          	bne	a4,a5,80001a40 <uxListRemove+0x64>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:227
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
80001a30:	fdc42783          	lw	a5,-36(s0)
80001a34:	0087a703          	lw	a4,8(a5)
80001a38:	fec42783          	lw	a5,-20(s0)
80001a3c:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:234
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
80001a40:	fdc42783          	lw	a5,-36(s0)
80001a44:	0007a823          	sw	zero,16(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:235
	( pxList->uxNumberOfItems )--;
80001a48:	fec42783          	lw	a5,-20(s0)
80001a4c:	0007a783          	lw	a5,0(a5)
80001a50:	fff78713          	addi	a4,a5,-1
80001a54:	fec42783          	lw	a5,-20(s0)
80001a58:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:237

	return pxList->uxNumberOfItems;
80001a5c:	fec42783          	lw	a5,-20(s0)
80001a60:	0007a783          	lw	a5,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/list.c:238
}
80001a64:	00078513          	mv	a0,a5
80001a68:	02c12403          	lw	s0,44(sp)
80001a6c:	03010113          	addi	sp,sp,48
80001a70:	00008067          	ret

80001a74 <memset>:
memset():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:25

  return dest;
}

void* memset(void* dest, int byte, size_t len)
{
80001a74:	fd010113          	addi	sp,sp,-48
80001a78:	02812623          	sw	s0,44(sp)
80001a7c:	03010413          	addi	s0,sp,48
80001a80:	fca42e23          	sw	a0,-36(s0)
80001a84:	fcb42c23          	sw	a1,-40(s0)
80001a88:	fcc42a23          	sw	a2,-44(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:26
  if ((((uintptr_t)dest | len) & (sizeof(uintptr_t)-1)) == 0) {
80001a8c:	fdc42703          	lw	a4,-36(s0)
80001a90:	fd442783          	lw	a5,-44(s0)
80001a94:	00f767b3          	or	a5,a4,a5
80001a98:	0037f793          	andi	a5,a5,3
80001a9c:	06079863          	bnez	a5,80001b0c <memset+0x98>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:27
    uintptr_t word = byte & 0xFF;
80001aa0:	fd842783          	lw	a5,-40(s0)
80001aa4:	0ff7f793          	andi	a5,a5,255
80001aa8:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:28
    word |= word << 8;
80001aac:	fe442783          	lw	a5,-28(s0)
80001ab0:	00879793          	slli	a5,a5,0x8
80001ab4:	fe442703          	lw	a4,-28(s0)
80001ab8:	00f767b3          	or	a5,a4,a5
80001abc:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:29
    word |= word << 16;
80001ac0:	fe442783          	lw	a5,-28(s0)
80001ac4:	01079793          	slli	a5,a5,0x10
80001ac8:	fe442703          	lw	a4,-28(s0)
80001acc:	00f767b3          	or	a5,a4,a5
80001ad0:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:32
    word |= word << 16 << 16;

    uintptr_t *d = dest;
80001ad4:	fdc42783          	lw	a5,-36(s0)
80001ad8:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:33
    while (d < (uintptr_t*)(dest + len))
80001adc:	0180006f          	j	80001af4 <memset+0x80>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:34
      *d++ = word;
80001ae0:	fec42783          	lw	a5,-20(s0)
80001ae4:	00478713          	addi	a4,a5,4
80001ae8:	fee42623          	sw	a4,-20(s0)
80001aec:	fe442703          	lw	a4,-28(s0)
80001af0:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:33
    while (d < (uintptr_t*)(dest + len))
80001af4:	fdc42703          	lw	a4,-36(s0)
80001af8:	fd442783          	lw	a5,-44(s0)
80001afc:	00f707b3          	add	a5,a4,a5
80001b00:	fec42703          	lw	a4,-20(s0)
80001b04:	fcf76ee3          	bltu	a4,a5,80001ae0 <memset+0x6c>
80001b08:	0400006f          	j	80001b48 <memset+0xd4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:36
  } else {
    char *d = dest;
80001b0c:	fdc42783          	lw	a5,-36(s0)
80001b10:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:37
    while (d < (char*)(dest + len))
80001b14:	0200006f          	j	80001b34 <memset+0xc0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:38
      *d++ = byte;
80001b18:	fe842783          	lw	a5,-24(s0)
80001b1c:	00178713          	addi	a4,a5,1
80001b20:	fee42423          	sw	a4,-24(s0)
80001b24:	fd842703          	lw	a4,-40(s0)
80001b28:	01871713          	slli	a4,a4,0x18
80001b2c:	41875713          	srai	a4,a4,0x18
80001b30:	00e78023          	sb	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:37
    while (d < (char*)(dest + len))
80001b34:	fdc42703          	lw	a4,-36(s0)
80001b38:	fd442783          	lw	a5,-44(s0)
80001b3c:	00f707b3          	add	a5,a4,a5
80001b40:	fe842703          	lw	a4,-24(s0)
80001b44:	fcf76ae3          	bltu	a4,a5,80001b18 <memset+0xa4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:40
  }
  return dest;
80001b48:	fdc42783          	lw	a5,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:41
}
80001b4c:	00078513          	mv	a0,a5
80001b50:	02c12403          	lw	s0,44(sp)
80001b54:	03010113          	addi	sp,sp,48
80001b58:	00008067          	ret

80001b5c <strlen>:
strlen():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:44

size_t strlen(const char *s)
{
80001b5c:	fd010113          	addi	sp,sp,-48
80001b60:	02812623          	sw	s0,44(sp)
80001b64:	03010413          	addi	s0,sp,48
80001b68:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:45
  const char *p = s;
80001b6c:	fdc42783          	lw	a5,-36(s0)
80001b70:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:46
  while (*p)
80001b74:	0100006f          	j	80001b84 <strlen+0x28>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:47
    p++;
80001b78:	fec42783          	lw	a5,-20(s0)
80001b7c:	00178793          	addi	a5,a5,1
80001b80:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:46
  while (*p)
80001b84:	fec42783          	lw	a5,-20(s0)
80001b88:	00078783          	lb	a5,0(a5)
80001b8c:	fe0796e3          	bnez	a5,80001b78 <strlen+0x1c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:48
  return p - s;
80001b90:	fec42703          	lw	a4,-20(s0)
80001b94:	fdc42783          	lw	a5,-36(s0)
80001b98:	40f707b3          	sub	a5,a4,a5
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/string.c:49
}
80001b9c:	00078513          	mv	a0,a5
80001ba0:	02c12403          	lw	s0,44(sp)
80001ba4:	03010113          	addi	sp,sp,48
80001ba8:	00008067          	ret

80001bac <xTaskGenericCreate>:
xTaskGenericCreate():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:551

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
80001bac:	fc010113          	addi	sp,sp,-64
80001bb0:	02112e23          	sw	ra,60(sp)
80001bb4:	02812c23          	sw	s0,56(sp)
80001bb8:	04010413          	addi	s0,sp,64
80001bbc:	fca42e23          	sw	a0,-36(s0)
80001bc0:	fcb42c23          	sw	a1,-40(s0)
80001bc4:	fcd42823          	sw	a3,-48(s0)
80001bc8:	fce42623          	sw	a4,-52(s0)
80001bcc:	fcf42423          	sw	a5,-56(s0)
80001bd0:	fd042223          	sw	a6,-60(s0)
80001bd4:	fd142023          	sw	a7,-64(s0)
80001bd8:	00060793          	mv	a5,a2
80001bdc:	fcf41b23          	sh	a5,-42(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:556
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
80001be0:	fdc42783          	lw	a5,-36(s0)
80001be4:	00079663          	bnez	a5,80001bf0 <xTaskGenericCreate+0x44>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:556 (discriminator 1)
80001be8:	30047073          	csrci	mstatus,8
80001bec:	0000006f          	j	80001bec <xTaskGenericCreate+0x40>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:557
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
80001bf0:	fcc42703          	lw	a4,-52(s0)
80001bf4:	00400793          	li	a5,4
80001bf8:	00e7f663          	bleu	a4,a5,80001c04 <xTaskGenericCreate+0x58>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:557 (discriminator 1)
80001bfc:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:557 (discriminator 2)
80001c00:	0000006f          	j	80001c00 <xTaskGenericCreate+0x54>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:561

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
80001c04:	fd645783          	lhu	a5,-42(s0)
80001c08:	fc442583          	lw	a1,-60(s0)
80001c0c:	00078513          	mv	a0,a5
80001c10:	281000ef          	jal	ra,80002690 <prvAllocateTCBAndStack>
80001c14:	fea42423          	sw	a0,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:562
	if( pxNewTCB != NULL )
80001c18:	fe842783          	lw	a5,-24(s0)
80001c1c:	16078263          	beqz	a5,80001d80 <xTaskGenericCreate+0x1d4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:598
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
80001c20:	fe842783          	lw	a5,-24(s0)
80001c24:	0307a703          	lw	a4,48(a5)
80001c28:	fd645683          	lhu	a3,-42(s0)
80001c2c:	400007b7          	lui	a5,0x40000
80001c30:	fff78793          	addi	a5,a5,-1 # 3fffffff <RAM_SIZE+0x3ff7ffff>
80001c34:	00f687b3          	add	a5,a3,a5
80001c38:	00279793          	slli	a5,a5,0x2
80001c3c:	00f707b3          	add	a5,a4,a5
80001c40:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:599
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
80001c44:	fe442783          	lw	a5,-28(s0)
80001c48:	ffc7f793          	andi	a5,a5,-4
80001c4c:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:602

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
80001c50:	fe442783          	lw	a5,-28(s0)
80001c54:	0037f793          	andi	a5,a5,3
80001c58:	00078663          	beqz	a5,80001c64 <xTaskGenericCreate+0xb8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:602 (discriminator 1)
80001c5c:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:602 (discriminator 3)
80001c60:	0000006f          	j	80001c60 <xTaskGenericCreate+0xb4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:619
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
80001c64:	fd645783          	lhu	a5,-42(s0)
80001c68:	00078713          	mv	a4,a5
80001c6c:	fc042683          	lw	a3,-64(s0)
80001c70:	fcc42603          	lw	a2,-52(s0)
80001c74:	fd842583          	lw	a1,-40(s0)
80001c78:	fe842503          	lw	a0,-24(s0)
80001c7c:	6f4000ef          	jal	ra,80002370 <prvInitialiseTCBVariables>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:631
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
80001c80:	fd042603          	lw	a2,-48(s0)
80001c84:	fdc42583          	lw	a1,-36(s0)
80001c88:	fe442503          	lw	a0,-28(s0)
80001c8c:	8c1ff0ef          	jal	ra,8000154c <pxPortInitialiseStack>
80001c90:	00050713          	mv	a4,a0
80001c94:	fe842783          	lw	a5,-24(s0)
80001c98:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:635
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
80001c9c:	fc842783          	lw	a5,-56(s0)
80001ca0:	00078863          	beqz	a5,80001cb0 <xTaskGenericCreate+0x104>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:640
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
80001ca4:	fc842783          	lw	a5,-56(s0)
80001ca8:	fe842703          	lw	a4,-24(s0)
80001cac:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:649
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
80001cb0:	e64ff0ef          	jal	ra,80001314 <vPortEnterCritical>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:651
		{
			uxCurrentNumberOfTasks++;
80001cb4:	93c1a783          	lw	a5,-1732(gp) # 80002d1c <uxCurrentNumberOfTasks>
80001cb8:	00178713          	addi	a4,a5,1
80001cbc:	92e1ae23          	sw	a4,-1732(gp) # 80002d1c <uxCurrentNumberOfTasks>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:652
			if( pxCurrentTCB == NULL )
80001cc0:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80001cc4:	02079063          	bnez	a5,80001ce4 <xTaskGenericCreate+0x138>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:656
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
80001cc8:	fe842703          	lw	a4,-24(s0)
80001ccc:	92e1a623          	sw	a4,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:658

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
80001cd0:	93c1a703          	lw	a4,-1732(gp) # 80002d1c <uxCurrentNumberOfTasks>
80001cd4:	00100793          	li	a5,1
80001cd8:	02f71663          	bne	a4,a5,80001d04 <xTaskGenericCreate+0x158>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:663
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
80001cdc:	7cc000ef          	jal	ra,800024a8 <prvInitialiseTaskLists>
80001ce0:	0240006f          	j	80001d04 <xTaskGenericCreate+0x158>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:675
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
80001ce4:	9481a783          	lw	a5,-1720(gp) # 80002d28 <xSchedulerRunning>
80001ce8:	00079e63          	bnez	a5,80001d04 <xTaskGenericCreate+0x158>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:677
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
80001cec:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80001cf0:	02c7a783          	lw	a5,44(a5)
80001cf4:	fcc42703          	lw	a4,-52(s0)
80001cf8:	00f76663          	bltu	a4,a5,80001d04 <xTaskGenericCreate+0x158>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:679
					{
						pxCurrentTCB = pxNewTCB;
80001cfc:	fe842703          	lw	a4,-24(s0)
80001d00:	92e1a623          	sw	a4,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:692
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
80001d04:	9581a783          	lw	a5,-1704(gp) # 80002d38 <uxTaskNumber>
80001d08:	00178713          	addi	a4,a5,1
80001d0c:	94e1ac23          	sw	a4,-1704(gp) # 80002d38 <uxTaskNumber>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:697

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
80001d10:	9581a703          	lw	a4,-1704(gp) # 80002d38 <uxTaskNumber>
80001d14:	fe842783          	lw	a5,-24(s0)
80001d18:	04e7a423          	sw	a4,72(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:702
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
80001d1c:	fe842783          	lw	a5,-24(s0)
80001d20:	02c7a703          	lw	a4,44(a5)
80001d24:	9441a783          	lw	a5,-1724(gp) # 80002d24 <uxTopReadyPriority>
80001d28:	00e7f863          	bleu	a4,a5,80001d38 <xTaskGenericCreate+0x18c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:702 (discriminator 1)
80001d2c:	fe842783          	lw	a5,-24(s0)
80001d30:	02c7a703          	lw	a4,44(a5)
80001d34:	94e1a223          	sw	a4,-1724(gp) # 80002d24 <uxTopReadyPriority>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:702 (discriminator 3)
80001d38:	fe842783          	lw	a5,-24(s0)
80001d3c:	02c7a703          	lw	a4,44(a5)
80001d40:	00070793          	mv	a5,a4
80001d44:	00279793          	slli	a5,a5,0x2
80001d48:	00e787b3          	add	a5,a5,a4
80001d4c:	00279793          	slli	a5,a5,0x2
80001d50:	8001c737          	lui	a4,0x8001c
80001d54:	d5070713          	addi	a4,a4,-688 # 8001bd50 <__stack_top+0xfffdff20>
80001d58:	00e78733          	add	a4,a5,a4
80001d5c:	fe842783          	lw	a5,-24(s0)
80001d60:	00478793          	addi	a5,a5,4
80001d64:	00078593          	mv	a1,a5
80001d68:	00070513          	mv	a0,a4
80001d6c:	b15ff0ef          	jal	ra,80001880 <vListInsertEnd>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:704 (discriminator 3)

			xReturn = pdPASS;
80001d70:	00100793          	li	a5,1
80001d74:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:707 (discriminator 3)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
80001d78:	dd0ff0ef          	jal	ra,80001348 <vPortExitCritical>
80001d7c:	00c0006f          	j	80001d88 <xTaskGenericCreate+0x1dc>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:711
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
80001d80:	fff00793          	li	a5,-1
80001d84:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:715
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
80001d88:	fec42703          	lw	a4,-20(s0)
80001d8c:	00100793          	li	a5,1
80001d90:	02f71063          	bne	a4,a5,80001db0 <xTaskGenericCreate+0x204>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:717
	{
		if( xSchedulerRunning != pdFALSE )
80001d94:	9481a783          	lw	a5,-1720(gp) # 80002d28 <xSchedulerRunning>
80001d98:	00078c63          	beqz	a5,80001db0 <xTaskGenericCreate+0x204>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:721
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
80001d9c:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80001da0:	02c7a783          	lw	a5,44(a5)
80001da4:	fcc42703          	lw	a4,-52(s0)
80001da8:	00e7f463          	bleu	a4,a5,80001db0 <xTaskGenericCreate+0x204>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:723
			{
				taskYIELD_IF_USING_PREEMPTION();
80001dac:	a21ff0ef          	jal	ra,800017cc <vPortYield>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:736
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
80001db0:	fec42783          	lw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:737
}
80001db4:	00078513          	mv	a0,a5
80001db8:	03c12083          	lw	ra,60(sp)
80001dbc:	03812403          	lw	s0,56(sp)
80001dc0:	04010113          	addi	sp,sp,64
80001dc4:	00008067          	ret

80001dc8 <vTaskDelay>:
vTaskDelay():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:921
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
80001dc8:	fd010113          	addi	sp,sp,-48
80001dcc:	02112623          	sw	ra,44(sp)
80001dd0:	02812423          	sw	s0,40(sp)
80001dd4:	03010413          	addi	s0,sp,48
80001dd8:	fca42e23          	sw	a0,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:923
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
80001ddc:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:927


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
80001de0:	fdc42783          	lw	a5,-36(s0)
80001de4:	04078463          	beqz	a5,80001e2c <vTaskDelay+0x64>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:929
		{
			configASSERT( uxSchedulerSuspended == 0 );
80001de8:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
80001dec:	00078663          	beqz	a5,80001df8 <vTaskDelay+0x30>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:929 (discriminator 1)
80001df0:	30047073          	csrci	mstatus,8
80001df4:	0000006f          	j	80001df4 <vTaskDelay+0x2c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:930
			vTaskSuspendAll();
80001df8:	0e4000ef          	jal	ra,80001edc <vTaskSuspendAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:944
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
80001dfc:	9401a783          	lw	a5,-1728(gp) # 80002d20 <xTickCount>
80001e00:	fdc42703          	lw	a4,-36(s0)
80001e04:	00f707b3          	add	a5,a4,a5
80001e08:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:949

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
80001e0c:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80001e10:	00478793          	addi	a5,a5,4
80001e14:	00078513          	mv	a0,a5
80001e18:	bc5ff0ef          	jal	ra,800019dc <uxListRemove>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:960
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80001e1c:	fe842503          	lw	a0,-24(s0)
80001e20:	7e8000ef          	jal	ra,80002608 <prvAddCurrentTaskToDelayedList>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:962
			}
			xAlreadyYielded = xTaskResumeAll();
80001e24:	0e0000ef          	jal	ra,80001f04 <xTaskResumeAll>
80001e28:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:971
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
80001e2c:	fec42783          	lw	a5,-20(s0)
80001e30:	00079463          	bnez	a5,80001e38 <vTaskDelay+0x70>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:973
		{
			portYIELD_WITHIN_API();
80001e34:	999ff0ef          	jal	ra,800017cc <vPortYield>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:979
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
80001e38:	00000013          	nop
80001e3c:	02c12083          	lw	ra,44(sp)
80001e40:	02812403          	lw	s0,40(sp)
80001e44:	03010113          	addi	sp,sp,48
80001e48:	00008067          	ret

80001e4c <vTaskStartScheduler>:
vTaskStartScheduler():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1542

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
80001e4c:	fe010113          	addi	sp,sp,-32
80001e50:	00112e23          	sw	ra,28(sp)
80001e54:	00812c23          	sw	s0,24(sp)
80001e58:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1555
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
80001e5c:	00000893          	li	a7,0
80001e60:	00000813          	li	a6,0
80001e64:	00000793          	li	a5,0
80001e68:	00000713          	li	a4,0
80001e6c:	00000693          	li	a3,0
80001e70:	40000613          	li	a2,1024
80001e74:	800035b7          	lui	a1,0x80003
80001e78:	af858593          	addi	a1,a1,-1288 # 80002af8 <__stack_top+0xfffc6cc8>
80001e7c:	80002537          	lui	a0,0x80002
80001e80:	33c50513          	addi	a0,a0,828 # 8000233c <__stack_top+0xfffc650c>
80001e84:	d29ff0ef          	jal	ra,80001bac <xTaskGenericCreate>
80001e88:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1572
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
80001e8c:	fec42703          	lw	a4,-20(s0)
80001e90:	00100793          	li	a5,1
80001e94:	02f71263          	bne	a4,a5,80001eb8 <vTaskStartScheduler+0x6c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1579
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
80001e98:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1589
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
80001e9c:	fff00713          	li	a4,-1
80001ea0:	94e1ae23          	sw	a4,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1590
		xSchedulerRunning = pdTRUE;
80001ea4:	00100713          	li	a4,1
80001ea8:	94e1a423          	sw	a4,-1720(gp) # 80002d28 <xSchedulerRunning>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1591
		xTickCount = ( TickType_t ) 0U;
80001eac:	9401a023          	sw	zero,-1728(gp) # 80002d20 <xTickCount>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1600
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
80001eb0:	ffcff0ef          	jal	ra,800016ac <xPortStartScheduler>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1617
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
80001eb4:	0140006f          	j	80001ec8 <vTaskStartScheduler+0x7c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1615
		configASSERT( xReturn );
80001eb8:	fec42783          	lw	a5,-20(s0)
80001ebc:	00079663          	bnez	a5,80001ec8 <vTaskStartScheduler+0x7c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1615 (discriminator 1)
80001ec0:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1615 (discriminator 2)
80001ec4:	0000006f          	j	80001ec4 <vTaskStartScheduler+0x78>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1617
}
80001ec8:	00000013          	nop
80001ecc:	01c12083          	lw	ra,28(sp)
80001ed0:	01812403          	lw	s0,24(sp)
80001ed4:	02010113          	addi	sp,sp,32
80001ed8:	00008067          	ret

80001edc <vTaskSuspendAll>:
vTaskSuspendAll():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1632
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
80001edc:	ff010113          	addi	sp,sp,-16
80001ee0:	00812623          	sw	s0,12(sp)
80001ee4:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1637
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
80001ee8:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
80001eec:	00178713          	addi	a4,a5,1
80001ef0:	96e1a023          	sw	a4,-1696(gp) # 80002d40 <uxSchedulerSuspended>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1638
}
80001ef4:	00000013          	nop
80001ef8:	00c12403          	lw	s0,12(sp)
80001efc:	01010113          	addi	sp,sp,16
80001f00:	00008067          	ret

80001f04 <xTaskResumeAll>:
xTaskResumeAll():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1670

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
80001f04:	fe010113          	addi	sp,sp,-32
80001f08:	00112e23          	sw	ra,28(sp)
80001f0c:	00812c23          	sw	s0,24(sp)
80001f10:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1672
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
80001f14:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1676

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
80001f18:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
80001f1c:	00079663          	bnez	a5,80001f28 <xTaskResumeAll+0x24>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1676 (discriminator 1)
80001f20:	30047073          	csrci	mstatus,8
80001f24:	0000006f          	j	80001f24 <xTaskResumeAll+0x20>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1683
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80001f28:	becff0ef          	jal	ra,80001314 <vPortEnterCritical>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1685
	{
		--uxSchedulerSuspended;
80001f2c:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
80001f30:	fff78713          	addi	a4,a5,-1
80001f34:	96e1a023          	sw	a4,-1696(gp) # 80002d40 <uxSchedulerSuspended>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1687

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
80001f38:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
80001f3c:	10079663          	bnez	a5,80002048 <xTaskResumeAll+0x144>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1689
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
80001f40:	93c1a783          	lw	a5,-1732(gp) # 80002d1c <uxCurrentNumberOfTasks>
80001f44:	10078263          	beqz	a5,80002048 <xTaskResumeAll+0x144>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1693
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
80001f48:	0a80006f          	j	80001ff0 <xTaskResumeAll+0xec>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1695
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
80001f4c:	8001c7b7          	lui	a5,0x8001c
80001f50:	ddc78793          	addi	a5,a5,-548 # 8001bddc <__stack_top+0xfffdffac>
80001f54:	00c7a783          	lw	a5,12(a5)
80001f58:	00c7a783          	lw	a5,12(a5)
80001f5c:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1696
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
80001f60:	fe842783          	lw	a5,-24(s0)
80001f64:	01878793          	addi	a5,a5,24
80001f68:	00078513          	mv	a0,a5
80001f6c:	a71ff0ef          	jal	ra,800019dc <uxListRemove>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1697
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
80001f70:	fe842783          	lw	a5,-24(s0)
80001f74:	00478793          	addi	a5,a5,4
80001f78:	00078513          	mv	a0,a5
80001f7c:	a61ff0ef          	jal	ra,800019dc <uxListRemove>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1698
					prvAddTaskToReadyList( pxTCB );
80001f80:	fe842783          	lw	a5,-24(s0)
80001f84:	02c7a703          	lw	a4,44(a5)
80001f88:	9441a783          	lw	a5,-1724(gp) # 80002d24 <uxTopReadyPriority>
80001f8c:	00e7f863          	bleu	a4,a5,80001f9c <xTaskResumeAll+0x98>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1698 (discriminator 1)
80001f90:	fe842783          	lw	a5,-24(s0)
80001f94:	02c7a703          	lw	a4,44(a5)
80001f98:	94e1a223          	sw	a4,-1724(gp) # 80002d24 <uxTopReadyPriority>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1698 (discriminator 3)
80001f9c:	fe842783          	lw	a5,-24(s0)
80001fa0:	02c7a703          	lw	a4,44(a5)
80001fa4:	00070793          	mv	a5,a4
80001fa8:	00279793          	slli	a5,a5,0x2
80001fac:	00e787b3          	add	a5,a5,a4
80001fb0:	00279793          	slli	a5,a5,0x2
80001fb4:	8001c737          	lui	a4,0x8001c
80001fb8:	d5070713          	addi	a4,a4,-688 # 8001bd50 <__stack_top+0xfffdff20>
80001fbc:	00e78733          	add	a4,a5,a4
80001fc0:	fe842783          	lw	a5,-24(s0)
80001fc4:	00478793          	addi	a5,a5,4
80001fc8:	00078593          	mv	a1,a5
80001fcc:	00070513          	mv	a0,a4
80001fd0:	8b1ff0ef          	jal	ra,80001880 <vListInsertEnd>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1702 (discriminator 3)

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80001fd4:	fe842783          	lw	a5,-24(s0)
80001fd8:	02c7a703          	lw	a4,44(a5)
80001fdc:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80001fe0:	02c7a783          	lw	a5,44(a5)
80001fe4:	00f76663          	bltu	a4,a5,80001ff0 <xTaskResumeAll+0xec>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1704
					{
						xYieldPending = pdTRUE;
80001fe8:	00100713          	li	a4,1
80001fec:	94e1a823          	sw	a4,-1712(gp) # 80002d30 <xYieldPending>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1693
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
80001ff0:	8001c7b7          	lui	a5,0x8001c
80001ff4:	ddc7a783          	lw	a5,-548(a5) # 8001bddc <__stack_top+0xfffdffac>
80001ff8:	f4079ae3          	bnez	a5,80001f4c <xTaskResumeAll+0x48>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1716

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
80001ffc:	94c1a783          	lw	a5,-1716(gp) # 80002d2c <uxPendedTicks>
80002000:	02078863          	beqz	a5,80002030 <xTaskResumeAll+0x12c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1718
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
80002004:	0240006f          	j	80002028 <xTaskResumeAll+0x124>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1720
					{
						if( xTaskIncrementTick() != pdFALSE )
80002008:	05c000ef          	jal	ra,80002064 <xTaskIncrementTick>
8000200c:	00050793          	mv	a5,a0
80002010:	00078663          	beqz	a5,8000201c <xTaskResumeAll+0x118>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1722
						{
							xYieldPending = pdTRUE;
80002014:	00100713          	li	a4,1
80002018:	94e1a823          	sw	a4,-1712(gp) # 80002d30 <xYieldPending>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1728
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
8000201c:	94c1a783          	lw	a5,-1716(gp) # 80002d2c <uxPendedTicks>
80002020:	fff78713          	addi	a4,a5,-1
80002024:	94e1a623          	sw	a4,-1716(gp) # 80002d2c <uxPendedTicks>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1718
					while( uxPendedTicks > ( UBaseType_t ) 0U )
80002028:	94c1a783          	lw	a5,-1716(gp) # 80002d2c <uxPendedTicks>
8000202c:	fc079ee3          	bnez	a5,80002008 <xTaskResumeAll+0x104>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1736
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
80002030:	9501a703          	lw	a4,-1712(gp) # 80002d30 <xYieldPending>
80002034:	00100793          	li	a5,1
80002038:	00f71863          	bne	a4,a5,80002048 <xTaskResumeAll+0x144>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1740
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
8000203c:	00100793          	li	a5,1
80002040:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1743
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
80002044:	f88ff0ef          	jal	ra,800017cc <vPortYield>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1756
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
80002048:	b00ff0ef          	jal	ra,80001348 <vPortExitCritical>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1758

	return xAlreadyYielded;
8000204c:	fec42783          	lw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1759
}
80002050:	00078513          	mv	a0,a5
80002054:	01c12083          	lw	ra,28(sp)
80002058:	01812403          	lw	s0,24(sp)
8000205c:	02010113          	addi	sp,sp,32
80002060:	00008067          	ret

80002064 <xTaskIncrementTick>:
xTaskIncrementTick():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1938

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
80002064:	fd010113          	addi	sp,sp,-48
80002068:	02112623          	sw	ra,44(sp)
8000206c:	02812423          	sw	s0,40(sp)
80002070:	03010413          	addi	s0,sp,48
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1941
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
80002074:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1947

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
80002078:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
8000207c:	1a079063          	bnez	a5,8000221c <xTaskIncrementTick+0x1b8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1951
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
80002080:	9401a783          	lw	a5,-1728(gp) # 80002d20 <xTickCount>
80002084:	00178713          	addi	a4,a5,1
80002088:	94e1a023          	sw	a4,-1728(gp) # 80002d20 <xTickCount>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1956

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
8000208c:	9401a783          	lw	a5,-1728(gp) # 80002d20 <xTickCount>
80002090:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1958

			if( xConstTickCount == ( TickType_t ) 0U )
80002094:	fe842783          	lw	a5,-24(s0)
80002098:	04079063          	bnez	a5,800020d8 <xTaskIncrementTick+0x74>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1960
			{
				taskSWITCH_DELAYED_LISTS();
8000209c:	9301a783          	lw	a5,-1744(gp) # 80002d10 <pxDelayedTaskList>
800020a0:	0007a783          	lw	a5,0(a5)
800020a4:	00078663          	beqz	a5,800020b0 <xTaskIncrementTick+0x4c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1960 (discriminator 1)
800020a8:	30047073          	csrci	mstatus,8
800020ac:	0000006f          	j	800020ac <xTaskIncrementTick+0x48>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1960 (discriminator 2)
800020b0:	9301a783          	lw	a5,-1744(gp) # 80002d10 <pxDelayedTaskList>
800020b4:	fef42223          	sw	a5,-28(s0)
800020b8:	9341a703          	lw	a4,-1740(gp) # 80002d14 <pxOverflowDelayedTaskList>
800020bc:	92e1a823          	sw	a4,-1744(gp) # 80002d10 <pxDelayedTaskList>
800020c0:	fe442703          	lw	a4,-28(s0)
800020c4:	92e1aa23          	sw	a4,-1740(gp) # 80002d14 <pxOverflowDelayedTaskList>
800020c8:	9541a783          	lw	a5,-1708(gp) # 80002d34 <xNumOfOverflows>
800020cc:	00178713          	addi	a4,a5,1
800020d0:	94e1aa23          	sw	a4,-1708(gp) # 80002d34 <xNumOfOverflows>
800020d4:	6bc000ef          	jal	ra,80002790 <prvResetNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1971

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
800020d8:	95c1a783          	lw	a5,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
800020dc:	fe842703          	lw	a4,-24(s0)
800020e0:	10f76063          	bltu	a4,a5,800021e0 <xTaskIncrementTick+0x17c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
800020e4:	9301a783          	lw	a5,-1744(gp) # 80002d10 <pxDelayedTaskList>
800020e8:	0007a783          	lw	a5,0(a5)
800020ec:	00079663          	bnez	a5,800020f8 <xTaskIncrementTick+0x94>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975 (discriminator 1)
800020f0:	00100793          	li	a5,1
800020f4:	0080006f          	j	800020fc <xTaskIncrementTick+0x98>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975 (discriminator 2)
800020f8:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975 (discriminator 4)
800020fc:	00078863          	beqz	a5,8000210c <xTaskIncrementTick+0xa8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1982
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
80002100:	fff00713          	li	a4,-1
80002104:	94e1ae23          	sw	a4,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1983
						break;
80002108:	0d80006f          	j	800021e0 <xTaskIncrementTick+0x17c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1991
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
8000210c:	9301a783          	lw	a5,-1744(gp) # 80002d10 <pxDelayedTaskList>
80002110:	00c7a783          	lw	a5,12(a5)
80002114:	00c7a783          	lw	a5,12(a5)
80002118:	fef42023          	sw	a5,-32(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1992
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
8000211c:	fe042783          	lw	a5,-32(s0)
80002120:	0047a783          	lw	a5,4(a5)
80002124:	fcf42e23          	sw	a5,-36(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1994

						if( xConstTickCount < xItemValue )
80002128:	fe842703          	lw	a4,-24(s0)
8000212c:	fdc42783          	lw	a5,-36(s0)
80002130:	00f77863          	bleu	a5,a4,80002140 <xTaskIncrementTick+0xdc>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2001
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
80002134:	fdc42703          	lw	a4,-36(s0)
80002138:	94e1ae23          	sw	a4,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2002
							break;
8000213c:	0a40006f          	j	800021e0 <xTaskIncrementTick+0x17c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2010
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
80002140:	fe042783          	lw	a5,-32(s0)
80002144:	00478793          	addi	a5,a5,4
80002148:	00078513          	mv	a0,a5
8000214c:	891ff0ef          	jal	ra,800019dc <uxListRemove>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2014

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
80002150:	fe042783          	lw	a5,-32(s0)
80002154:	0287a783          	lw	a5,40(a5)
80002158:	00078a63          	beqz	a5,8000216c <xTaskIncrementTick+0x108>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2016
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
8000215c:	fe042783          	lw	a5,-32(s0)
80002160:	01878793          	addi	a5,a5,24
80002164:	00078513          	mv	a0,a5
80002168:	875ff0ef          	jal	ra,800019dc <uxListRemove>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2025
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
8000216c:	fe042783          	lw	a5,-32(s0)
80002170:	02c7a703          	lw	a4,44(a5)
80002174:	9441a783          	lw	a5,-1724(gp) # 80002d24 <uxTopReadyPriority>
80002178:	00e7f863          	bleu	a4,a5,80002188 <xTaskIncrementTick+0x124>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2025 (discriminator 1)
8000217c:	fe042783          	lw	a5,-32(s0)
80002180:	02c7a703          	lw	a4,44(a5)
80002184:	94e1a223          	sw	a4,-1724(gp) # 80002d24 <uxTopReadyPriority>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2025 (discriminator 3)
80002188:	fe042783          	lw	a5,-32(s0)
8000218c:	02c7a703          	lw	a4,44(a5)
80002190:	00070793          	mv	a5,a4
80002194:	00279793          	slli	a5,a5,0x2
80002198:	00e787b3          	add	a5,a5,a4
8000219c:	00279793          	slli	a5,a5,0x2
800021a0:	8001c737          	lui	a4,0x8001c
800021a4:	d5070713          	addi	a4,a4,-688 # 8001bd50 <__stack_top+0xfffdff20>
800021a8:	00e78733          	add	a4,a5,a4
800021ac:	fe042783          	lw	a5,-32(s0)
800021b0:	00478793          	addi	a5,a5,4
800021b4:	00078593          	mv	a1,a5
800021b8:	00070513          	mv	a0,a4
800021bc:	ec4ff0ef          	jal	ra,80001880 <vListInsertEnd>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2035 (discriminator 3)
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
800021c0:	fe042783          	lw	a5,-32(s0)
800021c4:	02c7a703          	lw	a4,44(a5)
800021c8:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
800021cc:	02c7a783          	lw	a5,44(a5)
800021d0:	f0f76ae3          	bltu	a4,a5,800020e4 <xTaskIncrementTick+0x80>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2037
							{
								xSwitchRequired = pdTRUE;
800021d4:	00100793          	li	a5,1
800021d8:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:1975
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
800021dc:	f09ff06f          	j	800020e4 <xTaskIncrementTick+0x80>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2055
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
800021e0:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
800021e4:	02c7a703          	lw	a4,44(a5)
800021e8:	8001c6b7          	lui	a3,0x8001c
800021ec:	00070793          	mv	a5,a4
800021f0:	00279793          	slli	a5,a5,0x2
800021f4:	00e787b3          	add	a5,a5,a4
800021f8:	00279793          	slli	a5,a5,0x2
800021fc:	d5068713          	addi	a4,a3,-688 # 8001bd50 <__stack_top+0xfffdff20>
80002200:	00e787b3          	add	a5,a5,a4
80002204:	0007a703          	lw	a4,0(a5)
80002208:	00100793          	li	a5,1
8000220c:	00e7fe63          	bleu	a4,a5,80002228 <xTaskIncrementTick+0x1c4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2057
			{
				xSwitchRequired = pdTRUE;
80002210:	00100793          	li	a5,1
80002214:	fef42623          	sw	a5,-20(s0)
80002218:	0100006f          	j	80002228 <xTaskIncrementTick+0x1c4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2083
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
8000221c:	94c1a783          	lw	a5,-1716(gp) # 80002d2c <uxPendedTicks>
80002220:	00178713          	addi	a4,a5,1
80002224:	94e1a623          	sw	a4,-1716(gp) # 80002d2c <uxPendedTicks>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2096
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
80002228:	9501a783          	lw	a5,-1712(gp) # 80002d30 <xYieldPending>
8000222c:	00078663          	beqz	a5,80002238 <xTaskIncrementTick+0x1d4>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2098
		{
			xSwitchRequired = pdTRUE;
80002230:	00100793          	li	a5,1
80002234:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2107
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
80002238:	fec42783          	lw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2108
}
8000223c:	00078513          	mv	a0,a5
80002240:	02c12083          	lw	ra,44(sp)
80002244:	02812403          	lw	s0,40(sp)
80002248:	03010113          	addi	sp,sp,48
8000224c:	00008067          	ret

80002250 <vTaskSwitchContext>:
vTaskSwitchContext():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2202

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
80002250:	fe010113          	addi	sp,sp,-32
80002254:	00812e23          	sw	s0,28(sp)
80002258:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2203
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
8000225c:	9601a783          	lw	a5,-1696(gp) # 80002d40 <uxSchedulerSuspended>
80002260:	00078863          	beqz	a5,80002270 <vTaskSwitchContext+0x20>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2207
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
80002264:	00100713          	li	a4,1
80002268:	94e1a823          	sw	a4,-1712(gp) # 80002d30 <xYieldPending>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2257
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
8000226c:	0c00006f          	j	8000232c <vTaskSwitchContext+0xdc>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2211
		xYieldPending = pdFALSE;
80002270:	9401a823          	sw	zero,-1712(gp) # 80002d30 <xYieldPending>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246
		taskSELECT_HIGHEST_PRIORITY_TASK();
80002274:	0200006f          	j	80002294 <vTaskSwitchContext+0x44>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 4)
80002278:	9441a783          	lw	a5,-1724(gp) # 80002d24 <uxTopReadyPriority>
8000227c:	00079663          	bnez	a5,80002288 <vTaskSwitchContext+0x38>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 1)
80002280:	30047073          	csrci	mstatus,8
80002284:	0000006f          	j	80002284 <vTaskSwitchContext+0x34>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 2)
80002288:	9441a783          	lw	a5,-1724(gp) # 80002d24 <uxTopReadyPriority>
8000228c:	fff78713          	addi	a4,a5,-1
80002290:	94e1a223          	sw	a4,-1724(gp) # 80002d24 <uxTopReadyPriority>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 3)
80002294:	9441a703          	lw	a4,-1724(gp) # 80002d24 <uxTopReadyPriority>
80002298:	8001c6b7          	lui	a3,0x8001c
8000229c:	00070793          	mv	a5,a4
800022a0:	00279793          	slli	a5,a5,0x2
800022a4:	00e787b3          	add	a5,a5,a4
800022a8:	00279793          	slli	a5,a5,0x2
800022ac:	d5068713          	addi	a4,a3,-688 # 8001bd50 <__stack_top+0xfffdff20>
800022b0:	00e787b3          	add	a5,a5,a4
800022b4:	0007a783          	lw	a5,0(a5)
800022b8:	fc0780e3          	beqz	a5,80002278 <vTaskSwitchContext+0x28>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 5)
800022bc:	9441a703          	lw	a4,-1724(gp) # 80002d24 <uxTopReadyPriority>
800022c0:	00070793          	mv	a5,a4
800022c4:	00279793          	slli	a5,a5,0x2
800022c8:	00e787b3          	add	a5,a5,a4
800022cc:	00279793          	slli	a5,a5,0x2
800022d0:	8001c737          	lui	a4,0x8001c
800022d4:	d5070713          	addi	a4,a4,-688 # 8001bd50 <__stack_top+0xfffdff20>
800022d8:	00e787b3          	add	a5,a5,a4
800022dc:	fef42623          	sw	a5,-20(s0)
800022e0:	fec42783          	lw	a5,-20(s0)
800022e4:	0047a783          	lw	a5,4(a5)
800022e8:	0047a703          	lw	a4,4(a5)
800022ec:	fec42783          	lw	a5,-20(s0)
800022f0:	00e7a223          	sw	a4,4(a5)
800022f4:	fec42783          	lw	a5,-20(s0)
800022f8:	0047a703          	lw	a4,4(a5)
800022fc:	fec42783          	lw	a5,-20(s0)
80002300:	00878793          	addi	a5,a5,8
80002304:	00f71c63          	bne	a4,a5,8000231c <vTaskSwitchContext+0xcc>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 6)
80002308:	fec42783          	lw	a5,-20(s0)
8000230c:	0047a783          	lw	a5,4(a5)
80002310:	0047a703          	lw	a4,4(a5)
80002314:	fec42783          	lw	a5,-20(s0)
80002318:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2246 (discriminator 8)
8000231c:	fec42783          	lw	a5,-20(s0)
80002320:	0047a783          	lw	a5,4(a5)
80002324:	00c7a703          	lw	a4,12(a5)
80002328:	92e1a623          	sw	a4,-1748(gp) # 80002d0c <pxCurrentTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2257
}
8000232c:	00000013          	nop
80002330:	01c12403          	lw	s0,28(sp)
80002334:	02010113          	addi	sp,sp,32
80002338:	00008067          	ret

8000233c <prvIdleTask>:
prvIdleTask():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2689
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
8000233c:	fe010113          	addi	sp,sp,-32
80002340:	00112e23          	sw	ra,28(sp)
80002344:	00812c23          	sw	s0,24(sp)
80002348:	02010413          	addi	s0,sp,32
8000234c:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2696
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
80002350:	218000ef          	jal	ra,80002568 <prvCheckTasksWaitingTermination>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2719

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
80002354:	8001c7b7          	lui	a5,0x8001c
80002358:	d507a703          	lw	a4,-688(a5) # 8001bd50 <__stack_top+0xfffdff20>
8000235c:	00100793          	li	a5,1
80002360:	00e7f463          	bleu	a4,a5,80002368 <prvIdleTask+0x2c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2721
			{
				taskYIELD();
80002364:	c68ff0ef          	jal	ra,800017cc <vPortYield>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2739
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
80002368:	664000ef          	jal	ra,800029cc <vApplicationIdleHook>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2696
		prvCheckTasksWaitingTermination();
8000236c:	fe5ff06f          	j	80002350 <prvIdleTask+0x14>

80002370 <prvInitialiseTCBVariables>:
prvInitialiseTCBVariables():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2832

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
80002370:	fc010113          	addi	sp,sp,-64
80002374:	02112e23          	sw	ra,60(sp)
80002378:	02812c23          	sw	s0,56(sp)
8000237c:	04010413          	addi	s0,sp,64
80002380:	fca42e23          	sw	a0,-36(s0)
80002384:	fcb42c23          	sw	a1,-40(s0)
80002388:	fcc42a23          	sw	a2,-44(s0)
8000238c:	fcd42823          	sw	a3,-48(s0)
80002390:	00070793          	mv	a5,a4
80002394:	fcf41723          	sh	a5,-50(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2836
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
80002398:	fe042623          	sw	zero,-20(s0)
8000239c:	0440006f          	j	800023e0 <prvInitialiseTCBVariables+0x70>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2838
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
800023a0:	fd842703          	lw	a4,-40(s0)
800023a4:	fec42783          	lw	a5,-20(s0)
800023a8:	00f707b3          	add	a5,a4,a5
800023ac:	00078703          	lb	a4,0(a5)
800023b0:	fdc42683          	lw	a3,-36(s0)
800023b4:	fec42783          	lw	a5,-20(s0)
800023b8:	00f687b3          	add	a5,a3,a5
800023bc:	02e78a23          	sb	a4,52(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2843

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
800023c0:	fd842703          	lw	a4,-40(s0)
800023c4:	fec42783          	lw	a5,-20(s0)
800023c8:	00f707b3          	add	a5,a4,a5
800023cc:	00078783          	lb	a5,0(a5)
800023d0:	02078063          	beqz	a5,800023f0 <prvInitialiseTCBVariables+0x80>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2836 (discriminator 2)
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
800023d4:	fec42783          	lw	a5,-20(s0)
800023d8:	00178793          	addi	a5,a5,1
800023dc:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2836 (discriminator 1)
800023e0:	fec42703          	lw	a4,-20(s0)
800023e4:	00f00793          	li	a5,15
800023e8:	fae7fce3          	bleu	a4,a5,800023a0 <prvInitialiseTCBVariables+0x30>
800023ec:	0080006f          	j	800023f4 <prvInitialiseTCBVariables+0x84>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2845
		{
			break;
800023f0:	00000013          	nop
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2855
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
800023f4:	fdc42783          	lw	a5,-36(s0)
800023f8:	040781a3          	sb	zero,67(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2859

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
800023fc:	fd442703          	lw	a4,-44(s0)
80002400:	00400793          	li	a5,4
80002404:	00e7f663          	bleu	a4,a5,80002410 <prvInitialiseTCBVariables+0xa0>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2861
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
80002408:	00400793          	li	a5,4
8000240c:	fcf42a23          	sw	a5,-44(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2868
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
80002410:	fdc42783          	lw	a5,-36(s0)
80002414:	fd442703          	lw	a4,-44(s0)
80002418:	02e7a623          	sw	a4,44(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2871
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
8000241c:	fdc42783          	lw	a5,-36(s0)
80002420:	fd442703          	lw	a4,-44(s0)
80002424:	04e7a823          	sw	a4,80(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2872
		pxTCB->uxMutexesHeld = 0;
80002428:	fdc42783          	lw	a5,-36(s0)
8000242c:	0407aa23          	sw	zero,84(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2876
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
80002430:	fdc42783          	lw	a5,-36(s0)
80002434:	00478793          	addi	a5,a5,4
80002438:	00078513          	mv	a0,a5
8000243c:	c1cff0ef          	jal	ra,80001858 <vListInitialiseItem>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2877
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
80002440:	fdc42783          	lw	a5,-36(s0)
80002444:	01878793          	addi	a5,a5,24
80002448:	00078513          	mv	a0,a5
8000244c:	c0cff0ef          	jal	ra,80001858 <vListInitialiseItem>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2881

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
80002450:	fdc42783          	lw	a5,-36(s0)
80002454:	fdc42703          	lw	a4,-36(s0)
80002458:	00e7a823          	sw	a4,16(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2884

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
8000245c:	00500713          	li	a4,5
80002460:	fd442783          	lw	a5,-44(s0)
80002464:	40f70733          	sub	a4,a4,a5
80002468:	fdc42783          	lw	a5,-36(s0)
8000246c:	00e7ac23          	sw	a4,24(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2885
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
80002470:	fdc42783          	lw	a5,-36(s0)
80002474:	fdc42703          	lw	a4,-36(s0)
80002478:	02e7a223          	sw	a4,36(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2889

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
8000247c:	fdc42783          	lw	a5,-36(s0)
80002480:	0407a223          	sw	zero,68(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2927
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
80002484:	fdc42783          	lw	a5,-36(s0)
80002488:	0407ac23          	sw	zero,88(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2928
		pxTCB->eNotifyState = eNotWaitingNotification;
8000248c:	fdc42783          	lw	a5,-36(s0)
80002490:	0407ae23          	sw	zero,92(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2938
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
80002494:	00000013          	nop
80002498:	03c12083          	lw	ra,60(sp)
8000249c:	03812403          	lw	s0,56(sp)
800024a0:	04010113          	addi	sp,sp,64
800024a4:	00008067          	ret

800024a8 <prvInitialiseTaskLists>:
prvInitialiseTaskLists():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:2997

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
800024a8:	fe010113          	addi	sp,sp,-32
800024ac:	00112e23          	sw	ra,28(sp)
800024b0:	00812c23          	sw	s0,24(sp)
800024b4:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3000
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
800024b8:	fe042623          	sw	zero,-20(s0)
800024bc:	0380006f          	j	800024f4 <prvInitialiseTaskLists+0x4c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3002 (discriminator 3)
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
800024c0:	fec42703          	lw	a4,-20(s0)
800024c4:	00070793          	mv	a5,a4
800024c8:	00279793          	slli	a5,a5,0x2
800024cc:	00e787b3          	add	a5,a5,a4
800024d0:	00279793          	slli	a5,a5,0x2
800024d4:	8001c737          	lui	a4,0x8001c
800024d8:	d5070713          	addi	a4,a4,-688 # 8001bd50 <__stack_top+0xfffdff20>
800024dc:	00e787b3          	add	a5,a5,a4
800024e0:	00078513          	mv	a0,a5
800024e4:	b10ff0ef          	jal	ra,800017f4 <vListInitialise>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3000 (discriminator 3)
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
800024e8:	fec42783          	lw	a5,-20(s0)
800024ec:	00178793          	addi	a5,a5,1
800024f0:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3000 (discriminator 1)
800024f4:	fec42703          	lw	a4,-20(s0)
800024f8:	00400793          	li	a5,4
800024fc:	fce7f2e3          	bleu	a4,a5,800024c0 <prvInitialiseTaskLists+0x18>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3005
	}

	vListInitialise( &xDelayedTaskList1 );
80002500:	8001c7b7          	lui	a5,0x8001c
80002504:	db478513          	addi	a0,a5,-588 # 8001bdb4 <__stack_top+0xfffdff84>
80002508:	aecff0ef          	jal	ra,800017f4 <vListInitialise>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3006
	vListInitialise( &xDelayedTaskList2 );
8000250c:	8001c7b7          	lui	a5,0x8001c
80002510:	dc878513          	addi	a0,a5,-568 # 8001bdc8 <__stack_top+0xfffdff98>
80002514:	ae0ff0ef          	jal	ra,800017f4 <vListInitialise>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3007
	vListInitialise( &xPendingReadyList );
80002518:	8001c7b7          	lui	a5,0x8001c
8000251c:	ddc78513          	addi	a0,a5,-548 # 8001bddc <__stack_top+0xfffdffac>
80002520:	ad4ff0ef          	jal	ra,800017f4 <vListInitialise>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3011

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
80002524:	8001c7b7          	lui	a5,0x8001c
80002528:	df078513          	addi	a0,a5,-528 # 8001bdf0 <__stack_top+0xfffdffc0>
8000252c:	ac8ff0ef          	jal	ra,800017f4 <vListInitialise>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3017
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
80002530:	8001c7b7          	lui	a5,0x8001c
80002534:	e0478513          	addi	a0,a5,-508 # 8001be04 <__stack_top+0xfffdffd4>
80002538:	abcff0ef          	jal	ra,800017f4 <vListInitialise>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3023
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
8000253c:	8001c737          	lui	a4,0x8001c
80002540:	db470713          	addi	a4,a4,-588 # 8001bdb4 <__stack_top+0xfffdff84>
80002544:	92e1a823          	sw	a4,-1744(gp) # 80002d10 <pxDelayedTaskList>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3024
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
80002548:	8001c737          	lui	a4,0x8001c
8000254c:	dc870713          	addi	a4,a4,-568 # 8001bdc8 <__stack_top+0xfffdff98>
80002550:	92e1aa23          	sw	a4,-1740(gp) # 80002d14 <pxOverflowDelayedTaskList>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3025
}
80002554:	00000013          	nop
80002558:	01c12083          	lw	ra,28(sp)
8000255c:	01812403          	lw	s0,24(sp)
80002560:	02010113          	addi	sp,sp,32
80002564:	00008067          	ret

80002568 <prvCheckTasksWaitingTermination>:
prvCheckTasksWaitingTermination():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3029
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
80002568:	fe010113          	addi	sp,sp,-32
8000256c:	00112e23          	sw	ra,28(sp)
80002570:	00812c23          	sw	s0,24(sp)
80002574:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3036
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
80002578:	0740006f          	j	800025ec <prvCheckTasksWaitingTermination+0x84>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3038
		{
			vTaskSuspendAll();
8000257c:	961ff0ef          	jal	ra,80001edc <vTaskSuspendAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3040
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80002580:	8001c7b7          	lui	a5,0x8001c
80002584:	df07a783          	lw	a5,-528(a5) # 8001bdf0 <__stack_top+0xfffdffc0>
80002588:	0017b793          	seqz	a5,a5
8000258c:	0ff7f793          	andi	a5,a5,255
80002590:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3042
			}
			( void ) xTaskResumeAll();
80002594:	971ff0ef          	jal	ra,80001f04 <xTaskResumeAll>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3044

			if( xListIsEmpty == pdFALSE )
80002598:	fec42783          	lw	a5,-20(s0)
8000259c:	04079863          	bnez	a5,800025ec <prvCheckTasksWaitingTermination+0x84>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3048
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
800025a0:	d75fe0ef          	jal	ra,80001314 <vPortEnterCritical>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3050
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
800025a4:	8001c7b7          	lui	a5,0x8001c
800025a8:	df078793          	addi	a5,a5,-528 # 8001bdf0 <__stack_top+0xfffdffc0>
800025ac:	00c7a783          	lw	a5,12(a5)
800025b0:	00c7a783          	lw	a5,12(a5)
800025b4:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3051
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
800025b8:	fe842783          	lw	a5,-24(s0)
800025bc:	00478793          	addi	a5,a5,4
800025c0:	00078513          	mv	a0,a5
800025c4:	c18ff0ef          	jal	ra,800019dc <uxListRemove>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3052
					--uxCurrentNumberOfTasks;
800025c8:	93c1a783          	lw	a5,-1732(gp) # 80002d1c <uxCurrentNumberOfTasks>
800025cc:	fff78713          	addi	a4,a5,-1
800025d0:	92e1ae23          	sw	a4,-1732(gp) # 80002d1c <uxCurrentNumberOfTasks>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3053
					--uxTasksDeleted;
800025d4:	9381a783          	lw	a5,-1736(gp) # 80002d18 <uxTasksDeleted>
800025d8:	fff78713          	addi	a4,a5,-1
800025dc:	92e1ac23          	sw	a4,-1736(gp) # 80002d18 <uxTasksDeleted>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3055
				}
				taskEXIT_CRITICAL();
800025e0:	d69fe0ef          	jal	ra,80001348 <vPortExitCritical>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3057

				prvDeleteTCB( pxTCB );
800025e4:	fe842503          	lw	a0,-24(s0)
800025e8:	168000ef          	jal	ra,80002750 <prvDeleteTCB>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3036
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
800025ec:	9381a783          	lw	a5,-1736(gp) # 80002d18 <uxTasksDeleted>
800025f0:	f80796e3          	bnez	a5,8000257c <prvCheckTasksWaitingTermination+0x14>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3066
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
800025f4:	00000013          	nop
800025f8:	01c12083          	lw	ra,28(sp)
800025fc:	01812403          	lw	s0,24(sp)
80002600:	02010113          	addi	sp,sp,32
80002604:	00008067          	ret

80002608 <prvAddCurrentTaskToDelayedList>:
prvAddCurrentTaskToDelayedList():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3070
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
80002608:	fe010113          	addi	sp,sp,-32
8000260c:	00112e23          	sw	ra,28(sp)
80002610:	00812c23          	sw	s0,24(sp)
80002614:	02010413          	addi	s0,sp,32
80002618:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3072
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
8000261c:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80002620:	fec42703          	lw	a4,-20(s0)
80002624:	00e7a223          	sw	a4,4(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3074

	if( xTimeToWake < xTickCount )
80002628:	9401a783          	lw	a5,-1728(gp) # 80002d20 <xTickCount>
8000262c:	fec42703          	lw	a4,-20(s0)
80002630:	02f77063          	bleu	a5,a4,80002650 <prvAddCurrentTaskToDelayedList+0x48>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3077
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
80002634:	9341a703          	lw	a4,-1740(gp) # 80002d14 <pxOverflowDelayedTaskList>
80002638:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
8000263c:	00478793          	addi	a5,a5,4
80002640:	00078593          	mv	a1,a5
80002644:	00070513          	mv	a0,a4
80002648:	ac0ff0ef          	jal	ra,80001908 <vListInsert>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3096
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
8000264c:	0300006f          	j	8000267c <prvAddCurrentTaskToDelayedList+0x74>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3082
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
80002650:	9301a703          	lw	a4,-1744(gp) # 80002d10 <pxDelayedTaskList>
80002654:	92c1a783          	lw	a5,-1748(gp) # 80002d0c <pxCurrentTCB>
80002658:	00478793          	addi	a5,a5,4
8000265c:	00078593          	mv	a1,a5
80002660:	00070513          	mv	a0,a4
80002664:	aa4ff0ef          	jal	ra,80001908 <vListInsert>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3087
		if( xTimeToWake < xNextTaskUnblockTime )
80002668:	95c1a783          	lw	a5,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
8000266c:	fec42703          	lw	a4,-20(s0)
80002670:	00f77663          	bleu	a5,a4,8000267c <prvAddCurrentTaskToDelayedList+0x74>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3089
			xNextTaskUnblockTime = xTimeToWake;
80002674:	fec42703          	lw	a4,-20(s0)
80002678:	94e1ae23          	sw	a4,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3096
}
8000267c:	00000013          	nop
80002680:	01c12083          	lw	ra,28(sp)
80002684:	01812403          	lw	s0,24(sp)
80002688:	02010113          	addi	sp,sp,32
8000268c:	00008067          	ret

80002690 <prvAllocateTCBAndStack>:
prvAllocateTCBAndStack():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3100
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
80002690:	fd010113          	addi	sp,sp,-48
80002694:	02112623          	sw	ra,44(sp)
80002698:	02812423          	sw	s0,40(sp)
8000269c:	03010413          	addi	s0,sp,48
800026a0:	00050793          	mv	a5,a0
800026a4:	fcb42c23          	sw	a1,-40(s0)
800026a8:	fcf41f23          	sh	a5,-34(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
800026ac:	fd842783          	lw	a5,-40(s0)
800026b0:	00079e63          	bnez	a5,800026cc <prvAllocateTCBAndStack+0x3c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132 (discriminator 1)
800026b4:	fde45783          	lhu	a5,-34(s0)
800026b8:	00279793          	slli	a5,a5,0x2
800026bc:	00078513          	mv	a0,a5
800026c0:	8edfe0ef          	jal	ra,80000fac <pvPortMalloc>
800026c4:	00050793          	mv	a5,a0
800026c8:	0080006f          	j	800026d0 <prvAllocateTCBAndStack+0x40>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132 (discriminator 2)
800026cc:	fd842783          	lw	a5,-40(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3132 (discriminator 4)
800026d0:	fef42423          	sw	a5,-24(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3134 (discriminator 4)

		if( pxStack != NULL )
800026d4:	fe842783          	lw	a5,-24(s0)
800026d8:	02078a63          	beqz	a5,8000270c <prvAllocateTCBAndStack+0x7c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3138
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
800026dc:	06000513          	li	a0,96
800026e0:	8cdfe0ef          	jal	ra,80000fac <pvPortMalloc>
800026e4:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3140

			if( pxNewTCB != NULL )
800026e8:	fec42783          	lw	a5,-20(s0)
800026ec:	00078a63          	beqz	a5,80002700 <prvAllocateTCBAndStack+0x70>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3143
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
800026f0:	fec42783          	lw	a5,-20(s0)
800026f4:	fe842703          	lw	a4,-24(s0)
800026f8:	02e7a823          	sw	a4,48(a5)
800026fc:	0140006f          	j	80002710 <prvAllocateTCBAndStack+0x80>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3149
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
80002700:	fe842503          	lw	a0,-24(s0)
80002704:	a85fe0ef          	jal	ra,80001188 <vPortFree>
80002708:	0080006f          	j	80002710 <prvAllocateTCBAndStack+0x80>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3154
			}
		}
		else
		{
			pxNewTCB = NULL;
8000270c:	fe042623          	sw	zero,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3159
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
80002710:	fec42783          	lw	a5,-20(s0)
80002714:	02078263          	beqz	a5,80002738 <prvAllocateTCBAndStack+0xa8>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3165
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
80002718:	fec42783          	lw	a5,-20(s0)
8000271c:	0307a703          	lw	a4,48(a5)
80002720:	fde45783          	lhu	a5,-34(s0)
80002724:	00279793          	slli	a5,a5,0x2
80002728:	00078613          	mv	a2,a5
8000272c:	0a500593          	li	a1,165
80002730:	00070513          	mv	a0,a4
80002734:	b40ff0ef          	jal	ra,80001a74 <memset>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3170
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
80002738:	fec42783          	lw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3171
}
8000273c:	00078513          	mv	a0,a5
80002740:	02c12083          	lw	ra,44(sp)
80002744:	02812403          	lw	s0,40(sp)
80002748:	03010113          	addi	sp,sp,48
8000274c:	00008067          	ret

80002750 <prvDeleteTCB>:
prvDeleteTCB():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3310
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
80002750:	fe010113          	addi	sp,sp,-32
80002754:	00112e23          	sw	ra,28(sp)
80002758:	00812c23          	sw	s0,24(sp)
8000275c:	02010413          	addi	s0,sp,32
80002760:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3335
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
80002764:	fec42783          	lw	a5,-20(s0)
80002768:	0307a783          	lw	a5,48(a5)
8000276c:	00078513          	mv	a0,a5
80002770:	a19fe0ef          	jal	ra,80001188 <vPortFree>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3339
		}
		#endif

		vPortFree( pxTCB );
80002774:	fec42503          	lw	a0,-20(s0)
80002778:	a11fe0ef          	jal	ra,80001188 <vPortFree>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3340
	}
8000277c:	00000013          	nop
80002780:	01c12083          	lw	ra,28(sp)
80002784:	01812403          	lw	s0,24(sp)
80002788:	02010113          	addi	sp,sp,32
8000278c:	00008067          	ret

80002790 <prvResetNextTaskUnblockTime>:
prvResetNextTaskUnblockTime():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3346

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
80002790:	fe010113          	addi	sp,sp,-32
80002794:	00812e23          	sw	s0,28(sp)
80002798:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
8000279c:	9301a783          	lw	a5,-1744(gp) # 80002d10 <pxDelayedTaskList>
800027a0:	0007a783          	lw	a5,0(a5)
800027a4:	00079663          	bnez	a5,800027b0 <prvResetNextTaskUnblockTime+0x20>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349 (discriminator 1)
800027a8:	00100793          	li	a5,1
800027ac:	0080006f          	j	800027b4 <prvResetNextTaskUnblockTime+0x24>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349 (discriminator 2)
800027b0:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3349 (discriminator 4)
800027b4:	00078863          	beqz	a5,800027c4 <prvResetNextTaskUnblockTime+0x34>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3355
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
800027b8:	fff00713          	li	a4,-1
800027bc:	94e1ae23          	sw	a4,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3366
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
800027c0:	0200006f          	j	800027e0 <prvResetNextTaskUnblockTime+0x50>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3363
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
800027c4:	9301a783          	lw	a5,-1744(gp) # 80002d10 <pxDelayedTaskList>
800027c8:	00c7a783          	lw	a5,12(a5)
800027cc:	00c7a783          	lw	a5,12(a5)
800027d0:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3364
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
800027d4:	fec42783          	lw	a5,-20(s0)
800027d8:	0047a703          	lw	a4,4(a5)
800027dc:	94e1ae23          	sw	a4,-1700(gp) # 80002d3c <xNextTaskUnblockTime>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/tasks.c:3366
}
800027e0:	00000013          	nop
800027e4:	01c12403          	lw	s0,28(sp)
800027e8:	02010113          	addi	sp,sp,32
800027ec:	00008067          	ret

800027f0 <PLIC_init>:
PLIC_init():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:124
{
800027f0:	fe010113          	addi	sp,sp,-32
800027f4:	00812e23          	sw	s0,28(sp)
800027f8:	02010413          	addi	s0,sp,32
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:126
    unsigned long hart_id = read_csr(mhartid);
800027fc:	f14027f3          	csrr	a5,mhartid
80002800:	fef42423          	sw	a5,-24(s0)
80002804:	fe842783          	lw	a5,-24(s0)
80002808:	fef42223          	sw	a5,-28(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:129
    for(inc = 0; inc < ((PLIC_NUM_SOURCES + 32u) / 32u); ++inc)
8000280c:	fe042623          	sw	zero,-20(s0)
80002810:	03c0006f          	j	8000284c <PLIC_init+0x5c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:131 (discriminator 3)
        PLIC->TARGET_ENABLES[hart_id].ENABLES[inc] = 0;
80002814:	40000737          	lui	a4,0x40000
80002818:	fe442783          	lw	a5,-28(s0)
8000281c:	00579693          	slli	a3,a5,0x5
80002820:	fec42783          	lw	a5,-20(s0)
80002824:	00f686b3          	add	a3,a3,a5
80002828:	000017b7          	lui	a5,0x1
8000282c:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
80002830:	00f687b3          	add	a5,a3,a5
80002834:	00279793          	slli	a5,a5,0x2
80002838:	00f707b3          	add	a5,a4,a5
8000283c:	0007a023          	sw	zero,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:129 (discriminator 3)
    for(inc = 0; inc < ((PLIC_NUM_SOURCES + 32u) / 32u); ++inc)
80002840:	fec42783          	lw	a5,-20(s0)
80002844:	00178793          	addi	a5,a5,1
80002848:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:129 (discriminator 1)
8000284c:	fec42783          	lw	a5,-20(s0)
80002850:	fc0782e3          	beqz	a5,80002814 <PLIC_init+0x24>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:137
    for(inc = 0; inc < PLIC_NUM_SOURCES; ++inc)
80002854:	fe042623          	sw	zero,-20(s0)
80002858:	0240006f          	j	8000287c <PLIC_init+0x8c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:139 (discriminator 3)
        PLIC->SOURCE_PRIORITY[inc] = 0;
8000285c:	40000737          	lui	a4,0x40000
80002860:	fec42783          	lw	a5,-20(s0)
80002864:	00279793          	slli	a5,a5,0x2
80002868:	00f707b3          	add	a5,a4,a5
8000286c:	0007a023          	sw	zero,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:137 (discriminator 3)
    for(inc = 0; inc < PLIC_NUM_SOURCES; ++inc)
80002870:	fec42783          	lw	a5,-20(s0)
80002874:	00178793          	addi	a5,a5,1
80002878:	fef42623          	sw	a5,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:137 (discriminator 1)
8000287c:	fec42703          	lw	a4,-20(s0)
80002880:	01e00793          	li	a5,30
80002884:	fce7fce3          	bleu	a4,a5,8000285c <PLIC_init+0x6c>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:143
    PLIC->TARGET[hart_id].PRIORITY_THRESHOLD = 0;
80002888:	40000737          	lui	a4,0x40000
8000288c:	fe442783          	lw	a5,-28(s0)
80002890:	20078793          	addi	a5,a5,512
80002894:	00c79793          	slli	a5,a5,0xc
80002898:	00f707b3          	add	a5,a4,a5
8000289c:	0007a023          	sw	zero,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:146
    set_csr(mie, MIP_MEIP);
800028a0:	000017b7          	lui	a5,0x1
800028a4:	80078793          	addi	a5,a5,-2048 # 800 <HEAP_SIZE-0xf800>
800028a8:	3047a7f3          	csrrs	a5,mie,a5
800028ac:	fef42023          	sw	a5,-32(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../riscv_hal/riscv_plic.h:147
}
800028b0:	00000013          	nop
800028b4:	01c12403          	lw	s0,28(sp)
800028b8:	02010113          	addi	sp,sp,32
800028bc:	00008067          	ret

800028c0 <Chronos_init>:
Chronos_init():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/chronos.h:19
////////////////////////////////////////////////////////////
// Router mapped register - informs the router its address
#define ROUTER_BASE ((unsigned int *)0x50000000)
volatile unsigned int *myAddress = ROUTER_BASE;

void Chronos_init(){
800028c0:	ff010113          	addi	sp,sp,-16
800028c4:	00812623          	sw	s0,12(sp)
800028c8:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/chronos.h:20
    *myAddress = 5;//*myID; // This information is provided by HARNESS
800028cc:	800037b7          	lui	a5,0x80003
800028d0:	bf07a783          	lw	a5,-1040(a5) # 80002bf0 <__stack_top+0xfffc6dc0>
800028d4:	00500713          	li	a4,5
800028d8:	00e7a023          	sw	a4,0(a5)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/chronos.h:22
    
    return;
800028dc:	00000013          	nop
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../FreeRTOS/include/chronos.h:23
}
800028e0:	00c12403          	lw	s0,12(sp)
800028e4:	01010113          	addi	sp,sp,16
800028e8:	00008067          	ret

800028ec <main>:
main():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:43
void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName );

/*-----------------------------------------------------------*/

int main( void )
{
800028ec:	ff010113          	addi	sp,sp,-16
800028f0:	00112623          	sw	ra,12(sp)
800028f4:	00812423          	sw	s0,8(sp)
800028f8:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:44
    PLIC_init();
800028fc:	ef5ff0ef          	jal	ra,800027f0 <PLIC_init>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:50

    /**************************************************************************
    * Initialize CoreUART with its base address, baud value, and line
    * configuration.
    *************************************************************************/
    UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_115200,
80002900:	00100693          	li	a3,1
80002904:	02c00613          	li	a2,44
80002908:	700015b7          	lui	a1,0x70001
8000290c:	8001c7b7          	lui	a5,0x8001c
80002910:	e1c78513          	addi	a0,a5,-484 # 8001be1c <__stack_top+0xfffdffec>
80002914:	c1cfe0ef          	jal	ra,80000d30 <UART_init>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:56
             (DATA_8_BITS | NO_PARITY) );
    
	/**************************************************************************
    * Initialize the Chronos platform stuff
    *************************************************************************/
	Chronos_init();
80002918:	fa9ff0ef          	jal	ra,800028c0 <Chronos_init>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:58

    UART_polled_tx_string( &g_uart, (const uint8_t *)"\n        Sample Demonstration of FreeRTOS port for Mi-V processor.\r\n\r\n" );
8000291c:	800037b7          	lui	a5,0x80003
80002920:	b1878593          	addi	a1,a5,-1256 # 80002b18 <__stack_top+0xfffc6ce8>
80002924:	8001c7b7          	lui	a5,0x8001c
80002928:	e1c78513          	addi	a0,a5,-484 # 8001be1c <__stack_top+0xfffdffec>
8000292c:	dd0fe0ef          	jal	ra,80000efc <UART_polled_tx_string>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:59
    UART_polled_tx_string( &g_uart, (const uint8_t *)"      This project creates two tasks and runs them at regular intervals.\r\n" );
80002930:	800037b7          	lui	a5,0x80003
80002934:	b6078593          	addi	a1,a5,-1184 # 80002b60 <__stack_top+0xfffc6d30>
80002938:	8001c7b7          	lui	a5,0x8001c
8000293c:	e1c78513          	addi	a0,a5,-484 # 8001be1c <__stack_top+0xfffdffec>
80002940:	dbcfe0ef          	jal	ra,80000efc <UART_polled_tx_string>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:61
    /* Create the two test tasks. */
	xTaskCreate( vUartTestTask1, "UArt1", 1000, NULL, uartPRIMARY_PRIORITY, NULL );
80002944:	00000893          	li	a7,0
80002948:	00000813          	li	a6,0
8000294c:	00000793          	li	a5,0
80002950:	00200713          	li	a4,2
80002954:	00000693          	li	a3,0
80002958:	3e800613          	li	a2,1000
8000295c:	800035b7          	lui	a1,0x80003
80002960:	bac58593          	addi	a1,a1,-1108 # 80002bac <__stack_top+0xfffc6d7c>
80002964:	80003537          	lui	a0,0x80003
80002968:	9e850513          	addi	a0,a0,-1560 # 800029e8 <__stack_top+0xfffc6bb8>
8000296c:	a40ff0ef          	jal	ra,80001bac <xTaskGenericCreate>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:62
	xTaskCreate( vUartTestTask2, "UArt2", 1000, NULL, uartPRIMARY_PRIORITY, NULL );
80002970:	00000893          	li	a7,0
80002974:	00000813          	li	a6,0
80002978:	00000793          	li	a5,0
8000297c:	00200713          	li	a4,2
80002980:	00000693          	li	a3,0
80002984:	3e800613          	li	a2,1000
80002988:	800035b7          	lui	a1,0x80003
8000298c:	bb458593          	addi	a1,a1,-1100 # 80002bb4 <__stack_top+0xfffc6d84>
80002990:	80003537          	lui	a0,0x80003
80002994:	a1c50513          	addi	a0,a0,-1508 # 80002a1c <__stack_top+0xfffc6bec>
80002998:	a14ff0ef          	jal	ra,80001bac <xTaskGenericCreate>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:65

	/* Start the kernel.  From here on, only tasks and interrupts will run. */
	vTaskStartScheduler();
8000299c:	cb0ff0ef          	jal	ra,80001e4c <vTaskStartScheduler>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:68

	/* Exit FreeRTOS */
	return 0;
800029a0:	00000793          	li	a5,0
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:69
}
800029a4:	00078513          	mv	a0,a5
800029a8:	00c12083          	lw	ra,12(sp)
800029ac:	00812403          	lw	s0,8(sp)
800029b0:	01010113          	addi	sp,sp,16
800029b4:	00008067          	ret

800029b8 <vApplicationMallocFailedHook>:
vApplicationMallocFailedHook():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:74

/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
800029b8:	ff010113          	addi	sp,sp,-16
800029bc:	00812623          	sw	s0,12(sp)
800029c0:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:85
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
800029c4:	30047073          	csrci	mstatus,8
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:86 (discriminator 1)
	for( ;; );
800029c8:	0000006f          	j	800029c8 <vApplicationMallocFailedHook+0x10>

800029cc <vApplicationIdleHook>:
vApplicationIdleHook():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:91
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
800029cc:	ff010113          	addi	sp,sp,-16
800029d0:	00812623          	sw	s0,12(sp)
800029d4:	01010413          	addi	s0,sp,16
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:101
	specified, or call vTaskDelay()).  If the application makes use of the
	vTaskDelete() API function (as this demo application does) then it is also
	important that vApplicationIdleHook() is permitted to return to its calling
	function, because it is the responsibility of the idle task to clean up
	memory allocated by the kernel to any task that has since been deleted. */
}
800029d8:	00000013          	nop
800029dc:	00c12403          	lw	s0,12(sp)
800029e0:	01010113          	addi	sp,sp,16
800029e4:	00008067          	ret

800029e8 <vUartTestTask1>:
vUartTestTask1():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:118
	for( ;; );
}
/*-----------------------------------------------------------*/

static void vUartTestTask1( void *pvParameters )
{
800029e8:	fe010113          	addi	sp,sp,-32
800029ec:	00112e23          	sw	ra,28(sp)
800029f0:	00812c23          	sw	s0,24(sp)
800029f4:	02010413          	addi	s0,sp,32
800029f8:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:123 (discriminator 1)
	( void ) pvParameters;
	
	for( ;; )
	{
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 1\r\n" );
800029fc:	800037b7          	lui	a5,0x80003
80002a00:	bbc78593          	addi	a1,a5,-1092 # 80002bbc <__stack_top+0xfffc6d8c>
80002a04:	8001c7b7          	lui	a5,0x8001c
80002a08:	e1c78513          	addi	a0,a5,-484 # 8001be1c <__stack_top+0xfffdffec>
80002a0c:	cf0fe0ef          	jal	ra,80000efc <UART_polled_tx_string>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:124 (discriminator 1)
	    vTaskDelay(100);
80002a10:	06400513          	li	a0,100
80002a14:	bb4ff0ef          	jal	ra,80001dc8 <vTaskDelay>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:123 (discriminator 1)
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 1\r\n" );
80002a18:	fe5ff06f          	j	800029fc <vUartTestTask1+0x14>

80002a1c <vUartTestTask2>:
vUartTestTask2():
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:132


/*-----------------------------------------------------------*/

static void vUartTestTask2( void *pvParameters )
{
80002a1c:	fe010113          	addi	sp,sp,-32
80002a20:	00112e23          	sw	ra,28(sp)
80002a24:	00812c23          	sw	s0,24(sp)
80002a28:	02010413          	addi	s0,sp,32
80002a2c:	fea42623          	sw	a0,-20(s0)
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:137 (discriminator 1)
	( void ) pvParameters;

	for( ;; )
	{
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 2\r\n" );
80002a30:	800037b7          	lui	a5,0x80003
80002a34:	bc878593          	addi	a1,a5,-1080 # 80002bc8 <__stack_top+0xfffc6d98>
80002a38:	8001c7b7          	lui	a5,0x8001c
80002a3c:	e1c78513          	addi	a0,a5,-484 # 8001be1c <__stack_top+0xfffdffec>
80002a40:	cbcfe0ef          	jal	ra,80000efc <UART_polled_tx_string>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:138 (discriminator 1)
	    vTaskDelay(50);
80002a44:	03200513          	li	a0,50
80002a48:	b80ff0ef          	jal	ra,80001dc8 <vTaskDelay>
/home/iacanaw/git_workspace/Chronos-RISCV/FreeRTOS/Debug/../main.c:137 (discriminator 1)
		UART_polled_tx_string( &g_uart, (const uint8_t *)"Task - 2\r\n" );
80002a4c:	fe5ff06f          	j	80002a30 <vUartTestTask2+0x14>

80002a50 <write>:
write():
80002a50:	81418793          	addi	a5,gp,-2028 # 80002bf4 <_impure_ptr>
80002a54:	00060693          	mv	a3,a2
80002a58:	00058613          	mv	a2,a1
80002a5c:	00050593          	mv	a1,a0
80002a60:	0007a503          	lw	a0,0(a5)
80002a64:	0040006f          	j	80002a68 <_write_r>

80002a68 <_write_r>:
_write_r():
80002a68:	ff010113          	addi	sp,sp,-16
80002a6c:	00812423          	sw	s0,8(sp)
80002a70:	00050413          	mv	s0,a0
80002a74:	00058513          	mv	a0,a1
80002a78:	00060593          	mv	a1,a2
80002a7c:	00068613          	mv	a2,a3
80002a80:	00019797          	auipc	a5,0x19
80002a84:	3807ac23          	sw	zero,920(a5) # 8001be18 <errno>
80002a88:	00112623          	sw	ra,12(sp)
80002a8c:	8e4fe0ef          	jal	ra,80000b70 <_write>
80002a90:	fff00793          	li	a5,-1
80002a94:	00f51c63          	bne	a0,a5,80002aac <_write_r+0x44>
80002a98:	00019797          	auipc	a5,0x19
80002a9c:	38078793          	addi	a5,a5,896 # 8001be18 <errno>
80002aa0:	0007a783          	lw	a5,0(a5)
80002aa4:	00078463          	beqz	a5,80002aac <_write_r+0x44>
80002aa8:	00f42023          	sw	a5,0(s0)
80002aac:	00c12083          	lw	ra,12(sp)
80002ab0:	00812403          	lw	s0,8(sp)
80002ab4:	01010113          	addi	sp,sp,16
80002ab8:	00008067          	ret
80002abc:	0000                	unimp
80002abe:	0000                	unimp
80002ac0:	6568                	flw	fa0,76(a0)
80002ac2:	6c6c                	flw	fa1,92(s0)
80002ac4:	0000006f          	j	80002ac4 <_write_r+0x5c>
80002ac8:	7274                	flw	fa3,100(a2)
80002aca:	7061                	c.lui	zero,0xffff8
80002acc:	000a                	c.slli	zero,0x2
80002ace:	0000                	unimp
80002ad0:	7830                	flw	fa2,112(s0)
80002ad2:	0000                	unimp
80002ad4:	500a                	0x500a
80002ad6:	6f72                	flw	ft10,28(sp)
80002ad8:	206d6167          	0x206d6167
80002adc:	6168                	flw	fa0,68(a0)
80002ade:	78652073          	csrs	0x786,a0
80002ae2:	7469                	lui	s0,0xffffa
80002ae4:	6465                	lui	s0,0x19
80002ae6:	7720                	flw	fs0,104(a4)
80002ae8:	7469                	lui	s0,0xffffa
80002aea:	2068                	fld	fa0,192(s0)
80002aec:	65646f63          	bltu	s0,s6,8000314a <__sbss_end+0x3fa>
80002af0:	003a                	c.slli	zero,0xe
80002af2:	0000                	unimp
80002af4:	000d                	c.nop	3
80002af6:	0000                	unimp
80002af8:	4449                	li	s0,18
80002afa:	454c                	lw	a1,12(a0)
80002afc:	0000                	unimp
80002afe:	0000                	unimp
80002b00:	0a0d                	addi	s4,s4,3
80002b02:	7246                	flw	ft4,112(sp)
80002b04:	6565                	lui	a0,0x19
80002b06:	5452                	lw	s0,52(sp)
80002b08:	4520534f          	0x4520534f
80002b0c:	6178                	flw	fa4,68(a0)
80002b0e:	706d                	c.lui	zero,0xffffb
80002b10:	656c                	flw	fa1,76(a0)
80002b12:	0a0d                	addi	s4,s4,3
80002b14:	0000                	unimp
80002b16:	0000                	unimp
80002b18:	200a                	fld	ft0,128(sp)
80002b1a:	2020                	fld	fs0,64(s0)
80002b1c:	2020                	fld	fs0,64(s0)
80002b1e:	2020                	fld	fs0,64(s0)
80002b20:	5320                	lw	s0,96(a4)
80002b22:	6d61                	lui	s10,0x18
80002b24:	6c70                	flw	fa2,92(s0)
80002b26:	2065                	jal	80002bce <_write_r+0x166>
80002b28:	6544                	flw	fs1,12(a0)
80002b2a:	6f6d                	lui	t5,0x1b
80002b2c:	736e                	flw	ft6,248(sp)
80002b2e:	7274                	flw	fa3,100(a2)
80002b30:	7461                	lui	s0,0xffff8
80002b32:	6f69                	lui	t5,0x1a
80002b34:	206e                	fld	ft0,216(sp)
80002b36:	4620666f          	jal	a2,80008f98 <__global_pointer$+0x5bb8>
80002b3a:	6572                	flw	fa0,28(sp)
80002b3c:	5265                	li	tp,-7
80002b3e:	4f54                	lw	a3,28(a4)
80002b40:	6f702053          	0x6f702053
80002b44:	7472                	flw	fs0,60(sp)
80002b46:	6620                	flw	fs0,72(a2)
80002b48:	4d20726f          	jal	tp,8000a01a <__global_pointer$+0x6c3a>
80002b4c:	2d69                	jal	800031e6 <__sbss_end+0x496>
80002b4e:	2056                	fld	ft0,336(sp)
80002b50:	7270                	flw	fa2,100(a2)
80002b52:	7365636f          	jal	t1,80059288 <__stack_top+0x1d458>
80002b56:	2e726f73          	csrrsi	t5,0x2e7,4
80002b5a:	0a0d                	addi	s4,s4,3
80002b5c:	0a0d                	addi	s4,s4,3
80002b5e:	0000                	unimp
80002b60:	2020                	fld	fs0,64(s0)
80002b62:	2020                	fld	fs0,64(s0)
80002b64:	2020                	fld	fs0,64(s0)
80002b66:	6854                	flw	fa3,20(s0)
80002b68:	7369                	lui	t1,0xffffa
80002b6a:	7020                	flw	fs0,96(s0)
80002b6c:	6f72                	flw	ft10,28(sp)
80002b6e:	656a                	flw	fa0,152(sp)
80002b70:	63207463          	bleu	s2,zero,80003198 <__sbss_end+0x448>
80002b74:	6572                	flw	fa0,28(sp)
80002b76:	7461                	lui	s0,0xffff8
80002b78:	7365                	lui	t1,0xffff9
80002b7a:	7420                	flw	fs0,104(s0)
80002b7c:	74206f77          	0x74206f77
80002b80:	7361                	lui	t1,0xffff8
80002b82:	6120736b          	0x6120736b
80002b86:	646e                	flw	fs0,216(sp)
80002b88:	7220                	flw	fs0,96(a2)
80002b8a:	6e75                	lui	t3,0x1d
80002b8c:	68742073          	csrs	0x687,s0
80002b90:	6d65                	lui	s10,0x19
80002b92:	6120                	flw	fs0,64(a0)
80002b94:	2074                	fld	fa3,192(s0)
80002b96:	6572                	flw	fa0,28(sp)
80002b98:	616c7567          	0x616c7567
80002b9c:	2072                	fld	ft0,280(sp)
80002b9e:	6e69                	lui	t3,0x1a
80002ba0:	6574                	flw	fa3,76(a0)
80002ba2:	7672                	flw	fa2,60(sp)
80002ba4:	6c61                	lui	s8,0x18
80002ba6:	0a0d2e73          	csrrs	t3,0xa0,s10
80002baa:	0000                	unimp
80002bac:	4155                	li	sp,21
80002bae:	7472                	flw	fs0,60(sp)
80002bb0:	0031                	c.nop	12
80002bb2:	0000                	unimp
80002bb4:	4155                	li	sp,21
80002bb6:	7472                	flw	fs0,60(sp)
80002bb8:	0032                	c.slli	zero,0xc
80002bba:	0000                	unimp
80002bbc:	6154                	flw	fa3,4(a0)
80002bbe:	2d206b73          	csrrsi	s6,0x2d2,0
80002bc2:	3120                	fld	fs0,96(a0)
80002bc4:	0a0d                	addi	s4,s4,3
80002bc6:	0000                	unimp
80002bc8:	6154                	flw	fa3,4(a0)
80002bca:	2d206b73          	csrrsi	s6,0x2d2,0
80002bce:	3220                	fld	fs0,96(a2)
80002bd0:	0a0d                	addi	s4,s4,3
	...
