#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_00000236394c7150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000236394c7470 .scope module, "sig_tb" "sig_tb" 3 4;
 .timescale -9 -12;
v00000236394a2850_0 .var "clk_in", 0 0;
v00000236394a28f0_0 .net "data_out", 0 0, L_000002363952f5a0;  1 drivers
v000002363952e830_0 .var "msg_in", 15 0;
v000002363952e8d0_0 .var "rst_in", 0 0;
v000002363952e970_0 .net "status_out", 0 0, v00000236394a2710_0;  1 drivers
v000002363952f500_0 .var "trigger_in", 0 0;
S_00000236394c7980 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_00000236394c7470;
 .timescale -9 -12;
v00000236394c6f70_0 .var/2s "i", 31 0;
S_00000236394c7f30 .scope module, "uut" "sig_gen" 3 11, 4 1 0, S_00000236394c7470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "msg_in";
    .port_info 3 /INPUT 1 "trigger_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /OUTPUT 1 "status_out";
P_0000023639488980 .param/l "MESSAGE_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
v00000236394c80c0_0 .var "bit_counter", 5 0;
v00000236394c8160_0 .net "clk_in", 0 0, v00000236394a2850_0;  1 drivers
v00000236394c8200_0 .net "data_out", 0 0, L_000002363952f5a0;  alias, 1 drivers
v00000236394a2530_0 .var "msg_buffer", 15 0;
v00000236394a25d0_0 .net "msg_in", 15 0, v000002363952e830_0;  1 drivers
v00000236394a2670_0 .net "rst_in", 0 0, v000002363952e8d0_0;  1 drivers
v00000236394a2710_0 .var "status_out", 0 0;
v00000236394a27b0_0 .net "trigger_in", 0 0, v000002363952f500_0;  1 drivers
E_0000023639487e80 .event posedge, v00000236394c8160_0;
L_000002363952f5a0 .part v00000236394a2530_0, 15, 1;
    .scope S_00000236394c7f30;
T_0 ;
    %wait E_0000023639487e80;
    %load/vec4 v00000236394a2670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000236394a2530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000236394a2710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000236394a2710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000236394c80c0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000236394a2710_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000236394c80c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000236394c80c0_0, 0;
T_0.5 ;
    %load/vec4 v00000236394c80c0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v00000236394a2530_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000236394a2530_0, 0;
T_0.6 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000236394a27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v00000236394a25d0_0;
    %assign/vec4 v00000236394a2530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000236394a2710_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000236394c80c0_0, 0;
T_0.8 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000236394c7470;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000236394a2850_0;
    %nor/r;
    %store/vec4 v00000236394a2850_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000236394c7470;
T_2 ;
    %vpi_call/w 3 35 "$dumpfile", "sig.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000236394c7470 {0 0 0};
    %vpi_call/w 3 38 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236394a2850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002363952e8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002363952f500_0, 0, 1;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v000002363952e830_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002363952e8d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002363952e8d0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002363952f500_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002363952f500_0, 0, 1;
    %vpi_call/w 3 52 "$display", "msg_in = %8b ", v000002363952e830_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "trigger_in  sig_out  data_out" {0 0 0};
    %fork t_1, S_00000236394c7980;
    %jmp t_0;
    .scope S_00000236394c7980;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000236394c6f70_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000236394c6f70_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call/w 3 55 "$display", "      %b           %b        %b", v000002363952f500_0, v00000236394a28f0_0, v000002363952e970_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v00000236394c6f70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000236394c6f70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_00000236394c7470;
t_0 %join;
    %vpi_call/w 3 60 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sig_tb.sv";
    "sig_gen.sv";
