

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Thu Jan 20 09:42:07 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3247|     3247| 32.470 us | 32.470 us |  3248|  3248|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dataflow_parent_loop_proc16_fu_522  |dataflow_parent_loop_proc16  |     2801|     2801| 28.010 us | 28.010 us |  2801|  2801|   none  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_150_1                    |        4|        4|         2|          1|          1|     4|    yes   |
        |- VITIS_LOOP_159_3_VITIS_LOOP_161_4   |      146|      146|         4|          1|          1|   144|    yes   |
        |- VITIS_LOOP_172_6_VITIS_LOOP_174_7   |       83|       83|         4|          1|          1|    81|    yes   |
        |- VITIS_LOOP_218_9_VITIS_LOOP_220_10  |      199|      199|         5|          1|          1|   196|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-2 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-3 : II = 1, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 19 16 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 21 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 27 [1/1] (1.15ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 27 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 28 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 29 [1/1] (1.15ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 29 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 30 [1/1] (1.15ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112]   --->   Operation 30 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (1.15ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 31 'alloca' 'data_l2_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (1.15ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 32 'alloca' 'data_l2_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (1.15ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 33 'alloca' 'data_l2_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (1.15ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113]   --->   Operation 34 'alloca' 'data_l2_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (1.15ns)   --->   "%bias_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 35 'alloca' 'bias_l1_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 36 [1/1] (1.15ns)   --->   "%bias_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 36 'alloca' 'bias_l1_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 37 [1/1] (1.15ns)   --->   "%bias_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 37 'alloca' 'bias_l1_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (1.15ns)   --->   "%bias_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:115]   --->   Operation 38 'alloca' 'bias_l1_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (1.15ns)   --->   "%output_l1_0 = alloca i64"   --->   Operation 39 'alloca' 'output_l1_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (1.15ns)   --->   "%output_l1_1 = alloca i64"   --->   Operation 40 'alloca' 'output_l1_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (1.15ns)   --->   "%output_l1_2 = alloca i64"   --->   Operation 41 'alloca' 'output_l1_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (1.15ns)   --->   "%output_l1_3 = alloca i64"   --->   Operation 42 'alloca' 'output_l1_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 43 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V"   --->   Operation 43 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%div30_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read, i32, i32"   --->   Operation 44 'partselect' 'div30_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 45 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read"   --->   Operation 45 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%C = trunc i256 %bias_in_V_read_1"   --->   Operation 46 'trunc' 'C' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i256 %bias_in_V_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135]   --->   Operation 47 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 48 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_1"   --->   Operation 48 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%WH = trunc i256 %bias_in_V_read_2"   --->   Operation 49 'trunc' 'WH' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 50 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_2"   --->   Operation 50 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%WH_in = trunc i256 %bias_in_V_read_3"   --->   Operation 51 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bias_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %bias_in_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weight_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weight_in_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %data_in_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %conv_out_V, void @empty_6, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %conv_out_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (3.17ns)   --->   "%mul_ln147 = mul i32 %WH, i32 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 61 'mul' 'mul_ln147' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 62 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_3"   --->   Operation 63 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%RS = trunc i256 %bias_in_V_read_4"   --->   Operation 64 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i256 %bias_in_V_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 65 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.60ns)   --->   "%br_ln150 = br void %bb436" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 66 'br' 'br_ln150' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.86>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ko = phi i30 %add_ln150, void %bb436.split, i30, void %bb437" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 67 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.83ns)   --->   "%icmp_ln150 = icmp_eq  i30 %ko, i30 %div30_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 69 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.86ns)   --->   "%add_ln150 = add i30 %ko, i30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 70 'add' 'add_ln150' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %bb436.split, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 71 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%ko_cast = zext i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 72 'zext' 'ko_cast' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 74 'specloopname' 'specloopname_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read, i256 %bias_in_V_read_1, i256 %bias_in_V_read_2, i256 %bias_in_V_read_3, i256 %bias_in_V_read_4"   --->   Operation 75 'read' 'bias_in_V_read_5' <Predicate = (!icmp_ln150)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i256 %bias_in_V_read_5"   --->   Operation 76 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 77 'getelementptr' 'bias_l1_0_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %trunc_ln708, i9 %bias_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 78 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 79 'partselect' 'p_Result_5_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 80 'getelementptr' 'bias_l1_1_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %p_Result_5_1, i9 %bias_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 81 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 82 'partselect' 'p_Result_5_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 83 'getelementptr' 'bias_l1_2_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %p_Result_5_2, i9 %bias_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 84 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 85 'partselect' 'p_Result_5_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 86 'getelementptr' 'bias_l1_3_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.15ns)   --->   "%store_ln155 = store i8 %p_Result_5_3, i9 %bias_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155]   --->   Operation 87 'store' 'store_ln155' <Predicate = (!icmp_ln150)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb436"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.17>
ST_8 : Operation 89 [1/1] (3.17ns)   --->   "%tmp = mul i32 %C, i32 %RS"   --->   Operation 89 'mul' 'tmp' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.34>
ST_9 : Operation 90 [1/1] (3.17ns)   --->   "%mul45 = mul i32 %tmp, i32 %RS"   --->   Operation 90 'mul' 'mul45' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %mul45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 91 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%cast = zext i32 %mul45"   --->   Operation 92 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %div30_cast"   --->   Operation 93 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (3.17ns)   --->   "%bound = mul i62 %cast1, i62 %cast"   --->   Operation 94 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.60ns)   --->   "%br_ln159 = br void %bb434" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 95 'br' 'br_ln159' <Predicate = true> <Delay = 0.60>

State 10 <SV = 8> <Delay = 2.10>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i62, void %._crit_edge301.loopexit, i62 %add_ln159, void %._crit_edge284.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 96 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%crs = phi i32, void %._crit_edge301.loopexit, i32 %select_ln159_1, void %._crit_edge284.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 97 'phi' 'crs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%ko_1 = phi i30, void %._crit_edge301.loopexit, i30 %add_ln161, void %._crit_edge284.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 98 'phi' 'ko_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 99 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.05ns)   --->   "%icmp_ln159 = icmp_eq  i62 %indvar_flatten, i62 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 100 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.12ns)   --->   "%add_ln159 = add i62 %indvar_flatten, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 101 'add' 'add_ln159' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %._crit_edge284.loopexit, void %._crit_edge293.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 102 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.83ns)   --->   "%icmp_ln161 = icmp_eq  i30 %ko_1, i30 %div30_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 103 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.27ns)   --->   "%select_ln159 = select i1 %icmp_ln161, i30, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 104 'select' 'select_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.88ns)   --->   "%add_ln159_1 = add i32, i32 %crs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 105 'add' 'add_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.22ns)   --->   "%select_ln159_1 = select i1 %icmp_ln161, i32 %add_ln159_1, i32 %crs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 106 'select' 'select_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %select_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 107 'trunc' 'trunc_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty = trunc i30 %select_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 108 'trunc' 'empty' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_10 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 109 'mul' 'mul56' <Predicate = (!icmp_ln159)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 110 [1/1] (0.86ns)   --->   "%add_ln161 = add i30, i30 %select_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 110 'add' 'add_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 0.99>
ST_11 : Operation 111 [2/3] (0.99ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 111 'mul' 'mul56' <Predicate = (!icmp_ln159)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 10> <Delay = 0.64>
ST_12 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 112 'mul' 'mul56' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 113 [2/2] (0.64ns) (root node of the DSP)   --->   "%kcrs = add i9 %mul56, i9 %trunc_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 113 'add' 'kcrs' <Predicate = (!icmp_ln159)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_159_3_VITIS_LOOP_161_4_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:161]   --->   Operation 117 'specloopname' 'specloopname_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %weight_in_V"   --->   Operation 118 'read' 'weight_in_V_read' <Predicate = (!icmp_ln159)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_13 : Operation 119 [1/2] (0.64ns) (root node of the DSP)   --->   "%kcrs = add i9 %mul56, i9 %trunc_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 119 'add' 'kcrs' <Predicate = (!icmp_ln159)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%idxprom67 = zext i9 %kcrs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 120 'zext' 'idxprom67' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i256 %weight_in_V_read"   --->   Operation 121 'trunc' 'trunc_ln708_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 122 'getelementptr' 'weight_l2_0_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 123 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 124 'partselect' 'p_Result_6_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 125 'getelementptr' 'weight_l2_1_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %p_Result_6_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 126 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 127 'partselect' 'p_Result_6_2' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 128 'getelementptr' 'weight_l2_2_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %p_Result_6_2, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 129 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 130 'partselect' 'p_Result_6_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 131 'getelementptr' 'weight_l2_3_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln167 = store i8 %p_Result_6_3, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 132 'store' 'store_ln167' <Predicate = (!icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb434"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.34>
ST_14 : Operation 134 [1/1] (3.17ns)   --->   "%mul74 = mul i32 %WH_in, i32 %WH_in"   --->   Operation 134 'mul' 'mul74' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %mul74"   --->   Operation 135 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%div76_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read_1, i32, i32"   --->   Operation 136 'partselect' 'div76_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %mul74"   --->   Operation 137 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%cast3 = zext i30 %div76_cast"   --->   Operation 138 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.17ns)   --->   "%bound4 = mul i62 %cast3, i62 %cast2"   --->   Operation 139 'mul' 'bound4' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.60ns)   --->   "%br_ln172 = br void %bb432" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 140 'br' 'br_ln172' <Predicate = true> <Delay = 0.60>

State 15 <SV = 10> <Delay = 2.10>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i62, void %._crit_edge293.loopexit, i62 %add_ln172, void %._crit_edge267.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 141 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%wh = phi i32, void %._crit_edge293.loopexit, i32 %select_ln172_1, void %._crit_edge267.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 142 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%co = phi i30, void %._crit_edge293.loopexit, i30 %add_ln174, void %._crit_edge267.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 143 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.05ns)   --->   "%icmp_ln172 = icmp_eq  i62 %indvar_flatten6, i62 %bound4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 145 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (1.12ns)   --->   "%add_ln172 = add i62 %indvar_flatten6, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 146 'add' 'add_ln172' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %._crit_edge267.loopexit, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 147 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.83ns)   --->   "%icmp_ln174 = icmp_eq  i30 %co, i30 %div76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 148 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.27ns)   --->   "%select_ln172 = select i1 %icmp_ln174, i30, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 149 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.88ns)   --->   "%add_ln172_1 = add i32, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 150 'add' 'add_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.22ns)   --->   "%select_ln172_1 = select i1 %icmp_ln174, i32 %add_ln172_1, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 151 'select' 'select_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i32 %select_ln172_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 152 'trunc' 'trunc_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%empty_70 = trunc i30 %select_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 153 'trunc' 'empty_70' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_15 : Operation 154 [3/3] (0.99ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_70, i10 %empty_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 154 'mul' 'mul91' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 155 [1/1] (0.86ns)   --->   "%add_ln174 = add i30, i30 %select_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 155 'add' 'add_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 0.99>
ST_16 : Operation 156 [2/3] (0.99ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_70, i10 %empty_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 156 'mul' 'mul91' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 12> <Delay = 0.64>
ST_17 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_70, i10 %empty_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 157 'mul' 'mul91' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 158 [2/2] (0.64ns) (root node of the DSP)   --->   "%add92 = add i10 %mul91, i10 %trunc_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 158 'add' 'add92' <Predicate = (!icmp_ln172)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 13> <Delay = 2.75>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_172_6_VITIS_LOOP_174_7_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 161 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 162 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (1.59ns)   --->   "%data_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %data_in_V"   --->   Operation 163 'read' 'data_in_V_read' <Predicate = (!icmp_ln172)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_18 : Operation 164 [1/2] (0.64ns) (root node of the DSP)   --->   "%add92 = add i10 %mul91, i10 %trunc_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 164 'add' 'add92' <Predicate = (!icmp_ln172)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%idxprom93 = zext i10 %add92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172]   --->   Operation 165 'zext' 'idxprom93' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i256 %data_in_V_read"   --->   Operation 166 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 167 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 168 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 169 'partselect' 'p_Result_7_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 170 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %p_Result_7_1, i10 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 171 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 172 'partselect' 'p_Result_7_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 173 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %p_Result_7_2, i10 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 174 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 175 'partselect' 'p_Result_7_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 176 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (1.15ns)   --->   "%store_ln179 = store i8 %p_Result_7_3, i10 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 177 'store' 'store_ln179' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb432"   --->   Operation 178 'br' 'br_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 3.17>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%empty_71 = trunc i256 %bias_in_V_read_3"   --->   Operation 179 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc16, i30 %div30_cast, i30 %div76_cast, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %trunc_ln135, i9 %trunc_ln145, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %WH, i10 %empty_71, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0"   --->   Operation 180 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %mul_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 181 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (3.17ns)   --->   "%bound11 = mul i62 %cast1, i62 %cast9"   --->   Operation 182 'mul' 'bound11' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 0.60>
ST_20 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc16, i30 %div30_cast, i30 %div76_cast, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %trunc_ln135, i9 %trunc_ln145, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %WH, i10 %empty_71, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0"   --->   Operation 183 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 184 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 184 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 21 <SV = 13> <Delay = 2.10>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i62, void %codeRepl, i62 %add_ln218, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 185 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%ko_2 = phi i30, void %codeRepl, i30 %add_ln220, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 186 'phi' 'ko_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (1.05ns)   --->   "%icmp_ln218 = icmp_eq  i62 %indvar_flatten13, i62 %bound11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 187 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (1.12ns)   --->   "%add_ln218 = add i62 %indvar_flatten13, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 188 'add' 'add_ln218' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218, void %._crit_edge.loopexit, void %._crit_edge241.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 189 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.83ns)   --->   "%icmp_ln220 = icmp_eq  i30 %ko_2, i30 %div30_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 190 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.27ns)   --->   "%select_ln218 = select i1 %icmp_ln220, i30, i30 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 191 'select' 'select_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%empty_72 = trunc i30 %select_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 192 'trunc' 'empty_72' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_21 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add135)   --->   "%mul134 = mul i9 %empty_72, i9 %trunc_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 193 'mul' 'mul134' <Predicate = (!icmp_ln218)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 194 [1/1] (0.86ns)   --->   "%add_ln220 = add i30, i30 %select_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 194 'add' 'add_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 0.99>
ST_22 : Operation 195 [2/3] (0.99ns) (grouped into DSP with root node add135)   --->   "%mul134 = mul i9 %empty_72, i9 %trunc_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 195 'mul' 'mul134' <Predicate = (!icmp_ln218)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 15> <Delay = 1.75>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%wh_1 = phi i32, void %codeRepl, i32 %select_ln218_1, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 196 'phi' 'wh_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.88ns)   --->   "%add_ln218_1 = add i32, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 198 'add' 'add_ln218_1' <Predicate = (!icmp_ln218 & icmp_ln220)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [1/1] (0.22ns)   --->   "%select_ln218_1 = select i1 %icmp_ln220, i32 %add_ln218_1, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 199 'select' 'select_ln218_1' <Predicate = (!icmp_ln218)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i32 %select_ln218_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 200 'trunc' 'trunc_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_23 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add135)   --->   "%mul134 = mul i9 %empty_72, i9 %trunc_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 201 'mul' 'mul134' <Predicate = (!icmp_ln218)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 202 [2/2] (0.64ns) (root node of the DSP)   --->   "%add135 = add i9 %mul134, i9 %trunc_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 202 'add' 'add135' <Predicate = (!icmp_ln218)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 16> <Delay = 1.80>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%ko_4_cast126 = zext i30 %select_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 203 'zext' 'ko_4_cast126' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 204 [1/2] (0.64ns) (root node of the DSP)   --->   "%add135 = add i9 %mul134, i9 %trunc_ln218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 204 'add' 'add135' <Predicate = (!icmp_ln218)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%idxprom136 = zext i9 %add135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:218]   --->   Operation 205 'zext' 'idxprom136' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 206 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 207 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 207 'load' 'output_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 208 'getelementptr' 'bias_l1_0_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 209 [2/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 209 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 210 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 211 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 211 'load' 'output_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 212 'getelementptr' 'bias_l1_1_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 213 [2/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 213 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 214 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 215 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 215 'load' 'output_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 216 'getelementptr' 'bias_l1_2_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 217 [2/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 217 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 218 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 219 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 219 'load' 'output_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %ko_4_cast126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 220 'getelementptr' 'bias_l1_3_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_24 : Operation 221 [2/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 221 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 25 <SV = 17> <Delay = 3.63>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_218_9_VITIS_LOOP_220_10_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220]   --->   Operation 225 'specloopname' 'specloopname_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 226 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 226 'load' 'output_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 227 [1/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 227 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i8 %bias_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 228 'sext' 'sext_ln226' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.88ns)   --->   "%add_ln226 = add i32 %output_l1_0_load, i32 %sext_ln226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 229 'add' 'add_ln226' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 230 'load' 'output_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 231 [1/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 231 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln226_1 = sext i8 %bias_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 232 'sext' 'sext_ln226_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.88ns)   --->   "%add_ln226_1 = add i32 %output_l1_1_load, i32 %sext_ln226_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 233 'add' 'add_ln226_1' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 234 'load' 'output_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 235 [1/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 235 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln226_2 = sext i8 %bias_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 236 'sext' 'sext_ln226_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.88ns)   --->   "%add_ln226_2 = add i32 %output_l1_2_load, i32 %sext_ln226_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 237 'add' 'add_ln226_2' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 238 'load' 'output_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 239 [1/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 239 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln218)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln226_3 = sext i8 %bias_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 240 'sext' 'sext_ln226_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (0.88ns)   --->   "%add_ln226_3 = add i32 %output_l1_3_load, i32 %sext_ln226_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 241 'add' 'add_ln226_3' <Predicate = (!icmp_ln218)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_8_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln226_3, i32 %add_ln226_2, i32 %add_ln226_1, i32 %add_ln226"   --->   Operation 242 'bitconcatenate' 'p_Result_8_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_8_3_cast = zext i128 %p_Result_8_3"   --->   Operation 243 'zext' 'p_Result_8_3_cast' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %conv_out_V, i256 %p_Result_8_3_cast"   --->   Operation 244 'write' 'write_ln543' <Predicate = (!icmp_ln218)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 245 'br' 'br_ln0' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 26 <SV = 16> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln233 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233]   --->   Operation 246 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_l2_0             (alloca           ) [ 001111111111111111111000000]
weight_l2_1             (alloca           ) [ 001111111111111111111000000]
weight_l2_2             (alloca           ) [ 001111111111111111111000000]
weight_l2_3             (alloca           ) [ 001111111111111111111000000]
data_l2_0               (alloca           ) [ 001111111111111111111000000]
data_l2_1               (alloca           ) [ 001111111111111111111000000]
data_l2_2               (alloca           ) [ 001111111111111111111000000]
data_l2_3               (alloca           ) [ 001111111111111111111000000]
bias_l1_0               (alloca           ) [ 001111111111111111111111110]
bias_l1_1               (alloca           ) [ 001111111111111111111111110]
bias_l1_2               (alloca           ) [ 001111111111111111111111110]
bias_l1_3               (alloca           ) [ 001111111111111111111111110]
output_l1_0             (alloca           ) [ 001111111111111111111111110]
output_l1_1             (alloca           ) [ 001111111111111111111111110]
output_l1_2             (alloca           ) [ 001111111111111111111111110]
output_l1_3             (alloca           ) [ 001111111111111111111111110]
bias_in_V_read          (read             ) [ 000000000000000000000000000]
div30_cast              (partselect       ) [ 001111111111111111111111110]
bias_in_V_read_1        (read             ) [ 000111111111111000000000000]
C                       (trunc            ) [ 000111111000000000000000000]
trunc_ln135             (trunc            ) [ 000111111111111111111000000]
bias_in_V_read_2        (read             ) [ 000000000000000000000000000]
WH                      (trunc            ) [ 000011111111111111111000000]
bias_in_V_read_3        (read             ) [ 000001111111111111110000000]
WH_in                   (trunc            ) [ 000001111111111000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000]
mul_ln147               (mul              ) [ 000000111111111111110000000]
trunc_ln147             (trunc            ) [ 000000111111111111111111110]
bias_in_V_read_4        (read             ) [ 000000000000000000000000000]
RS                      (trunc            ) [ 000000111111111111111000000]
trunc_ln145             (trunc            ) [ 000000111111111111111000000]
br_ln150                (br               ) [ 000001110000000000000000000]
ko                      (phi              ) [ 000000110000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
icmp_ln150              (icmp             ) [ 000000110000000000000000000]
add_ln150               (add              ) [ 000001110000000000000000000]
br_ln150                (br               ) [ 000000000000000000000000000]
ko_cast                 (zext             ) [ 000000000000000000000000000]
speclooptripcount_ln150 (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln150      (specloopname     ) [ 000000000000000000000000000]
bias_in_V_read_5        (read             ) [ 000000000000000000000000000]
trunc_ln708             (trunc            ) [ 000000000000000000000000000]
bias_l1_0_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln155             (store            ) [ 000000000000000000000000000]
p_Result_5_1            (partselect       ) [ 000000000000000000000000000]
bias_l1_1_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln155             (store            ) [ 000000000000000000000000000]
p_Result_5_2            (partselect       ) [ 000000000000000000000000000]
bias_l1_2_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln155             (store            ) [ 000000000000000000000000000]
p_Result_5_3            (partselect       ) [ 000000000000000000000000000]
bias_l1_3_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln155             (store            ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 000001110000000000000000000]
tmp                     (mul              ) [ 000000000100000000000000000]
mul45                   (mul              ) [ 000000000000000000000000000]
trunc_ln159             (trunc            ) [ 000000000011110000000000000]
cast                    (zext             ) [ 000000000000000000000000000]
cast1                   (zext             ) [ 000000000011111111110000000]
bound                   (mul              ) [ 000000000011110000000000000]
br_ln159                (br               ) [ 000000000111110000000000000]
indvar_flatten          (phi              ) [ 000000000010000000000000000]
crs                     (phi              ) [ 000000000010000000000000000]
ko_1                    (phi              ) [ 000000000010000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
icmp_ln159              (icmp             ) [ 000000000011110000000000000]
add_ln159               (add              ) [ 000000000111110000000000000]
br_ln159                (br               ) [ 000000000000000000000000000]
icmp_ln161              (icmp             ) [ 000000000000000000000000000]
select_ln159            (select           ) [ 000000000000000000000000000]
add_ln159_1             (add              ) [ 000000000000000000000000000]
select_ln159_1          (select           ) [ 000000000111110000000000000]
trunc_ln159_1           (trunc            ) [ 000000000011110000000000000]
empty                   (trunc            ) [ 000000000011100000000000000]
add_ln161               (add              ) [ 000000000111110000000000000]
mul56                   (mul              ) [ 000000000010010000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln161      (specloopname     ) [ 000000000000000000000000000]
weight_in_V_read        (read             ) [ 000000000000000000000000000]
kcrs                    (add              ) [ 000000000000000000000000000]
idxprom67               (zext             ) [ 000000000000000000000000000]
trunc_ln708_1           (trunc            ) [ 000000000000000000000000000]
weight_l2_0_addr        (getelementptr    ) [ 000000000000000000000000000]
store_ln167             (store            ) [ 000000000000000000000000000]
p_Result_6_1            (partselect       ) [ 000000000000000000000000000]
weight_l2_1_addr        (getelementptr    ) [ 000000000000000000000000000]
store_ln167             (store            ) [ 000000000000000000000000000]
p_Result_6_2            (partselect       ) [ 000000000000000000000000000]
weight_l2_2_addr        (getelementptr    ) [ 000000000000000000000000000]
store_ln167             (store            ) [ 000000000000000000000000000]
p_Result_6_3            (partselect       ) [ 000000000000000000000000000]
weight_l2_3_addr        (getelementptr    ) [ 000000000000000000000000000]
store_ln167             (store            ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 000000000111110000000000000]
mul74                   (mul              ) [ 000000000000000000000000000]
empty_69                (trunc            ) [ 000000000000000111100000000]
div76_cast              (partselect       ) [ 000000000000000111111000000]
cast2                   (zext             ) [ 000000000000000000000000000]
cast3                   (zext             ) [ 000000000000000000000000000]
bound4                  (mul              ) [ 000000000000000111100000000]
br_ln172                (br               ) [ 000000000000001111100000000]
indvar_flatten6         (phi              ) [ 000000000000000100000000000]
wh                      (phi              ) [ 000000000000000100000000000]
co                      (phi              ) [ 000000000000000100000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
icmp_ln172              (icmp             ) [ 000000000000000111100000000]
add_ln172               (add              ) [ 000000000000001111100000000]
br_ln172                (br               ) [ 000000000000000000000000000]
icmp_ln174              (icmp             ) [ 000000000000000000000000000]
select_ln172            (select           ) [ 000000000000000000000000000]
add_ln172_1             (add              ) [ 000000000000000000000000000]
select_ln172_1          (select           ) [ 000000000000001111100000000]
trunc_ln172             (trunc            ) [ 000000000000000111100000000]
empty_70                (trunc            ) [ 000000000000000111000000000]
add_ln174               (add              ) [ 000000000000001111100000000]
mul91                   (mul              ) [ 000000000000000100100000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln174      (specloopname     ) [ 000000000000000000000000000]
data_in_V_read          (read             ) [ 000000000000000000000000000]
add92                   (add              ) [ 000000000000000000000000000]
idxprom93               (zext             ) [ 000000000000000000000000000]
trunc_ln708_2           (trunc            ) [ 000000000000000000000000000]
data_l2_0_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln179             (store            ) [ 000000000000000000000000000]
p_Result_7_1            (partselect       ) [ 000000000000000000000000000]
data_l2_1_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln179             (store            ) [ 000000000000000000000000000]
p_Result_7_2            (partselect       ) [ 000000000000000000000000000]
data_l2_2_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln179             (store            ) [ 000000000000000000000000000]
p_Result_7_3            (partselect       ) [ 000000000000000000000000000]
data_l2_3_addr          (getelementptr    ) [ 000000000000000000000000000]
store_ln179             (store            ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000001111100000000]
empty_71                (trunc            ) [ 000000000000000000001000000]
cast9                   (zext             ) [ 000000000000000000000000000]
bound11                 (mul              ) [ 000000000000000000001111110]
call_ln521              (call             ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000001111110]
indvar_flatten13        (phi              ) [ 000000000000000000000100000]
ko_2                    (phi              ) [ 000000000000000000000100000]
icmp_ln218              (icmp             ) [ 000000000000000000000111110]
add_ln218               (add              ) [ 000000000000000000001111110]
br_ln218                (br               ) [ 000000000000000000000000000]
icmp_ln220              (icmp             ) [ 000000000000000000000111000]
select_ln218            (select           ) [ 000000000000000000000111100]
empty_72                (trunc            ) [ 000000000000000000000111000]
add_ln220               (add              ) [ 000000000000000000001111110]
wh_1                    (phi              ) [ 000000000000000000000111000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
add_ln218_1             (add              ) [ 000000000000000000000000000]
select_ln218_1          (select           ) [ 000000000000000000001111110]
trunc_ln218             (trunc            ) [ 000000000000000000000100100]
mul134                  (mul              ) [ 000000000000000000000100100]
ko_4_cast126            (zext             ) [ 000000000000000000000000000]
add135                  (add              ) [ 000000000000000000000000000]
idxprom136              (zext             ) [ 000000000000000000000000000]
output_l1_0_addr        (getelementptr    ) [ 000000000000000000000100010]
bias_l1_0_addr_1        (getelementptr    ) [ 000000000000000000000100010]
output_l1_1_addr        (getelementptr    ) [ 000000000000000000000100010]
bias_l1_1_addr_1        (getelementptr    ) [ 000000000000000000000100010]
output_l1_2_addr        (getelementptr    ) [ 000000000000000000000100010]
bias_l1_2_addr_1        (getelementptr    ) [ 000000000000000000000100010]
output_l1_3_addr        (getelementptr    ) [ 000000000000000000000100010]
bias_l1_3_addr_1        (getelementptr    ) [ 000000000000000000000100010]
specloopname_ln0        (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln220      (specloopname     ) [ 000000000000000000000000000]
output_l1_0_load        (load             ) [ 000000000000000000000000000]
bias_l1_0_load          (load             ) [ 000000000000000000000000000]
sext_ln226              (sext             ) [ 000000000000000000000000000]
add_ln226               (add              ) [ 000000000000000000000000000]
output_l1_1_load        (load             ) [ 000000000000000000000000000]
bias_l1_1_load          (load             ) [ 000000000000000000000000000]
sext_ln226_1            (sext             ) [ 000000000000000000000000000]
add_ln226_1             (add              ) [ 000000000000000000000000000]
output_l1_2_load        (load             ) [ 000000000000000000000000000]
bias_l1_2_load          (load             ) [ 000000000000000000000000000]
sext_ln226_2            (sext             ) [ 000000000000000000000000000]
add_ln226_2             (add              ) [ 000000000000000000000000000]
output_l1_3_load        (load             ) [ 000000000000000000000000000]
bias_l1_3_load          (load             ) [ 000000000000000000000000000]
sext_ln226_3            (sext             ) [ 000000000000000000000000000]
add_ln226_3             (add              ) [ 000000000000000000000000000]
p_Result_8_3            (bitconcatenate   ) [ 000000000000000000000000000]
p_Result_8_3_cast       (zext             ) [ 000000000000000000000000000]
write_ln543             (write            ) [ 000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000001111110]
ret_ln233               (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_159_3_VITIS_LOOP_161_4_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_172_6_VITIS_LOOP_174_7_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_218_9_VITIS_LOOP_220_10_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="weight_l2_0_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="weight_l2_1_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weight_l2_2_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="weight_l2_3_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_l2_0_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_l2_1_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_l2_2_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_l2_3_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="bias_l1_0_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bias_l1_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bias_l1_2_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bias_l1_3_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_l1_0_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="output_l1_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_l1_2_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_l1_3_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="256" slack="0"/>
<pin id="168" dir="0" index="1" bw="256" slack="0"/>
<pin id="169" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_V_read/1 bias_in_V_read_1/2 bias_in_V_read_2/3 bias_in_V_read_3/4 bias_in_V_read_4/5 bias_in_V_read_5/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weight_in_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="256" slack="0"/>
<pin id="174" dir="0" index="1" bw="256" slack="0"/>
<pin id="175" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_V_read/13 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_in_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="256" slack="0"/>
<pin id="180" dir="0" index="1" bw="256" slack="0"/>
<pin id="181" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/18 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln543_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="256" slack="0"/>
<pin id="187" dir="0" index="2" bw="128" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln543/25 "/>
</bind>
</comp>

<comp id="191" class="1004" name="bias_l1_0_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="30" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_0_addr/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln155/7 bias_l1_0_load/24 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bias_l1_1_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="30" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_1_addr/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln155/7 bias_l1_1_load/24 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bias_l1_2_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="30" slack="0"/>
<pin id="219" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_2_addr/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln155/7 bias_l1_2_load/24 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bias_l1_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="30" slack="0"/>
<pin id="231" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_3_addr/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln155/7 bias_l1_3_load/24 "/>
</bind>
</comp>

<comp id="239" class="1004" name="weight_l2_0_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/13 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln167_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="weight_l2_1_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="9" slack="0"/>
<pin id="255" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/13 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln167_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/13 "/>
</bind>
</comp>

<comp id="263" class="1004" name="weight_l2_2_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln167_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="weight_l2_3_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln167_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="data_l2_0_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="10" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_0_addr/18 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln179_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/18 "/>
</bind>
</comp>

<comp id="299" class="1004" name="data_l2_1_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_1_addr/18 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln179_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/18 "/>
</bind>
</comp>

<comp id="311" class="1004" name="data_l2_2_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_2_addr/18 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln179_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/18 "/>
</bind>
</comp>

<comp id="323" class="1004" name="data_l2_3_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_3_addr/18 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln179_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/18 "/>
</bind>
</comp>

<comp id="335" class="1004" name="output_l1_0_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="9" slack="0"/>
<pin id="339" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr/24 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_0_load/24 "/>
</bind>
</comp>

<comp id="347" class="1004" name="bias_l1_0_addr_1_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="30" slack="0"/>
<pin id="351" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_0_addr_1/24 "/>
</bind>
</comp>

<comp id="354" class="1004" name="output_l1_1_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="9" slack="0"/>
<pin id="358" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr/24 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_1_load/24 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bias_l1_1_addr_1_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="30" slack="0"/>
<pin id="370" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_1_addr_1/24 "/>
</bind>
</comp>

<comp id="373" class="1004" name="output_l1_2_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr/24 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_2_load/24 "/>
</bind>
</comp>

<comp id="385" class="1004" name="bias_l1_2_addr_1_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="30" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_2_addr_1/24 "/>
</bind>
</comp>

<comp id="392" class="1004" name="output_l1_3_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="9" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr/24 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_3_load/24 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bias_l1_3_addr_1_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="30" slack="0"/>
<pin id="408" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_3_addr_1/24 "/>
</bind>
</comp>

<comp id="411" class="1005" name="ko_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="30" slack="1"/>
<pin id="413" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="ko_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="30" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko/6 "/>
</bind>
</comp>

<comp id="423" class="1005" name="indvar_flatten_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="62" slack="1"/>
<pin id="425" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="indvar_flatten_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="62" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/10 "/>
</bind>
</comp>

<comp id="434" class="1005" name="crs_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crs (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="crs_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="crs/10 "/>
</bind>
</comp>

<comp id="445" class="1005" name="ko_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="30" slack="1"/>
<pin id="447" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko_1 (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="ko_1_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="30" slack="0"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_1/10 "/>
</bind>
</comp>

<comp id="456" class="1005" name="indvar_flatten6_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="62" slack="1"/>
<pin id="458" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="indvar_flatten6_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="62" slack="0"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/15 "/>
</bind>
</comp>

<comp id="467" class="1005" name="wh_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wh (phireg) "/>
</bind>
</comp>

<comp id="471" class="1004" name="wh_phi_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh/15 "/>
</bind>
</comp>

<comp id="478" class="1005" name="co_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="30" slack="1"/>
<pin id="480" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="co_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="30" slack="0"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/15 "/>
</bind>
</comp>

<comp id="489" class="1005" name="indvar_flatten13_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="1"/>
<pin id="491" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="indvar_flatten13_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="62" slack="0"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/21 "/>
</bind>
</comp>

<comp id="500" class="1005" name="ko_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="30" slack="1"/>
<pin id="502" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko_2 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="ko_2_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="30" slack="0"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_2/21 "/>
</bind>
</comp>

<comp id="511" class="1005" name="wh_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="3"/>
<pin id="513" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wh_1 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="wh_1_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="3"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh_1/23 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_dataflow_parent_loop_proc16_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="30" slack="11"/>
<pin id="525" dir="0" index="2" bw="30" slack="2"/>
<pin id="526" dir="0" index="3" bw="32" slack="7"/>
<pin id="527" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="528" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="530" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="531" dir="0" index="8" bw="9" slack="10"/>
<pin id="532" dir="0" index="9" bw="9" slack="7"/>
<pin id="533" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="534" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="535" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="536" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="537" dir="0" index="14" bw="32" slack="9"/>
<pin id="538" dir="0" index="15" bw="10" slack="0"/>
<pin id="539" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="20" bw="32" slack="0"/>
<pin id="544" dir="0" index="21" bw="32" slack="0"/>
<pin id="545" dir="0" index="22" bw="32" slack="0"/>
<pin id="546" dir="0" index="23" bw="32" slack="0"/>
<pin id="547" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln521/19 "/>
</bind>
</comp>

<comp id="553" class="1004" name="div30_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="30" slack="0"/>
<pin id="555" dir="0" index="1" bw="256" slack="0"/>
<pin id="556" dir="0" index="2" bw="3" slack="0"/>
<pin id="557" dir="0" index="3" bw="6" slack="0"/>
<pin id="558" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div30_cast/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="C_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="256" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="C/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln135_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="256" slack="0"/>
<pin id="569" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="WH_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="256" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="WH/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="WH_in_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="256" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="WH_in/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="mul_ln147_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="2"/>
<pin id="581" dir="0" index="1" bw="32" slack="2"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln147/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln147_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="RS_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="256" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="RS/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln145_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="256" slack="0"/>
<pin id="593" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln150_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="30" slack="0"/>
<pin id="597" dir="0" index="1" bw="30" slack="5"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln150_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="30" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="ko_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="30" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ko_cast/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln708_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="256" slack="0"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Result_5_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="256" slack="0"/>
<pin id="622" dir="0" index="2" bw="5" slack="0"/>
<pin id="623" dir="0" index="3" bw="5" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_1/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Result_5_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="256" slack="0"/>
<pin id="633" dir="0" index="2" bw="6" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_2/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Result_5_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="256" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_3/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="5"/>
<pin id="654" dir="0" index="1" bw="32" slack="2"/>
<pin id="655" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="mul45_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="0" index="1" bw="32" slack="3"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul45/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln159_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="cast1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="30" slack="7"/>
<pin id="670" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/9 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bound_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="30" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln159_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="62" slack="0"/>
<pin id="679" dir="0" index="1" bw="62" slack="1"/>
<pin id="680" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln159_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="62" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln161_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="30" slack="0"/>
<pin id="690" dir="0" index="1" bw="30" slack="8"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln159_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="30" slack="0"/>
<pin id="697" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln159_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159_1/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln159_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="32" slack="0"/>
<pin id="711" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159_1/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln159_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159_1/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="empty_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="30" slack="0"/>
<pin id="721" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln161_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="30" slack="0"/>
<pin id="726" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="idxprom67_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom67/13 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln708_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="256" slack="0"/>
<pin id="738" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708_1/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_Result_6_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="256" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="0" index="3" bw="5" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_1/13 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_Result_6_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="256" slack="0"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="0" index="3" bw="6" slack="0"/>
<pin id="757" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_2/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Result_6_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="256" slack="0"/>
<pin id="766" dir="0" index="2" bw="6" slack="0"/>
<pin id="767" dir="0" index="3" bw="6" slack="0"/>
<pin id="768" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_3/13 "/>
</bind>
</comp>

<comp id="774" class="1004" name="mul74_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="6"/>
<pin id="776" dir="0" index="1" bw="32" slack="6"/>
<pin id="777" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul74/14 "/>
</bind>
</comp>

<comp id="778" class="1004" name="empty_69_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_69/14 "/>
</bind>
</comp>

<comp id="782" class="1004" name="div76_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="30" slack="0"/>
<pin id="784" dir="0" index="1" bw="256" slack="8"/>
<pin id="785" dir="0" index="2" bw="3" slack="0"/>
<pin id="786" dir="0" index="3" bw="6" slack="0"/>
<pin id="787" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div76_cast/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="cast2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="cast3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="30" slack="0"/>
<pin id="797" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bound4_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="30" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/14 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln172_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="62" slack="0"/>
<pin id="807" dir="0" index="1" bw="62" slack="1"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/15 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln172_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="62" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/15 "/>
</bind>
</comp>

<comp id="816" class="1004" name="icmp_ln174_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="30" slack="0"/>
<pin id="818" dir="0" index="1" bw="30" slack="1"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="select_ln172_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="0" index="2" bw="30" slack="0"/>
<pin id="825" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln172_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="32" slack="0"/>
<pin id="832" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/15 "/>
</bind>
</comp>

<comp id="835" class="1004" name="select_ln172_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="32" slack="0"/>
<pin id="839" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172_1/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln172_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="empty_70_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="30" slack="0"/>
<pin id="849" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_70/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln174_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="30" slack="0"/>
<pin id="854" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/15 "/>
</bind>
</comp>

<comp id="857" class="1004" name="idxprom93_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom93/18 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln708_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="256" slack="0"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708_2/18 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_Result_7_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="256" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="0" index="3" bw="5" slack="0"/>
<pin id="874" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_1/18 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_Result_7_2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="256" slack="0"/>
<pin id="883" dir="0" index="2" bw="6" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_2/18 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_Result_7_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="256" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_3/18 "/>
</bind>
</comp>

<comp id="902" class="1004" name="empty_71_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="256" slack="8"/>
<pin id="904" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_71/19 "/>
</bind>
</comp>

<comp id="906" class="1004" name="cast9_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="7"/>
<pin id="908" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/19 "/>
</bind>
</comp>

<comp id="909" class="1004" name="bound11_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="30" slack="4"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln218_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="62" slack="0"/>
<pin id="916" dir="0" index="1" bw="62" slack="2"/>
<pin id="917" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/21 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln218_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="62" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/21 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln220_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="30" slack="0"/>
<pin id="927" dir="0" index="1" bw="30" slack="13"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/21 "/>
</bind>
</comp>

<comp id="930" class="1004" name="select_ln218_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="0" index="2" bw="30" slack="0"/>
<pin id="934" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218/21 "/>
</bind>
</comp>

<comp id="938" class="1004" name="empty_72_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="30" slack="0"/>
<pin id="940" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/21 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln220_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="30" slack="0"/>
<pin id="945" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/21 "/>
</bind>
</comp>

<comp id="948" class="1004" name="add_ln218_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218_1/23 "/>
</bind>
</comp>

<comp id="954" class="1004" name="select_ln218_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="2"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="32" slack="0"/>
<pin id="958" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln218_1/23 "/>
</bind>
</comp>

<comp id="961" class="1004" name="trunc_ln218_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln218/23 "/>
</bind>
</comp>

<comp id="965" class="1004" name="ko_4_cast126_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="30" slack="3"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ko_4_cast126/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="idxprom136_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="9" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom136/24 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln226_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226/25 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln226_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="8" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226/25 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln226_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226_1/25 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln226_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226_1/25 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln226_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226_2/25 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln226_2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226_2/25 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="sext_ln226_3_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln226_3/25 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="add_ln226_3_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="8" slack="0"/>
<pin id="1016" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln226_3/25 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="p_Result_8_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="128" slack="0"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="0" index="2" bw="32" slack="0"/>
<pin id="1023" dir="0" index="3" bw="32" slack="0"/>
<pin id="1024" dir="0" index="4" bw="32" slack="0"/>
<pin id="1025" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8_3/25 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_Result_8_3_cast_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="128" slack="0"/>
<pin id="1033" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_8_3_cast/25 "/>
</bind>
</comp>

<comp id="1036" class="1007" name="grp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="0"/>
<pin id="1038" dir="0" index="1" bw="9" slack="1"/>
<pin id="1039" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="1040" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul56/10 kcrs/12 "/>
</bind>
</comp>

<comp id="1043" class="1007" name="grp_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="10" slack="0"/>
<pin id="1045" dir="0" index="1" bw="10" slack="1"/>
<pin id="1046" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1047" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul91/15 add92/17 "/>
</bind>
</comp>

<comp id="1050" class="1007" name="grp_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="9" slack="0"/>
<pin id="1052" dir="0" index="1" bw="9" slack="1"/>
<pin id="1053" dir="0" index="2" bw="9" slack="0"/>
<pin id="1054" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul134/21 add135/23 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="div30_cast_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="30" slack="5"/>
<pin id="1060" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="div30_cast "/>
</bind>
</comp>

<comp id="1067" class="1005" name="bias_in_V_read_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="256" slack="8"/>
<pin id="1069" dir="1" index="1" bw="256" slack="8"/>
</pin_list>
<bind>
<opset="bias_in_V_read_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="C_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="5"/>
<pin id="1074" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="C "/>
</bind>
</comp>

<comp id="1077" class="1005" name="trunc_ln135_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="9" slack="10"/>
<pin id="1079" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln135 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="WH_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="2"/>
<pin id="1084" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="WH "/>
</bind>
</comp>

<comp id="1089" class="1005" name="bias_in_V_read_3_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="256" slack="8"/>
<pin id="1091" dir="1" index="1" bw="256" slack="8"/>
</pin_list>
<bind>
<opset="bias_in_V_read_3 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="WH_in_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="6"/>
<pin id="1096" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="WH_in "/>
</bind>
</comp>

<comp id="1100" class="1005" name="mul_ln147_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="7"/>
<pin id="1102" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln147 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="trunc_ln147_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="9" slack="9"/>
<pin id="1107" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln147 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="RS_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="2"/>
<pin id="1112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="RS "/>
</bind>
</comp>

<comp id="1117" class="1005" name="trunc_ln145_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="9" slack="7"/>
<pin id="1119" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="icmp_ln150_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln150 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="add_ln150_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="30" slack="0"/>
<pin id="1128" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln150 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1136" class="1005" name="trunc_ln159_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="1"/>
<pin id="1138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln159 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="cast1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="62" slack="4"/>
<pin id="1143" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="bound_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="62" slack="1"/>
<pin id="1148" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1151" class="1005" name="icmp_ln159_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln159 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="add_ln159_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="62" slack="0"/>
<pin id="1157" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln159 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="select_ln159_1_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln159_1 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="trunc_ln159_1_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="2"/>
<pin id="1167" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln159_1 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="empty_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="9" slack="1"/>
<pin id="1172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1175" class="1005" name="add_ln161_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="30" slack="0"/>
<pin id="1177" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln161 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="empty_69_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="1"/>
<pin id="1182" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="div76_cast_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="30" slack="1"/>
<pin id="1187" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="div76_cast "/>
</bind>
</comp>

<comp id="1191" class="1005" name="bound4_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="62" slack="1"/>
<pin id="1193" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="icmp_ln172_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="1"/>
<pin id="1198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="add_ln172_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="62" slack="0"/>
<pin id="1202" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln172 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="select_ln172_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="0"/>
<pin id="1207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln172_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="trunc_ln172_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="2"/>
<pin id="1212" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln172 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="empty_70_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="10" slack="1"/>
<pin id="1217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="add_ln174_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="30" slack="0"/>
<pin id="1222" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln174 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="empty_71_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="10" slack="1"/>
<pin id="1227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="bound11_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="62" slack="2"/>
<pin id="1232" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="icmp_ln218_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln218 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln218_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="62" slack="0"/>
<pin id="1241" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln218 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="icmp_ln220_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="2"/>
<pin id="1246" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln220 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="select_ln218_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="30" slack="3"/>
<pin id="1251" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="select_ln218 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="empty_72_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="9" slack="1"/>
<pin id="1256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_72 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="add_ln220_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="30" slack="0"/>
<pin id="1261" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln220 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="select_ln218_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="0"/>
<pin id="1266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln218_1 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="trunc_ln218_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="9" slack="1"/>
<pin id="1271" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln218 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="output_l1_0_addr_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="9" slack="1"/>
<pin id="1276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_0_addr "/>
</bind>
</comp>

<comp id="1279" class="1005" name="bias_l1_0_addr_1_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="1"/>
<pin id="1281" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_0_addr_1 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="output_l1_1_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="9" slack="1"/>
<pin id="1286" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_1_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="bias_l1_1_addr_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="9" slack="1"/>
<pin id="1291" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_1_addr_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="output_l1_2_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="9" slack="1"/>
<pin id="1296" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_2_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="bias_l1_2_addr_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="9" slack="1"/>
<pin id="1301" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_2_addr_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="output_l1_3_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_3_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="bias_l1_3_addr_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="9" slack="1"/>
<pin id="1311" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_3_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="100" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="60" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="34" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="34" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="40" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="548"><net_src comp="90" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="549"><net_src comp="8" pin="0"/><net_sink comp="522" pin=20"/></net>

<net id="550"><net_src comp="10" pin="0"/><net_sink comp="522" pin=21"/></net>

<net id="551"><net_src comp="12" pin="0"/><net_sink comp="522" pin=22"/></net>

<net id="552"><net_src comp="14" pin="0"/><net_sink comp="522" pin=23"/></net>

<net id="559"><net_src comp="20" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="166" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="22" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="24" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="566"><net_src comp="166" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="166" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="166" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="166" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="579" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="166" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="166" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="415" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="415" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="50" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="411" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="617"><net_src comp="166" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="625"><net_src comp="62" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="166" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="64" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="66" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="629"><net_src comp="619" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="166" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="70" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="640"><net_src comp="630" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="647"><net_src comp="62" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="166" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="72" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="24" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="651"><net_src comp="641" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="663"><net_src comp="656" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="656" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="664" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="427" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="427" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="76" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="449" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="40" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="449" pin="4"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="46" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="438" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="688" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="438" pin="4"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="707" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="693" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="50" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="693" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="729" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="739"><net_src comp="172" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="747"><net_src comp="62" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="172" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="64" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="66" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="751"><net_src comp="741" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="758"><net_src comp="62" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="172" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="68" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="70" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="762"><net_src comp="752" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="769"><net_src comp="62" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="172" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="72" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="24" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="773"><net_src comp="763" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="781"><net_src comp="774" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="788"><net_src comp="20" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="22" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="790"><net_src comp="24" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="774" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="782" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="791" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="460" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="460" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="76" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="482" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="40" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="482" pin="4"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="46" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="471" pin="4"/><net_sink comp="829" pin=1"/></net>

<net id="840"><net_src comp="816" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="829" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="471" pin="4"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="821" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="50" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="821" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="867"><net_src comp="178" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="875"><net_src comp="62" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="178" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="64" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="66" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="879"><net_src comp="869" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="886"><net_src comp="62" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="178" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="68" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="70" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="890"><net_src comp="880" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="897"><net_src comp="62" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="178" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="72" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="24" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="901"><net_src comp="891" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="905"><net_src comp="902" pin="1"/><net_sink comp="522" pin=15"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="493" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="493" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="504" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="40" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="504" pin="4"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="930" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="50" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="930" pin="3"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="46" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="515" pin="4"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="960"><net_src comp="515" pin="4"/><net_sink comp="954" pin=2"/></net>

<net id="964"><net_src comp="954" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="965" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="975"><net_src comp="972" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="982"><net_src comp="197" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="341" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="209" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="360" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="221" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="379" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="233" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="398" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1009" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1026"><net_src comp="98" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1013" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="1003" pin="2"/><net_sink comp="1019" pin=2"/></net>

<net id="1029"><net_src comp="993" pin="2"/><net_sink comp="1019" pin=3"/></net>

<net id="1030"><net_src comp="983" pin="2"/><net_sink comp="1019" pin=4"/></net>

<net id="1034"><net_src comp="1019" pin="5"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1041"><net_src comp="719" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="1048"><net_src comp="847" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="1043" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="1055"><net_src comp="938" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="961" pin="1"/><net_sink comp="1050" pin=2"/></net>

<net id="1057"><net_src comp="1050" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="1061"><net_src comp="553" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1070"><net_src comp="166" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1075"><net_src comp="563" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1080"><net_src comp="567" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="522" pin=8"/></net>

<net id="1085"><net_src comp="571" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="522" pin=14"/></net>

<net id="1092"><net_src comp="166" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1097"><net_src comp="575" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1103"><net_src comp="579" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1108"><net_src comp="583" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1113"><net_src comp="587" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1116"><net_src comp="1110" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="1120"><net_src comp="591" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="522" pin=9"/></net>

<net id="1125"><net_src comp="595" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="600" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1134"><net_src comp="652" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1139"><net_src comp="660" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1144"><net_src comp="668" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1149"><net_src comp="671" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1154"><net_src comp="677" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="682" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1163"><net_src comp="707" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1168"><net_src comp="715" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1173"><net_src comp="719" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1178"><net_src comp="723" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1183"><net_src comp="778" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1188"><net_src comp="782" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1194"><net_src comp="799" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1199"><net_src comp="805" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="810" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1208"><net_src comp="835" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1213"><net_src comp="843" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1218"><net_src comp="847" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1223"><net_src comp="851" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1228"><net_src comp="902" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="522" pin=15"/></net>

<net id="1233"><net_src comp="909" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1238"><net_src comp="914" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="919" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1247"><net_src comp="925" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1252"><net_src comp="930" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1257"><net_src comp="938" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1262"><net_src comp="942" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1267"><net_src comp="954" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1272"><net_src comp="961" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1277"><net_src comp="335" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1282"><net_src comp="347" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1287"><net_src comp="354" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1292"><net_src comp="366" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1297"><net_src comp="373" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1302"><net_src comp="385" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1307"><net_src comp="392" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1312"><net_src comp="404" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {25 }
	Port: output_l1_local_3 | {19 20 }
	Port: output_l1_local_2 | {19 20 }
	Port: output_l1_local_1 | {19 20 }
	Port: output_l1_local_0 | {19 20 }
 - Input state : 
	Port: Conv_sysarr : bias_in_V | {1 2 3 4 5 7 }
	Port: Conv_sysarr : weight_in_V | {13 }
	Port: Conv_sysarr : data_in_V | {18 }
	Port: Conv_sysarr : output_l1_local_3 | {19 20 }
	Port: Conv_sysarr : output_l1_local_2 | {19 20 }
	Port: Conv_sysarr : output_l1_local_1 | {19 20 }
	Port: Conv_sysarr : output_l1_local_0 | {19 20 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		trunc_ln147 : 1
	State 6
		icmp_ln150 : 1
		add_ln150 : 1
		br_ln150 : 2
	State 7
		bias_l1_0_addr : 1
		store_ln155 : 1
		bias_l1_1_addr : 1
		store_ln155 : 1
		bias_l1_2_addr : 1
		store_ln155 : 1
		bias_l1_3_addr : 1
		store_ln155 : 1
	State 8
	State 9
		trunc_ln159 : 1
		cast : 1
		bound : 2
	State 10
		icmp_ln159 : 1
		add_ln159 : 1
		br_ln159 : 2
		icmp_ln161 : 1
		select_ln159 : 2
		add_ln159_1 : 1
		select_ln159_1 : 2
		trunc_ln159_1 : 3
		empty : 3
		mul56 : 4
		add_ln161 : 3
	State 11
	State 12
		kcrs : 1
	State 13
		idxprom67 : 1
		weight_l2_0_addr : 2
		store_ln167 : 3
		weight_l2_1_addr : 2
		store_ln167 : 3
		weight_l2_2_addr : 2
		store_ln167 : 3
		weight_l2_3_addr : 2
		store_ln167 : 3
	State 14
		empty_69 : 1
		cast2 : 1
		cast3 : 1
		bound4 : 2
	State 15
		icmp_ln172 : 1
		add_ln172 : 1
		br_ln172 : 2
		icmp_ln174 : 1
		select_ln172 : 2
		add_ln172_1 : 1
		select_ln172_1 : 2
		trunc_ln172 : 3
		empty_70 : 3
		mul91 : 4
		add_ln174 : 3
	State 16
	State 17
		add92 : 1
	State 18
		idxprom93 : 1
		data_l2_0_addr : 2
		store_ln179 : 3
		data_l2_1_addr : 2
		store_ln179 : 3
		data_l2_2_addr : 2
		store_ln179 : 3
		data_l2_3_addr : 2
		store_ln179 : 3
	State 19
		call_ln521 : 1
		bound11 : 1
	State 20
	State 21
		icmp_ln218 : 1
		add_ln218 : 1
		br_ln218 : 2
		icmp_ln220 : 1
		select_ln218 : 2
		empty_72 : 3
		mul134 : 4
		add_ln220 : 3
	State 22
	State 23
		add_ln218_1 : 1
		select_ln218_1 : 2
		trunc_ln218 : 3
		add135 : 4
	State 24
		idxprom136 : 1
		output_l1_0_addr : 2
		output_l1_0_load : 3
		bias_l1_0_addr_1 : 1
		bias_l1_0_load : 2
		output_l1_1_addr : 2
		output_l1_1_load : 3
		bias_l1_1_addr_1 : 1
		bias_l1_1_load : 2
		output_l1_2_addr : 2
		output_l1_2_load : 3
		bias_l1_2_addr_1 : 1
		bias_l1_2_load : 2
		output_l1_3_addr : 2
		output_l1_3_load : 3
		bias_l1_3_addr_1 : 1
		bias_l1_3_load : 2
	State 25
		sext_ln226 : 1
		add_ln226 : 2
		sext_ln226_1 : 1
		add_ln226_1 : 2
		sext_ln226_2 : 1
		add_ln226_2 : 2
		sext_ln226_3 : 1
		add_ln226_3 : 2
		p_Result_8_3 : 3
		p_Result_8_3_cast : 4
		write_ln543 : 5
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc16_fu_522 |    8    |    22   | 20.5163 |   3008  |   2965  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln150_fu_600            |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln159_fu_682            |    0    |    0    |    0    |    0    |    69   |
|          |           add_ln159_1_fu_701           |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln161_fu_723            |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln172_fu_810            |    0    |    0    |    0    |    0    |    69   |
|          |           add_ln172_1_fu_829           |    0    |    0    |    0    |    0    |    39   |
|    add   |            add_ln174_fu_851            |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln218_fu_919            |    0    |    0    |    0    |    0    |    69   |
|          |            add_ln220_fu_942            |    0    |    0    |    0    |    0    |    37   |
|          |           add_ln218_1_fu_948           |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln226_fu_983            |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln226_1_fu_993           |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln226_2_fu_1003          |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln226_3_fu_1013          |    0    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |           select_ln159_fu_693          |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln159_1_fu_707         |    0    |    0    |    0    |    0    |    32   |
|  select  |           select_ln172_fu_821          |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln172_1_fu_835         |    0    |    0    |    0    |    0    |    32   |
|          |           select_ln218_fu_930          |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln218_1_fu_954         |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            icmp_ln150_fu_595           |    0    |    0    |    0    |    0    |    20   |
|          |            icmp_ln159_fu_677           |    0    |    0    |    0    |    0    |    29   |
|          |            icmp_ln161_fu_688           |    0    |    0    |    0    |    0    |    20   |
|   icmp   |            icmp_ln172_fu_805           |    0    |    0    |    0    |    0    |    29   |
|          |            icmp_ln174_fu_816           |    0    |    0    |    0    |    0    |    20   |
|          |            icmp_ln218_fu_914           |    0    |    0    |    0    |    0    |    29   |
|          |            icmp_ln220_fu_925           |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            mul_ln147_fu_579            |    0    |    3    |    0    |    0    |    20   |
|          |               tmp_fu_652               |    0    |    3    |    0    |    0    |    20   |
|          |              mul45_fu_656              |    0    |    3    |    0    |    0    |    20   |
|    mul   |              bound_fu_671              |    0    |    4    |    0    |    0    |    20   |
|          |              mul74_fu_774              |    0    |    3    |    0    |    0    |    20   |
|          |              bound4_fu_799             |    0    |    4    |    0    |    0    |    20   |
|          |             bound11_fu_909             |    0    |    4    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |               grp_fu_1036              |    0    |    1    |    0    |    0    |    0    |
|  muladd  |               grp_fu_1043              |    0    |    1    |    0    |    0    |    0    |
|          |               grp_fu_1050              |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |             grp_read_fu_166            |    0    |    0    |    0    |    0    |    0    |
|   read   |      weight_in_V_read_read_fu_172      |    0    |    0    |    0    |    0    |    0    |
|          |       data_in_V_read_read_fu_178       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   write  |        write_ln543_write_fu_184        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            div30_cast_fu_553           |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_5_1_fu_619          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_5_2_fu_630          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_5_3_fu_641          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_6_1_fu_741          |    0    |    0    |    0    |    0    |    0    |
|partselect|           p_Result_6_2_fu_752          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_6_3_fu_763          |    0    |    0    |    0    |    0    |    0    |
|          |            div76_cast_fu_782           |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_7_1_fu_869          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_7_2_fu_880          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_7_3_fu_891          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |                C_fu_563                |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln135_fu_567           |    0    |    0    |    0    |    0    |    0    |
|          |                WH_fu_571               |    0    |    0    |    0    |    0    |    0    |
|          |              WH_in_fu_575              |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln147_fu_583           |    0    |    0    |    0    |    0    |    0    |
|          |                RS_fu_587               |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln145_fu_591           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_fu_614           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln159_fu_660           |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          trunc_ln159_1_fu_715          |    0    |    0    |    0    |    0    |    0    |
|          |              empty_fu_719              |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_1_fu_736          |    0    |    0    |    0    |    0    |    0    |
|          |             empty_69_fu_778            |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln172_fu_843           |    0    |    0    |    0    |    0    |    0    |
|          |             empty_70_fu_847            |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_2_fu_864          |    0    |    0    |    0    |    0    |    0    |
|          |             empty_71_fu_902            |    0    |    0    |    0    |    0    |    0    |
|          |             empty_72_fu_938            |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln218_fu_961           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |             ko_cast_fu_606             |    0    |    0    |    0    |    0    |    0    |
|          |               cast_fu_664              |    0    |    0    |    0    |    0    |    0    |
|          |              cast1_fu_668              |    0    |    0    |    0    |    0    |    0    |
|          |            idxprom67_fu_729            |    0    |    0    |    0    |    0    |    0    |
|          |              cast2_fu_791              |    0    |    0    |    0    |    0    |    0    |
|   zext   |              cast3_fu_795              |    0    |    0    |    0    |    0    |    0    |
|          |            idxprom93_fu_857            |    0    |    0    |    0    |    0    |    0    |
|          |              cast9_fu_906              |    0    |    0    |    0    |    0    |    0    |
|          |           ko_4_cast126_fu_965          |    0    |    0    |    0    |    0    |    0    |
|          |            idxprom136_fu_972           |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_8_3_cast_fu_1031       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            sext_ln226_fu_979           |    0    |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln226_1_fu_989          |    0    |    0    |    0    |    0    |    0    |
|          |           sext_ln226_2_fu_999          |    0    |    0    |    0    |    0    |    0    |
|          |          sext_ln226_3_fu_1009          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|          p_Result_8_3_fu_1019          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    8    |    49   | 20.5163 |   3008  |   4086  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    bias_l1_0    |    1   |    0   |    0   |
|    bias_l1_1    |    1   |    0   |    0   |
|    bias_l1_2    |    1   |    0   |    0   |
|    bias_l1_3    |    1   |    0   |    0   |
|    data_l2_0    |    1   |    0   |    0   |
|    data_l2_1    |    1   |    0   |    0   |
|    data_l2_2    |    1   |    0   |    0   |
|    data_l2_3    |    1   |    0   |    0   |
|   output_l1_0   |    1   |    0   |    0   |
|   output_l1_1   |    1   |    0   |    0   |
|   output_l1_2   |    1   |    0   |    0   |
|   output_l1_3   |    1   |    0   |    0   |
|output_l1_local_0|    2   |    0   |    0   |
|output_l1_local_1|    2   |    0   |    0   |
|output_l1_local_2|    2   |    0   |    0   |
|output_l1_local_3|    2   |    0   |    0   |
|   weight_l2_0   |    1   |    0   |    0   |
|   weight_l2_1   |    1   |    0   |    0   |
|   weight_l2_2   |    1   |    0   |    0   |
|   weight_l2_3   |    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |   24   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        C_reg_1072       |   32   |
|       RS_reg_1110       |   32   |
|      WH_in_reg_1094     |   32   |
|       WH_reg_1082       |   32   |
|    add_ln150_reg_1126   |   30   |
|    add_ln159_reg_1155   |   62   |
|    add_ln161_reg_1175   |   30   |
|    add_ln172_reg_1200   |   62   |
|    add_ln174_reg_1220   |   30   |
|    add_ln218_reg_1239   |   62   |
|    add_ln220_reg_1259   |   30   |
|bias_in_V_read_1_reg_1067|   256  |
|bias_in_V_read_3_reg_1089|   256  |
|bias_l1_0_addr_1_reg_1279|    9   |
|bias_l1_1_addr_1_reg_1289|    9   |
|bias_l1_2_addr_1_reg_1299|    9   |
|bias_l1_3_addr_1_reg_1309|    9   |
|     bound11_reg_1230    |   62   |
|     bound4_reg_1191     |   62   |
|      bound_reg_1146     |   62   |
|      cast1_reg_1141     |   62   |
|        co_reg_478       |   30   |
|       crs_reg_434       |   32   |
|   div30_cast_reg_1058   |   30   |
|   div76_cast_reg_1185   |   30   |
|    empty_69_reg_1180    |   10   |
|    empty_70_reg_1215    |   10   |
|    empty_71_reg_1225    |   10   |
|    empty_72_reg_1254    |    9   |
|      empty_reg_1170     |    9   |
|   icmp_ln150_reg_1122   |    1   |
|   icmp_ln159_reg_1151   |    1   |
|   icmp_ln172_reg_1196   |    1   |
|   icmp_ln218_reg_1235   |    1   |
|   icmp_ln220_reg_1244   |    1   |
| indvar_flatten13_reg_489|   62   |
| indvar_flatten6_reg_456 |   62   |
|  indvar_flatten_reg_423 |   62   |
|       ko_1_reg_445      |   30   |
|       ko_2_reg_500      |   30   |
|        ko_reg_411       |   30   |
|    mul_ln147_reg_1100   |   32   |
|output_l1_0_addr_reg_1274|    9   |
|output_l1_1_addr_reg_1284|    9   |
|output_l1_2_addr_reg_1294|    9   |
|output_l1_3_addr_reg_1304|    9   |
| select_ln159_1_reg_1160 |   32   |
| select_ln172_1_reg_1205 |   32   |
| select_ln218_1_reg_1264 |   32   |
|  select_ln218_reg_1249  |   30   |
|       tmp_reg_1131      |   32   |
|   trunc_ln135_reg_1077  |    9   |
|   trunc_ln145_reg_1117  |    9   |
|   trunc_ln147_reg_1105  |    9   |
|  trunc_ln159_1_reg_1165 |    9   |
|   trunc_ln159_reg_1136  |    9   |
|   trunc_ln172_reg_1210  |   10   |
|   trunc_ln218_reg_1269  |    9   |
|       wh_1_reg_511      |   32   |
|        wh_reg_467       |   32   |
+-------------------------+--------+
|          Total          |  2035  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_197           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_209           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_221           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_233           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_341           |  p0  |   2  |   9  |   18   ||    9    |
|            grp_access_fu_360           |  p0  |   2  |   9  |   18   ||    9    |
|            grp_access_fu_379           |  p0  |   2  |   9  |   18   ||    9    |
|            grp_access_fu_398           |  p0  |   2  |   9  |   18   ||    9    |
|               ko_reg_411               |  p0  |   2  |  30  |   60   ||    9    |
| grp_dataflow_parent_loop_proc16_fu_522 |  p15 |   2  |  10  |   20   ||    9    |
|               grp_fu_1036              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1036              |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_1043              |  p0  |   2  |  10  |   20   ||    9    |
|               grp_fu_1043              |  p1  |   2  |  10  |   20   ||    9    |
|               grp_fu_1050              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1050              |  p1  |   2  |   9  |   18   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   372  ||  9.705  ||   168   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   49   |   20   |  3008  |  4086  |
|   Memory  |   24   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   168  |
|  Register |    -   |    -   |    -   |  2035  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   49   |   30   |  5043  |  4254  |
+-----------+--------+--------+--------+--------+--------+
