
*** Running vivado
    with args -log design_1_multi_core_multi_ram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_multi_core_multi_ram_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_multi_core_multi_ram_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-springer-book/2022.1/book_experiments/multi_core_multi_ram_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/goossens-springer-book/2022.1/book_experiments/multi_core_multi_ram_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/goossens-springer-book/2022.1/book_experiments/multi_core_multi_ram_ip/z1_multi_core_multi_ram_ip.runs/design_1_multi_core_multi_ram_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_multi_core_multi_ram_0_0, cache-ID = 4810733ff5ac7099.
INFO: [Common 17-206] Exiting Vivado at Sat Aug  6 16:33:19 2022...
