-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Summer_PE_sum_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC );
end;


architecture behav of Summer_PE_sum_thread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";

    signal dout_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmpV_tlast_V_fu_147_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_emptyn_6_reg_242 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpV_tlast_V_reg_246 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_250 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln440_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dout_1_blk_n : STD_LOGIC;
    signal dout_2_blk_n : STD_LOGIC;
    signal io_acc_block_signal_op47 : STD_LOGIC;
    signal ap_predicate_op47_write_state3 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal p_Val2_15_fu_187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_15_reg_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_208_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal io_acc_block_signal_op61 : STD_LOGIC;
    signal ap_predicate_op61_write_state4 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal bvh_d_index_reg_118 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_tkeep_V_fu_86 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_214_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_emptyn_nbread_fu_94_p4_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln40_fu_164_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_168_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln440_fu_198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    bvh_d_index_reg_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (icmp_ln40_fu_178_p2 = ap_const_lv1_0) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                bvh_d_index_reg_118 <= ap_const_lv3_0;
            elsif ((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (icmp_ln440_fu_202_p2 = ap_const_lv1_0) and (icmp_ln40_reg_250 = ap_const_lv1_0) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                bvh_d_index_reg_118 <= i_fu_208_p2;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (tmpV_tlast_V_fu_147_p1 = ap_const_lv1_0) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                p_Val2_s_fu_90 <= p_Val2_15_fu_187_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (icmp_ln40_reg_250 = ap_const_lv1_0) and (icmp_ln440_fu_202_p2 = ap_const_lv1_1) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (icmp_ln40_fu_178_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                p_Val2_s_fu_90 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln40_reg_250 <= icmp_ln40_fu_178_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (((tmpV_tlast_V_fu_147_p1 = ap_const_lv1_0) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1)) or ((icmp_ln40_fu_178_p2 = ap_const_lv1_0) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1))))) then
                p_Val2_15_reg_254 <= p_Val2_15_fu_187_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_emptyn_6_reg_242 <= p_emptyn_nbread_fu_94_p4_0;
                tmpV_tlast_V_reg_246 <= din_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (icmp_ln440_fu_202_p2 = ap_const_lv1_0) and (icmp_ln40_reg_250 = ap_const_lv1_0) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_tkeep_V_fu_86 <= p_Result_s_fu_214_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state3, ap_CS_fsm_state4, p_emptyn_6_reg_242, tmpV_tlast_V_reg_246, icmp_ln40_reg_250, icmp_ln440_fu_202_p2, io_acc_block_signal_op47, ap_predicate_op47_write_state3, io_acc_block_signal_op61, ap_predicate_op61_write_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4) and ((p_emptyn_6_reg_242 = ap_const_lv1_0) or ((tmpV_tlast_V_reg_246 = ap_const_lv1_0) or ((icmp_ln440_fu_202_p2 = ap_const_lv1_1) or (icmp_ln40_reg_250 = ap_const_lv1_1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (icmp_ln440_fu_202_p2 = ap_const_lv1_0) and (icmp_ln40_reg_250 = ap_const_lv1_0) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and_ln_fu_168_p4 <= ((tmp_74_fu_156_p3 & ap_const_lv2_0) & trunc_ln40_fu_164_p1);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state3_assign_proc : process(io_acc_block_signal_op47, ap_predicate_op47_write_state3)
    begin
                ap_block_state3 <= ((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(io_acc_block_signal_op61, ap_predicate_op61_write_state4)
    begin
                ap_block_state4 <= ((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0));
    end process;


    ap_predicate_op47_write_state3_assign_proc : process(din_1_dout, icmp_ln40_fu_178_p2, p_emptyn_nbread_fu_94_p4_0)
    begin
                ap_predicate_op47_write_state3 <= ((icmp_ln40_fu_178_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1));
    end process;


    ap_predicate_op61_write_state4_assign_proc : process(p_emptyn_6_reg_242, tmpV_tlast_V_reg_246, icmp_ln40_reg_250, icmp_ln440_fu_202_p2)
    begin
                ap_predicate_op61_write_state4 <= ((icmp_ln40_reg_250 = ap_const_lv1_0) and (icmp_ln440_fu_202_p2 = ap_const_lv1_1) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1));
    end process;


    din_0_read_assign_proc : process(din_0_empty_n, din_1_empty_n, din_2_empty_n, ap_CS_fsm_state3, io_acc_block_signal_op47, ap_predicate_op47_write_state3)
    begin
        if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and ((din_2_empty_n and din_1_empty_n and din_0_empty_n) = ap_const_logic_1))) then 
            din_0_read <= ap_const_logic_1;
        else 
            din_0_read <= ap_const_logic_0;
        end if; 
    end process;


    din_1_read_assign_proc : process(din_0_empty_n, din_1_empty_n, din_2_empty_n, ap_CS_fsm_state3, io_acc_block_signal_op47, ap_predicate_op47_write_state3)
    begin
        if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and ((din_2_empty_n and din_1_empty_n and din_0_empty_n) = ap_const_logic_1))) then 
            din_1_read <= ap_const_logic_1;
        else 
            din_1_read <= ap_const_logic_0;
        end if; 
    end process;


    din_2_read_assign_proc : process(din_0_empty_n, din_1_empty_n, din_2_empty_n, ap_CS_fsm_state3, io_acc_block_signal_op47, ap_predicate_op47_write_state3)
    begin
        if ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and ((din_2_empty_n and din_1_empty_n and din_0_empty_n) = ap_const_logic_1))) then 
            din_2_read <= ap_const_logic_1;
        else 
            din_2_read <= ap_const_logic_0;
        end if; 
    end process;


    dout_0_blk_n_assign_proc : process(din_1_dout, dout_0_full_n, ap_CS_fsm_state3, icmp_ln40_fu_178_p2, ap_CS_fsm_state4, p_emptyn_6_reg_242, tmpV_tlast_V_reg_246, icmp_ln40_reg_250, icmp_ln440_fu_202_p2, p_emptyn_nbread_fu_94_p4_0)
    begin
        if ((((icmp_ln40_reg_250 = ap_const_lv1_0) and (icmp_ln440_fu_202_p2 = ap_const_lv1_1) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln40_fu_178_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            dout_0_blk_n <= dout_0_full_n;
        else 
            dout_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_0_din_assign_proc : process(din_0_dout, ap_CS_fsm_state3, ap_CS_fsm_state4, io_acc_block_signal_op47, ap_predicate_op47_write_state3, p_Val2_15_reg_254, io_acc_block_signal_op61, ap_predicate_op61_write_state4)
    begin
        if ((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dout_0_din <= p_Val2_15_reg_254;
        elsif ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            dout_0_din <= din_0_dout;
        else 
            dout_0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_0_write_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, io_acc_block_signal_op47, ap_predicate_op47_write_state3, io_acc_block_signal_op61, ap_predicate_op61_write_state4)
    begin
        if (((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            dout_0_write <= ap_const_logic_1;
        else 
            dout_0_write <= ap_const_logic_0;
        end if; 
    end process;


    dout_1_blk_n_assign_proc : process(din_1_dout, dout_1_full_n, ap_CS_fsm_state3, icmp_ln40_fu_178_p2, ap_CS_fsm_state4, p_emptyn_6_reg_242, tmpV_tlast_V_reg_246, icmp_ln40_reg_250, icmp_ln440_fu_202_p2, p_emptyn_nbread_fu_94_p4_0)
    begin
        if ((((icmp_ln40_reg_250 = ap_const_lv1_0) and (icmp_ln440_fu_202_p2 = ap_const_lv1_1) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln40_fu_178_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            dout_1_blk_n <= dout_1_full_n;
        else 
            dout_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dout_1_din <= ap_const_lv1_1;

    dout_1_write_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, io_acc_block_signal_op47, ap_predicate_op47_write_state3, io_acc_block_signal_op61, ap_predicate_op61_write_state4)
    begin
        if (((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            dout_1_write <= ap_const_logic_1;
        else 
            dout_1_write <= ap_const_logic_0;
        end if; 
    end process;


    dout_2_blk_n_assign_proc : process(din_1_dout, dout_2_full_n, ap_CS_fsm_state3, icmp_ln40_fu_178_p2, ap_CS_fsm_state4, p_emptyn_6_reg_242, tmpV_tlast_V_reg_246, icmp_ln40_reg_250, icmp_ln440_fu_202_p2, p_emptyn_nbread_fu_94_p4_0)
    begin
        if ((((icmp_ln40_reg_250 = ap_const_lv1_0) and (icmp_ln440_fu_202_p2 = ap_const_lv1_1) and (tmpV_tlast_V_reg_246 = ap_const_lv1_1) and (p_emptyn_6_reg_242 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln40_fu_178_p2 = ap_const_lv1_1) and (din_1_dout = ap_const_lv1_1) and (p_emptyn_nbread_fu_94_p4_0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            dout_2_blk_n <= dout_2_full_n;
        else 
            dout_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_2_din_assign_proc : process(din_2_dout, ap_CS_fsm_state3, ap_CS_fsm_state4, io_acc_block_signal_op47, ap_predicate_op47_write_state3, io_acc_block_signal_op61, ap_predicate_op61_write_state4, tmp_tkeep_V_fu_86)
    begin
        if ((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dout_2_din <= tmp_tkeep_V_fu_86;
        elsif ((not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            dout_2_din <= din_2_dout;
        else 
            dout_2_din <= "XXXX";
        end if; 
    end process;


    dout_2_write_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, io_acc_block_signal_op47, ap_predicate_op47_write_state3, io_acc_block_signal_op61, ap_predicate_op61_write_state4)
    begin
        if (((not(((ap_predicate_op61_write_state4 = ap_const_boolean_1) and (io_acc_block_signal_op61 = ap_const_logic_0))) and (ap_predicate_op61_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_predicate_op47_write_state3 = ap_const_boolean_1) and (io_acc_block_signal_op47 = ap_const_logic_0))) and (ap_predicate_op47_write_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            dout_2_write <= ap_const_logic_1;
        else 
            dout_2_write <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_208_p2 <= std_logic_vector(unsigned(bvh_d_index_reg_118) + unsigned(ap_const_lv3_1));
    icmp_ln40_fu_178_p2 <= "1" when (and_ln_fu_168_p4 = ap_const_lv4_0) else "0";
    icmp_ln440_fu_202_p2 <= "1" when (bvh_d_index_reg_118 = ap_const_lv3_4) else "0";
    io_acc_block_signal_op47 <= (dout_2_full_n and dout_1_full_n and dout_0_full_n);
    io_acc_block_signal_op61 <= (dout_2_full_n and dout_1_full_n and dout_0_full_n);
    
    p_Result_s_fu_214_p4_proc : process(tmp_tkeep_V_fu_86, zext_ln440_fu_198_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        p_Result_s_fu_214_p4 <= tmp_tkeep_V_fu_86;
        if to_integer(unsigned(zext_ln440_fu_198_p1)) >= tmp_tkeep_V_fu_86'low and to_integer(unsigned(zext_ln440_fu_198_p1)) <= tmp_tkeep_V_fu_86'high then
            result(0) := '0';
            for i in ap_const_lv32_1'range loop
                result(0) := result(0) or ap_const_lv32_1(i);
            end loop;
            p_Result_s_fu_214_p4(to_integer(unsigned(zext_ln440_fu_198_p1))) <= result(0);
        end if;
    end process;

    p_Val2_15_fu_187_p2 <= std_logic_vector(unsigned(din_0_dout) + unsigned(p_Val2_s_fu_90));
    p_emptyn_nbread_fu_94_p4_0 <= (0=>(din_2_empty_n and din_1_empty_n and din_0_empty_n), others=>'-');
    tmpV_tlast_V_fu_147_p1 <= din_1_dout;
    tmp_74_fu_156_p3 <= din_2_dout(3 downto 3);
    trunc_ln40_fu_164_p1 <= din_2_dout(1 - 1 downto 0);
    zext_ln440_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_118),32));
end behav;
