$date
   Thu Jan  1 00:00:00 1970
$end
$timescale
   1ns
$end
$version
   C++ Simple VCD Logger
$end
$scope module counter $end
$scope module inputs $end
$var wire 1 ! a_rst $end
$var wire 1 " reset $end
$var wire 1 # clk $end
$upscope $end
$scope module signals $end
$var wire 8 $ count.d $end
$var wire 8 % count.q $end
$var wire 1 & done.d $end
$var wire 1 ' done.q $end
$var wire 8 ( my_new_value $end
$var wire 8 ) my_value $end
$var wire 4 * my_vector_flop.d $end
$var wire 4 + my_vector_flop.q $end
$var wire 4 , my_vector_flop[0].d $end
$var wire 4 - my_vector_flop[0].q $end
$var wire 4 . my_vector_flop[1].d $end
$var wire 4 / my_vector_flop[1].q $end
$var wire 8 0 next_count $end
$var wire 8 1 sum $end
$var wire 8 2 test $end
$upscope $end
$scope module outputs $end
$var wire 8 3 count $end
$var wire 1 4 done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bx !
bx "
bx #
bx $
bx %
bx &
bx '
bx (
bx )
bx *
bx +
bx ,
bx -
bx .
bx /
bx 0
bx 1
bx 2
bx 3
bx 4
b0 !
b1 "
b0 #
b0 $
b0 %
b0 &
b0 '
b0 (
b01010101 )
b1010 *
b1010 +
b1010 ,
b1010 -
b1010 .
b10 /
b01 0
b01010101 1
b01 2
b0 3
b0 4
#5
b1 #
b1010 /
#10
b0 #
#15
b0 "
b1 #
b01 $
#20
b0 #
#22
b1 !
#25
b1 #
b010 $
b01 %
b01100101 (
b01010110 )
b010 0
b10001 1
b01 3
#30
b0 #
#35
b1 #
b011 $
b010 %
b1001010 (
b01010111 )
b011 0
b10001101 1
b010 3
#40
b0 #
#45
b1 #
b0100 $
b011 %
b0101111 (
b01011000 )
b0100 0
b0101001 1
b011 3
#50
b0 #
#55
b1 #
b0101 $
b0100 %
b10010100 (
b01011001 )
b0101 0
b1000101 1
b0100 3
#60
b0 #
#65
b1 #
b0110 $
b0101 %
b1001 (
b01011010 )
b0110 0
b01100001 1
b0101 3
#70
b0 #
#75
b1 #
b0111 $
b0110 %
b01011110 (
b01011011 )
b0111 0
b101 1
b0110 3
#80
b0 #
#85
b1 #
b01000 $
b0111 %
b1000011 (
b01011100 )
b01000 0
b10011001 1
b0111 3
#90
b0 #
#95
b1 #
b01001 $
b01000 %
b0101000 (
b01011101 )
b01001 0
b0110101 1
b01000 3
