{"Source Block": ["hdl/library/axi_dmac/request_arb.v@213:223@HdlIdDef", "wire enabled_dest;\n\nwire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@217:227", "wire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@215:225", "wire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n"], ["hdl/library/axi_dmac/request_arb.v@211:221", "\nwire enabled_src;\nwire enabled_dest;\n\nwire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\n"], ["hdl/library/axi_dmac/request_arb.v@214:224", "\nwire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\n"], ["hdl/library/axi_dmac/request_arb.v@210:220", "wire [ID_WIDTH-1:0] response_id;\n\nwire enabled_src;\nwire enabled_dest;\n\nwire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@218:228", "wire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDRESS_WIDTH_DEST-1:0] dest_req_dest_address;\nwire dest_req_xlast;\n\nwire dest_response_valid;\nwire dest_response_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@212:222", "wire enabled_src;\nwire enabled_dest;\n\nwire req_gen_valid;\nwire req_gen_ready;\nwire src_dest_valid;\nwire src_dest_ready;\nwire req_src_valid;\nwire req_src_ready;\n\nwire dest_req_valid;\n"]], "Diff Content": {"Delete": [[218, "wire src_dest_ready;\n"]], "Add": []}}