{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556553420367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556553420373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 20:27:00 2019 " "Processing started: Mon Apr 29 20:27:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556553420373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553420373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553420373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556553420810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/ripple_carry_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file minus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 minus " "Found entity 1: minus" {  } { { "minus.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/minus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nand_block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nand_block4 " "Found entity 1: nand_block4" {  } { { "nand_block4.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/nand_block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_block16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nand_block16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nand_block16 " "Found entity 1: nand_block16" {  } { { "nand_block16.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/nand_block16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compare_block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare_block1 " "Found entity 1: compare_block1" {  } { { "compare_block1.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/compare_block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compare_block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare_block4 " "Found entity 1: compare_block4" {  } { { "compare_block4.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/compare_block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_block16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file compare_block16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare_block16 " "Found entity 1: compare_block16" {  } { { "compare_block16.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/compare_block16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_level_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shift_level_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_level_1 " "Found entity 1: barrel_shift_level_1" {  } { { "barrel_shift_level_1.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/barrel_shift_level_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_level_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shift_level_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_level_3 " "Found entity 1: barrel_shift_level_3" {  } { { "barrel_shift_level_3.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/barrel_shift_level_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_level_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shift_level_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_level_4 " "Found entity 1: barrel_shift_level_4" {  } { { "barrel_shift_level_4.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/barrel_shift_level_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_level_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shift_level_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_level_2 " "Found entity 1: barrel_shift_level_2" {  } { { "barrel_shift_level_2.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/barrel_shift_level_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/shift_right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/shift_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opcode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 opcode " "Found entity 1: opcode" {  } { { "opcode.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/opcode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_compare_block16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signed_compare_block16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signed_compare_block16 " "Found entity 1: signed_compare_block16" {  } { { "signed_compare_block16.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/signed_compare_block16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_comparator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_comparator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_comparator " "Found entity 1: ALU_comparator" {  } { { "ALU_comparator.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/ALU_comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 setter " "Found entity 1: setter" {  } { { "setter.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/setter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero_detector " "Found entity 1: zero_detector" {  } { { "zero_detector.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/zero_detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_detector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow_detector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_detector " "Found entity 1: overflow_detector" {  } { { "overflow_detector.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/overflow_detector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/mux8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaaaa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aaaaa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aaaaa " "Found entity 1: aaaaa" {  } { { "aaaaa.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/aaaaa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaaaa " "Elaborating entity \"aaaaa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556553432127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst\"" {  } { { "aaaaa.bdf" "inst" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/aaaaa.bdf" { { 232 552 664 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556553432164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst " "Elaborated megafunction instantiation \"LPM_MUX:inst\"" {  } { { "aaaaa.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/aaaaa.bdf" { { 232 552 664 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556553432166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst " "Instantiated megafunction \"LPM_MUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556553432167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556553432167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556553432167 ""}  } { { "aaaaa.bdf" "" { Schematic "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/aaaaa.bdf" { { 232 552 664 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556553432167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "D:/University/Courses/Semester 4/Computer Architecture/HW2/Q7/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556553432218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553432218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d LPM_MUX:inst\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"LPM_MUX:inst\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556553432218 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556553433283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556553433967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556553433967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556553434052 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556553434052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556553434052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556553434052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556553434141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 20:27:14 2019 " "Processing ended: Mon Apr 29 20:27:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556553434141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556553434141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556553434141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556553434141 ""}
