verilog work ../../SYS_MON.v
verilog work ../example_design/SYS_MON_exdes.v
