// Seed: 2555773205
module module_0 (
    output uwire id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    output wand id_4,
    output uwire id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri0 id_8
    , id_38,
    output tri1 id_9,
    output wand id_10,
    input wor id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wor id_16,
    input uwire id_17,
    output tri0 id_18,
    output tri1 id_19,
    output tri1 id_20,
    input wor id_21,
    output supply0 id_22,
    output tri id_23,
    output uwire id_24,
    output tri1 id_25,
    input uwire id_26,
    input wand id_27,
    input tri1 id_28,
    input wand id_29,
    input wire id_30,
    output wand id_31,
    input supply0 id_32,
    input wand id_33,
    input uwire id_34,
    output supply1 id_35,
    input tri id_36
);
  wire id_39;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4
);
  logic [1 : 1] id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_0,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_4,
      id_1,
      id_3,
      id_2,
      id_0,
      id_4,
      id_3,
      id_0,
      id_4,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
