Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1\fpga_test\ECE2072_Dev\Lab2\jtag_uart.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\fpga_test\ECE2072_Dev\Lab2\jtag_uart --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab2/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: jtag_uart.jtag_uart_0: Read IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart_0: Write IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1\fpga_test\ECE2072_Dev\Lab2\jtag_uart.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\fpga_test\ECE2072_Dev\Lab2\jtag_uart\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Lab2/jtag_uart.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: jtag_uart.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: jtag_uart.jtag_uart_0: Read IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart_0: Write IRQ effectively disabled when threshold >= depth
Warning: jtag_uart.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: jtag_uart: Generating jtag_uart "jtag_uart" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_jtag_uart_0 --dir=C:/Users/BENSAU~1/AppData/Local/Temp/alt9528_5176726655798475461.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/BENSAU~1/AppData/Local/Temp/alt9528_5176726655798475461.dir/0002_jtag_uart_0_gen//jtag_uart_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'jtag_uart_jtag_uart_0'
Info: jtag_uart_0: "jtag_uart" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
