
*** Running vivado
    with args -log system3_calculator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system3_calculator_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 17 14:41:12 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system3_calculator_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 517.121 ; gain = 224.523
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top system3_calculator_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4036
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 982.340 ; gain = 446.367
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:67]
INFO: [Synth 8-6157] synthesizing module 'system3_calculator_0_0' [c:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.gen/sources_1/bd/system3/ip/system3_calculator_0_0/synth/system3_calculator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/system3.v:34]
INFO: [Synth 8-6157] synthesizing module 'singlePulse' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:73]
INFO: [Synth 8-6155] done synthesizing module 'singlePulse' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:73]
INFO: [Synth 8-6157] synthesizing module 'debound' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debound' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:23]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:97]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/flipflop.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/system3.v:60]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (0#1) [C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.srcs/sources_1/new/system3.v:34]
INFO: [Synth 8-6155] done synthesizing module 'system3_calculator_0_0' (0#1) [c:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.gen/sources_1/bd/system3/ip/system3_calculator_0_0/synth/system3_calculator_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.258 ; gain = 556.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1092.258 ; gain = 556.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1092.258 ; gain = 556.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1092.258 ; gain = 556.285
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 49    
+---Muxes : 
	   5 Input   12 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system3_calculator_0_0 has port out[15] driven by constant 0
INFO: [Synth 8-3917] design system3_calculator_0_0 has port out[14] driven by constant 0
INFO: [Synth 8-3917] design system3_calculator_0_0 has port out[13] driven by constant 0
INFO: [Synth 8-3917] design system3_calculator_0_0 has port out[12] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.141 ; gain = 794.168
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1337.875 ; gain = 801.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     3|
|3     |LUT2   |    58|
|4     |LUT3   |    22|
|5     |LUT4   |    33|
|6     |LUT5   |    24|
|7     |LUT6   |    54|
|8     |MUXF7  |     8|
|9     |MUXF8  |     2|
|10    |FDRE   |   175|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   389|
|2     |  inst                |calculator     |   389|
|3     |    \genblk1[0].db    |debound        |    14|
|4     |    \genblk1[0].ff0   |flipflop       |     1|
|5     |    \genblk1[0].ff1   |flipflop_0     |     2|
|6     |    \genblk1[0].sp    |singlePulse    |    14|
|7     |    \genblk1[10].db   |debound_1      |    14|
|8     |    \genblk1[10].ff0  |flipflop_2     |     1|
|9     |    \genblk1[10].ff1  |flipflop_3     |     8|
|10    |    \genblk1[11].db   |debound_4      |    14|
|11    |    \genblk1[11].ff0  |flipflop_5     |     1|
|12    |    \genblk1[11].ff1  |flipflop_6     |     7|
|13    |    \genblk1[12].db   |debound_7      |    14|
|14    |    \genblk1[12].ff0  |flipflop_8     |     1|
|15    |    \genblk1[12].ff1  |flipflop_9     |     4|
|16    |    \genblk1[1].db    |debound_10     |    14|
|17    |    \genblk1[1].ff0   |flipflop_11    |     1|
|18    |    \genblk1[1].ff1   |flipflop_12    |     2|
|19    |    \genblk1[1].sp    |singlePulse_13 |     6|
|20    |    \genblk1[2].db    |debound_14     |    14|
|21    |    \genblk1[2].ff0   |flipflop_15    |     1|
|22    |    \genblk1[2].ff1   |flipflop_16    |     2|
|23    |    \genblk1[2].sp    |singlePulse_17 |     6|
|24    |    \genblk1[3].db    |debound_18     |    14|
|25    |    \genblk1[3].ff0   |flipflop_19    |     1|
|26    |    \genblk1[3].ff1   |flipflop_20    |     2|
|27    |    \genblk1[3].sp    |singlePulse_21 |     3|
|28    |    \genblk1[4].db    |debound_22     |    14|
|29    |    \genblk1[4].ff0   |flipflop_23    |     1|
|30    |    \genblk1[4].ff1   |flipflop_24    |     2|
|31    |    \genblk1[4].sp    |singlePulse_25 |     2|
|32    |    \genblk1[5].db    |debound_26     |    14|
|33    |    \genblk1[5].ff0   |flipflop_27    |     1|
|34    |    \genblk1[5].ff1   |flipflop_28    |     9|
|35    |    \genblk1[6].db    |debound_29     |    14|
|36    |    \genblk1[6].ff0   |flipflop_30    |     1|
|37    |    \genblk1[6].ff1   |flipflop_31    |     6|
|38    |    \genblk1[7].db    |debound_32     |    14|
|39    |    \genblk1[7].ff0   |flipflop_33    |     1|
|40    |    \genblk1[7].ff1   |flipflop_34    |     8|
|41    |    \genblk1[8].db    |debound_35     |    14|
|42    |    \genblk1[8].ff0   |flipflop_36    |     1|
|43    |    \genblk1[8].ff1   |flipflop_37    |     3|
|44    |    \genblk1[9].db    |debound_38     |    14|
|45    |    \genblk1[9].ff0   |flipflop_39    |     1|
|46    |    \genblk1[9].ff1   |flipflop_40    |    21|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1338.051 ; gain = 802.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1349.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1390.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b58f4cf5
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1390.711 ; gain = 862.117
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1694.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OarChula/Documents/GitHub/2110363-HWSynLab/lab04/lab04.runs/system3_calculator_0_0_synth_1/system3_calculator_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1695.074 ; gain = 304.363
INFO: [Vivado 12-24828] Executing command : report_utilization -file system3_calculator_0_0_utilization_synth.rpt -pb system3_calculator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 14:42:11 2024...
