// Seed: 1211245509
module module_0 (
    output tri id_0
);
  wire id_2 = id_2;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    input tri1 id_2
    , id_13,
    output logic id_3,
    output wand id_4,
    output tri0 id_5,
    output wire id_6,
    output wire id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    input wor id_11
);
  assign id_6 = 1 + id_13;
  wire id_14, id_15;
  id_16(
      .id_0(1)
  ); id_17 :
  assert property (@(1) 1'b0) @(*) @(negedge 1 > id_8) $display;
  always
    if (1) id_3 <= 1;
    else id_3 <= id_0;
  assign id_1 = id_8 ? 1 : id_13;
  wire id_18, id_19, id_20;
  wire id_21;
  wire id_22;
  assign id_15 = id_22;
  wire id_23;
  module_0(
      id_5
  );
endmodule
