<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<cpu HW_revision="1.0" XML_version="1.2" id="CortexA7" isa="CortexA7" desc="CortexA7" description="CortexA7 CPU">
	<register id="PC" acronym="PC" width="32" description="Program Counter"/>
	<register id="SP" acronym="R13" width="32" description="General Purpose Register 13"/>
	<register id="LR" acronym="R14" width="32" description="General Purpose Register 14"/>
	<register id="CPSR" acronym="CPSR" width="32" description="Stores the status of interrupt enables and critical processor status signals">
		<bitfield id="N" width="1" begin="31" end="31" resetval="0" description="Stores bit 31 of the result of the instruction. In other words stores the sign of the number" range="" rwaccess="R" />
		<bitfield id="Z" width="1" begin="30" end="30" resetval="0" description="Is set to 1 if the result of the operation is zero else stays 0" range="" rwaccess="R" />
		<bitfield id="C" width="1" begin="29" end="29" resetval="0" description="Stores the value of the carry bit if it occurred in an addition or the borrow bit in a subtraction. In a shift stores the last bit shifted out." range="" rwaccess="R" />
		<bitfield id="V" width="1" begin="28" end="28" resetval="0" description="Set to 1 if an overflow occurred " range="" rwaccess="R" />
		<bitfield id="Q" width="1" begin="27" end="27" resetval="0" description="Indicates whether an overflow or a saturation occurred in the enhanced DSP instructions" range="" rwaccess="R" />
        <bitfield id="IT_1_0" width="2" begin="26" end="25" resetval="0" description="IT state bits." range="" rwaccess="RW" />
        <bitfield id="J" width="1" begin="24" end="24" resetval="0" description="Java State Bit." range="" rwaccess="R" />
		<bitfield id="Reserved" width="4" begin="23" end="20" resetval="0" description="Reserved." range="" rwaccess="R" />
        <bitfield id="GE" width="4" begin="19" end="16" resetval="0" description="Greater than or equal bits" range="" rwaccess="RW" />
        <bitfield id="IT_7_2" width="6" begin="15" end="10" resetval="0" description="IT state bits" range="" rwaccess="RW" />
        <bitfield id="E" width="1" begin="9" end="9" resetval="0" description="If set, data memory is interpreted as big-endian. If cleared data memory is interpreted as little-endian." range="" rwaccess="RW" />
        <bitfield id="A" width="1" begin="8" end="8" resetval="1" description="If set, any asynchronous abort is held pending until this bit is cleared." range="" rwaccess="RW" />
		<bitfield id="I" width="1" begin="7" end="7" resetval="1" description="If set, IRQ is disabled. If cleared IRQ is allowed" range="" rwaccess="RW" />
		<bitfield id="F" width="1" begin="6" end="6" resetval="1" description="If set, FIQ is disabled. If cleared FIQ is allowed" range="" rwaccess="RW" />
		<bitfield id="T" width="1" begin="5" end="5" resetval="0" description="If set ARM is in Thumb mode" range="" rwaccess="RW" />
		<bitfield id="M" width="5" begin="4" end="0" resetval="0x13" description="Mode of ARM" range="" rwaccess="RW" />
	</register>
	<register id="R0" acronym="R0" width="32" description="General Purpose Register 0"/>
	<register id="R1" acronym="R1" width="32" description="General Purpose Register 1"/>
	<register id="R2" acronym="R2" width="32" description="General Purpose Register 2"/>
	<register id="R3" acronym="R3" width="32" description="General Purpose Register 3"/>
	<register id="R4" acronym="R4" width="32" description="General Purpose Register 4"/>
	<register id="R5" acronym="R5" width="32" description="General Purpose Register 5"/>
	<register id="R6" acronym="R6" width="32" description="General Purpose Register 6"/>
	<register id="R7" acronym="R7" width="32" description="General Purpose Register 7"/>
	<register id="R8" acronym="R8" width="32" description="General Purpose Register 8"/>
	<register id="R9" acronym="R9" width="32" description="General Purpose Register 9"/>
	<register id="R10" acronym="R10" width="32" description="General Purpose Register 10"/>
	<register id="R11" acronym="R11" width="32" description="General Purpose Register 11"/>
	<register id="R12" acronym="R12" width="32" description="General Purpose Register 12"/>
	<register id="R13" acronym="R13" width="32" description="General Purpose Register 13"/>
	<register id="R14" acronym="R14" width="32" description="General Purpose Register 14"/>
    <instance href=".\arm_user_mode_regs.xml" id="USER_Registers" xml="arm_user_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_fiq_mode_regs.xml" id="FIQ_Registers" xml="arm_fiq_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_svc_mode_regs.xml" id="Supervisor_Registers" xml="arm_svc_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_abt_mode_regs.xml" id="Abort_Registers" xml="arm_abt_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_irq_mode_regs.xml" id="IRQ_Registers" xml="arm_irq_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_und_mode_regs.xml" id="Undefined_Registers" xml="arm_und_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_mon_mode_regs.xml" id="Monitor_Mode_Registers" xml="arm_mon_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
    <instance href=".\arm_hyp_mode_regs.xml" id="Hypervisor_Mode_Registers" xml="arm_hyp_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href=".\arm_allbanked_mode_regs.xml" id="All_Banked_Registers" xml="arm_allbanked_mode_regs.xml" xmlpath=".\" HW_revision="" description="" requestor="arm" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href="..\Modules\cortexA7_NotVisible.xml" id="" xml="cortexA7_NotVisible.xml" xmlpath="..\Modules\" HW_revision="1.0" description="" requestor="CortexA7" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href="..\Modules\cortexA7\cortexA7_CP14.xml" id="CP14_Registers" xml="cortexA7_CP14.xml" xmlpath="..\Modules\cortexA7" HW_revision="1.0" description="" requestor="CortexA7" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
	<instance href="..\Modules\cortexA7\cortexA7_CP15.xml" id="CP15_Registers" xml="cortexA7_CP15.xml" xmlpath="..\Modules\cortexA7" HW_revision="1.0" description="" requestor="CortexA7" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>
</cpu>
