0.7
2020.2
May 22 2024
18:54:44
/home/bianca/Documents/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v,1732147246,verilog,,,,glbl,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v,1732147246,verilog,,,,testbench,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v,,adder,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v,,alu,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v,1732149923,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v,,arm,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v,,condcheck,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v,,condlogic,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v,1732151158,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v,,controller,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v,1732150547,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v,,datapath,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v,1732149919,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v,,decode,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v,,dmem,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v,,extend,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v,,flopenr,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v,,flopr,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v,1732147246,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v,,imem,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v,1732147220,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v,,mux2,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v,,regfile,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v,1732147246,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v,,top,,,,,,,,
