#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003E7A30 .scope module, "Exemplo0061" "Exemplo0061" 2 40;
 .timescale 0 0;
v005FDD28_0 .net "clk", 0 0, v005E21A8_0; 1 drivers
S_003EBCE8 .scope module, "CLK1" "clock" 2 43, 2 24, S_003E7A30;
 .timescale 0 0;
v005E21A8_0 .var "clk", 0 0;
S_003EBC60 .scope module, "Exemplo0063" "Exemplo0063" 3 84;
 .timescale 0 0;
v005FE398_0 .net "clock", 0 0, v005FE330_0; 1 drivers
v005FE400_0 .net "p1", 0 0, v005FE238_0; 1 drivers
v005FE458_0 .net "p2", 0 0, v005FE0E8_0; 1 drivers
v005FE4D0_0 .net "p3", 0 0, v005FDFB0_0; 1 drivers
v005FE548_0 .net "p4", 0 0, v005FDE60_0; 1 drivers
S_005FE2A8 .scope module, "clk" "clock" 3 87, 2 24, S_003EBC60;
 .timescale 0 0;
v005FE330_0 .var "clk", 0 0;
S_005FE158 .scope module, "pls1" "pulse1" 3 91, 3 29, S_003EBC60;
 .timescale 0 0;
v005FE1E0_0 .alias "clock", 0 0, v005FE398_0;
v005FE238_0 .var "signal", 0 0;
S_005FE008 .scope module, "pls2" "pulse2" 3 92, 3 45, S_003EBC60;
 .timescale 0 0;
v005FE090_0 .alias "clock", 0 0, v005FE398_0;
v005FE0E8_0 .var "signal", 0 0;
E_003E5088 .event posedge, v005FDE08_0;
S_005FDED0 .scope module, "pls3" "pulse3" 3 93, 3 57, S_003EBC60;
 .timescale 0 0;
v005FDF58_0 .alias "clock", 0 0, v005FE398_0;
v005FDFB0_0 .var "signal", 0 0;
S_005FDD80 .scope module, "pls4" "pulse4" 3 94, 3 70, S_003EBC60;
 .timescale 0 0;
v005FDE08_0 .alias "clock", 0 0, v005FE398_0;
v005FDE60_0 .var "signal", 0 0;
E_005E0C30 .event negedge, v005FDE08_0;
    .scope S_003EBCE8;
T_0 ;
    %set/v v005E21A8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003EBCE8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005E21A8_0, 1;
    %inv 8, 1;
    %set/v v005E21A8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003E7A30;
T_2 ;
    %vpi_call 2 46 "$display", "Mateus Augusto Moraes Ferreira   Matricula:435669";
    %vpi_call 2 47 "$dumpfile", "Exemplo0061.vcd";
    %vpi_call 2 48 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 50 "$finish";
    %end;
    .thread T_2;
    .scope S_005FE2A8;
T_3 ;
    %set/v v005FE330_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_005FE2A8;
T_4 ;
    %delay 12, 0;
    %load/v 8, v005FE330_0, 1;
    %inv 8, 1;
    %set/v v005FE330_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_005FE158;
T_5 ;
    %wait E_003E5088;
    %set/v v005FE238_0, 1, 1;
    %delay 4, 0;
    %set/v v005FE238_0, 0, 1;
    %delay 4, 0;
    %set/v v005FE238_0, 1, 1;
    %delay 4, 0;
    %set/v v005FE238_0, 0, 1;
    %delay 4, 0;
    %set/v v005FE238_0, 1, 1;
    %delay 4, 0;
    %set/v v005FE238_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_005FE008;
T_6 ;
    %wait E_003E5088;
    %set/v v005FE0E8_0, 1, 1;
    %delay 5, 0;
    %set/v v005FE0E8_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_005FDED0;
T_7 ;
    %wait E_005E0C30;
    %set/v v005FDFB0_0, 1, 1;
    %delay 15, 0;
    %set/v v005FDFB0_0, 0, 1;
    %delay 15, 0;
    %set/v v005FDFB0_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_005FDD80;
T_8 ;
    %wait E_005E0C30;
    %set/v v005FDE60_0, 1, 1;
    %delay 20, 0;
    %set/v v005FDE60_0, 0, 1;
    %delay 20, 0;
    %set/v v005FDE60_0, 1, 1;
    %delay 20, 0;
    %set/v v005FDE60_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_003EBC60;
T_9 ;
    %vpi_call 3 97 "$display", "Mateus Augusto Moraes Ferreira   Matricula:435669";
    %vpi_call 3 98 "$dumpfile", "Exemplo0063.vcd";
    %vpi_call 3 99 "$dumpvars", 2'sb01, v005FE398_0, v005FE400_0, v005FE458_0, v005FE4D0_0, v005FE548_0;
    %delay 480, 0;
    %vpi_call 3 101 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./clock.v";
    "E:\2011-2\Arquitetura\Guia06_435669\Exemplo0063.v";
