ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM6_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM6_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_TIM6_Init:
  26              	.LFB206:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM6 init function */
  31:Core/Src/tim.c **** void MX_TIM6_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 27 is_stmt 0 view .LVU2
  40 0004 0C22     		movs	r2, #12
  41 0006 0021     		movs	r1, #0
  42 0008 01A8     		add	r0, sp, #4
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  43:Core/Src/tim.c ****   htim6.Instance = TIM6;
  45              		.loc 1 43 3 is_stmt 1 view .LVU3
  46              		.loc 1 43 18 is_stmt 0 view .LVU4
  47 000e 1048     		ldr	r0, .L6
  48 0010 104B     		ldr	r3, .L6+4
  49 0012 0360     		str	r3, [r0]
  44:Core/Src/tim.c ****   htim6.Init.Prescaler = 16000;
  50              		.loc 1 44 3 is_stmt 1 view .LVU5
  51              		.loc 1 44 24 is_stmt 0 view .LVU6
  52 0014 FA23     		movs	r3, #250
  53 0016 9B01     		lsls	r3, r3, #6
  54 0018 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  55              		.loc 1 45 3 is_stmt 1 view .LVU7
  56              		.loc 1 45 26 is_stmt 0 view .LVU8
  57 001a 0023     		movs	r3, #0
  58 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim6.Init.Period = 10;
  59              		.loc 1 46 3 is_stmt 1 view .LVU9
  60              		.loc 1 46 21 is_stmt 0 view .LVU10
  61 001e 0A33     		adds	r3, r3, #10
  62 0020 C360     		str	r3, [r0, #12]
  47:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 32 is_stmt 0 view .LVU12
  65 0022 7633     		adds	r3, r3, #118
  66 0024 8361     		str	r3, [r0, #24]
  48:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 3


  68              		.loc 1 48 7 is_stmt 0 view .LVU14
  69 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
  70              	.LVL1:
  71              		.loc 1 48 6 view .LVU15
  72 002a 0028     		cmp	r0, #0
  73 002c 0AD1     		bne	.L4
  74              	.L2:
  49:Core/Src/tim.c ****   {
  50:Core/Src/tim.c ****     Error_Handler();
  51:Core/Src/tim.c ****   }
  52:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  75              		.loc 1 52 3 is_stmt 1 view .LVU16
  76              		.loc 1 52 37 is_stmt 0 view .LVU17
  77 002e 0023     		movs	r3, #0
  78 0030 0193     		str	r3, [sp, #4]
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  79              		.loc 1 53 3 is_stmt 1 view .LVU18
  80              		.loc 1 53 33 is_stmt 0 view .LVU19
  81 0032 0393     		str	r3, [sp, #12]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  82              		.loc 1 54 3 is_stmt 1 view .LVU20
  83              		.loc 1 54 7 is_stmt 0 view .LVU21
  84 0034 0648     		ldr	r0, .L6
  85 0036 01A9     		add	r1, sp, #4
  86 0038 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  87              	.LVL2:
  88              		.loc 1 54 6 view .LVU22
  89 003c 0028     		cmp	r0, #0
  90 003e 04D1     		bne	.L5
  91              	.L1:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  59:Core/Src/tim.c **** 
  60:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  61:Core/Src/tim.c **** 
  62:Core/Src/tim.c **** }
  92              		.loc 1 62 1 view .LVU23
  93 0040 05B0     		add	sp, sp, #20
  94              		@ sp needed
  95 0042 00BD     		pop	{pc}
  96              	.L4:
  50:Core/Src/tim.c ****   }
  97              		.loc 1 50 5 is_stmt 1 view .LVU24
  98 0044 FFF7FEFF 		bl	Error_Handler
  99              	.LVL3:
 100 0048 F1E7     		b	.L2
 101              	.L5:
  56:Core/Src/tim.c ****   }
 102              		.loc 1 56 5 view .LVU25
 103 004a FFF7FEFF 		bl	Error_Handler
 104              	.LVL4:
 105              		.loc 1 62 1 is_stmt 0 view .LVU26
 106 004e F7E7     		b	.L1
 107              	.L7:
 108              		.align	2
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 4


 109              	.L6:
 110 0050 00000000 		.word	htim6
 111 0054 00100040 		.word	1073745920
 112              		.cfi_endproc
 113              	.LFE206:
 115              		.section	.text.MX_TIM7_Init,"ax",%progbits
 116              		.align	1
 117              		.global	MX_TIM7_Init
 118              		.syntax unified
 119              		.code	16
 120              		.thumb_func
 122              	MX_TIM7_Init:
 123              	.LFB207:
  63:Core/Src/tim.c **** /* TIM7 init function */
  64:Core/Src/tim.c **** void MX_TIM7_Init(void)
  65:Core/Src/tim.c **** {
 124              		.loc 1 65 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 16
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 00B5     		push	{lr}
 129              	.LCFI2:
 130              		.cfi_def_cfa_offset 4
 131              		.cfi_offset 14, -4
 132 0002 85B0     		sub	sp, sp, #20
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 24
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 135              		.loc 1 71 3 view .LVU28
 136              		.loc 1 71 27 is_stmt 0 view .LVU29
 137 0004 0C22     		movs	r2, #12
 138 0006 0021     		movs	r1, #0
 139 0008 01A8     		add	r0, sp, #4
 140 000a FFF7FEFF 		bl	memset
 141              	.LVL5:
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  76:Core/Src/tim.c ****   htim7.Instance = TIM7;
 142              		.loc 1 76 3 is_stmt 1 view .LVU30
 143              		.loc 1 76 18 is_stmt 0 view .LVU31
 144 000e 1048     		ldr	r0, .L13
 145 0010 104B     		ldr	r3, .L13+4
 146 0012 0360     		str	r3, [r0]
  77:Core/Src/tim.c ****   htim7.Init.Prescaler = 16000;
 147              		.loc 1 77 3 is_stmt 1 view .LVU32
 148              		.loc 1 77 24 is_stmt 0 view .LVU33
 149 0014 FA23     		movs	r3, #250
 150 0016 9B01     		lsls	r3, r3, #6
 151 0018 4360     		str	r3, [r0, #4]
  78:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 5


 152              		.loc 1 78 3 is_stmt 1 view .LVU34
 153              		.loc 1 78 26 is_stmt 0 view .LVU35
 154 001a 0023     		movs	r3, #0
 155 001c 8360     		str	r3, [r0, #8]
  79:Core/Src/tim.c ****   htim7.Init.Period = 10;
 156              		.loc 1 79 3 is_stmt 1 view .LVU36
 157              		.loc 1 79 21 is_stmt 0 view .LVU37
 158 001e 0A33     		adds	r3, r3, #10
 159 0020 C360     		str	r3, [r0, #12]
  80:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 160              		.loc 1 80 3 is_stmt 1 view .LVU38
 161              		.loc 1 80 32 is_stmt 0 view .LVU39
 162 0022 7633     		adds	r3, r3, #118
 163 0024 8361     		str	r3, [r0, #24]
  81:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 164              		.loc 1 81 3 is_stmt 1 view .LVU40
 165              		.loc 1 81 7 is_stmt 0 view .LVU41
 166 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 167              	.LVL6:
 168              		.loc 1 81 6 view .LVU42
 169 002a 0028     		cmp	r0, #0
 170 002c 0AD1     		bne	.L11
 171              	.L9:
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 172              		.loc 1 85 3 is_stmt 1 view .LVU43
 173              		.loc 1 85 37 is_stmt 0 view .LVU44
 174 002e 0023     		movs	r3, #0
 175 0030 0193     		str	r3, [sp, #4]
  86:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 176              		.loc 1 86 3 is_stmt 1 view .LVU45
 177              		.loc 1 86 33 is_stmt 0 view .LVU46
 178 0032 0393     		str	r3, [sp, #12]
  87:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 179              		.loc 1 87 3 is_stmt 1 view .LVU47
 180              		.loc 1 87 7 is_stmt 0 view .LVU48
 181 0034 0648     		ldr	r0, .L13
 182 0036 01A9     		add	r1, sp, #4
 183 0038 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 184              	.LVL7:
 185              		.loc 1 87 6 view .LVU49
 186 003c 0028     		cmp	r0, #0
 187 003e 04D1     		bne	.L12
 188              	.L8:
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c **** }
 189              		.loc 1 95 1 view .LVU50
 190 0040 05B0     		add	sp, sp, #20
 191              		@ sp needed
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 6


 192 0042 00BD     		pop	{pc}
 193              	.L11:
  83:Core/Src/tim.c ****   }
 194              		.loc 1 83 5 is_stmt 1 view .LVU51
 195 0044 FFF7FEFF 		bl	Error_Handler
 196              	.LVL8:
 197 0048 F1E7     		b	.L9
 198              	.L12:
  89:Core/Src/tim.c ****   }
 199              		.loc 1 89 5 view .LVU52
 200 004a FFF7FEFF 		bl	Error_Handler
 201              	.LVL9:
 202              		.loc 1 95 1 is_stmt 0 view .LVU53
 203 004e F7E7     		b	.L8
 204              	.L14:
 205              		.align	2
 206              	.L13:
 207 0050 00000000 		.word	htim7
 208 0054 00140040 		.word	1073746944
 209              		.cfi_endproc
 210              	.LFE207:
 212              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_TIM_Base_MspInit
 215              		.syntax unified
 216              		.code	16
 217              		.thumb_func
 219              	HAL_TIM_Base_MspInit:
 220              	.LVL10:
 221              	.LFB208:
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  98:Core/Src/tim.c **** {
 222              		.loc 1 98 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 8
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		.loc 1 98 1 is_stmt 0 view .LVU55
 227 0000 00B5     		push	{lr}
 228              	.LCFI4:
 229              		.cfi_def_cfa_offset 4
 230              		.cfi_offset 14, -4
 231 0002 83B0     		sub	sp, sp, #12
 232              	.LCFI5:
 233              		.cfi_def_cfa_offset 16
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 234              		.loc 1 100 3 is_stmt 1 view .LVU56
 235              		.loc 1 100 20 is_stmt 0 view .LVU57
 236 0004 0368     		ldr	r3, [r0]
 237              		.loc 1 100 5 view .LVU58
 238 0006 164A     		ldr	r2, .L20
 239 0008 9342     		cmp	r3, r2
 240 000a 04D0     		beq	.L18
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 103:Core/Src/tim.c **** 
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 7


 104:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 105:Core/Src/tim.c ****     /* TIM6 clock enable */
 106:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 109:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 110:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 241              		.loc 1 115 8 is_stmt 1 view .LVU59
 242              		.loc 1 115 10 is_stmt 0 view .LVU60
 243 000c 154A     		ldr	r2, .L20+4
 244 000e 9342     		cmp	r3, r2
 245 0010 13D0     		beq	.L19
 246              	.LVL11:
 247              	.L15:
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 120:Core/Src/tim.c ****     /* TIM7 clock enable */
 121:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 124:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 125:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c **** }
 248              		.loc 1 130 1 view .LVU61
 249 0012 03B0     		add	sp, sp, #12
 250              		@ sp needed
 251 0014 00BD     		pop	{pc}
 252              	.LVL12:
 253              	.L18:
 106:Core/Src/tim.c **** 
 254              		.loc 1 106 5 is_stmt 1 view .LVU62
 255              	.LBB2:
 106:Core/Src/tim.c **** 
 256              		.loc 1 106 5 view .LVU63
 106:Core/Src/tim.c **** 
 257              		.loc 1 106 5 view .LVU64
 258 0016 144A     		ldr	r2, .L20+8
 259 0018 916D     		ldr	r1, [r2, #88]
 260 001a 1023     		movs	r3, #16
 261 001c 1943     		orrs	r1, r3
 262 001e 9165     		str	r1, [r2, #88]
 106:Core/Src/tim.c **** 
 263              		.loc 1 106 5 view .LVU65
 264 0020 926D     		ldr	r2, [r2, #88]
 265 0022 1340     		ands	r3, r2
 266 0024 0093     		str	r3, [sp]
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 8


 106:Core/Src/tim.c **** 
 267              		.loc 1 106 5 view .LVU66
 268 0026 009B     		ldr	r3, [sp]
 269              	.LBE2:
 106:Core/Src/tim.c **** 
 270              		.loc 1 106 5 view .LVU67
 109:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 271              		.loc 1 109 5 view .LVU68
 272 0028 0022     		movs	r2, #0
 273 002a 0021     		movs	r1, #0
 274 002c 1120     		movs	r0, #17
 275              	.LVL13:
 109:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 276              		.loc 1 109 5 is_stmt 0 view .LVU69
 277 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 278              	.LVL14:
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 279              		.loc 1 110 5 is_stmt 1 view .LVU70
 280 0032 1120     		movs	r0, #17
 281 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 282              	.LVL15:
 283 0038 EBE7     		b	.L15
 284              	.LVL16:
 285              	.L19:
 121:Core/Src/tim.c **** 
 286              		.loc 1 121 5 view .LVU71
 287              	.LBB3:
 121:Core/Src/tim.c **** 
 288              		.loc 1 121 5 view .LVU72
 121:Core/Src/tim.c **** 
 289              		.loc 1 121 5 view .LVU73
 290 003a 0B4A     		ldr	r2, .L20+8
 291 003c 916D     		ldr	r1, [r2, #88]
 292 003e 2023     		movs	r3, #32
 293 0040 1943     		orrs	r1, r3
 294 0042 9165     		str	r1, [r2, #88]
 121:Core/Src/tim.c **** 
 295              		.loc 1 121 5 view .LVU74
 296 0044 926D     		ldr	r2, [r2, #88]
 297 0046 1340     		ands	r3, r2
 298 0048 0193     		str	r3, [sp, #4]
 121:Core/Src/tim.c **** 
 299              		.loc 1 121 5 view .LVU75
 300 004a 019B     		ldr	r3, [sp, #4]
 301              	.LBE3:
 121:Core/Src/tim.c **** 
 302              		.loc 1 121 5 view .LVU76
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 303              		.loc 1 124 5 view .LVU77
 304 004c 0022     		movs	r2, #0
 305 004e 0021     		movs	r1, #0
 306 0050 1220     		movs	r0, #18
 307              	.LVL17:
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 308              		.loc 1 124 5 is_stmt 0 view .LVU78
 309 0052 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 310              	.LVL18:
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 9


 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 311              		.loc 1 125 5 is_stmt 1 view .LVU79
 312 0056 1220     		movs	r0, #18
 313 0058 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 314              	.LVL19:
 315              		.loc 1 130 1 is_stmt 0 view .LVU80
 316 005c D9E7     		b	.L15
 317              	.L21:
 318 005e C046     		.align	2
 319              	.L20:
 320 0060 00100040 		.word	1073745920
 321 0064 00140040 		.word	1073746944
 322 0068 00100240 		.word	1073876992
 323              		.cfi_endproc
 324              	.LFE208:
 326              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 327              		.align	1
 328              		.global	HAL_TIM_Base_MspDeInit
 329              		.syntax unified
 330              		.code	16
 331              		.thumb_func
 333              	HAL_TIM_Base_MspDeInit:
 334              	.LVL20:
 335              	.LFB209:
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 133:Core/Src/tim.c **** {
 336              		.loc 1 133 1 is_stmt 1 view -0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 340              		.loc 1 133 1 is_stmt 0 view .LVU82
 341 0000 10B5     		push	{r4, lr}
 342              	.LCFI6:
 343              		.cfi_def_cfa_offset 8
 344              		.cfi_offset 4, -8
 345              		.cfi_offset 14, -4
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 346              		.loc 1 135 3 is_stmt 1 view .LVU83
 347              		.loc 1 135 20 is_stmt 0 view .LVU84
 348 0002 0368     		ldr	r3, [r0]
 349              		.loc 1 135 5 view .LVU85
 350 0004 0C4A     		ldr	r2, .L27
 351 0006 9342     		cmp	r3, r2
 352 0008 03D0     		beq	.L25
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 140:Core/Src/tim.c ****     /* Peripheral clock disable */
 141:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 144:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_LPTIM1_IRQn);
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 146:Core/Src/tim.c **** 
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 10


 147:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 148:Core/Src/tim.c ****   }
 149:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 353              		.loc 1 149 8 is_stmt 1 view .LVU86
 354              		.loc 1 149 10 is_stmt 0 view .LVU87
 355 000a 0C4A     		ldr	r2, .L27+4
 356 000c 9342     		cmp	r3, r2
 357 000e 09D0     		beq	.L26
 358              	.LVL21:
 359              	.L22:
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 154:Core/Src/tim.c ****     /* Peripheral clock disable */
 155:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 158:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_LPTIM2_IRQn);
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c **** }
 360              		.loc 1 163 1 view .LVU88
 361              		@ sp needed
 362 0010 10BD     		pop	{r4, pc}
 363              	.LVL22:
 364              	.L25:
 141:Core/Src/tim.c **** 
 365              		.loc 1 141 5 is_stmt 1 view .LVU89
 366 0012 0B4A     		ldr	r2, .L27+8
 367 0014 936D     		ldr	r3, [r2, #88]
 368 0016 1021     		movs	r1, #16
 369 0018 8B43     		bics	r3, r1
 370 001a 9365     		str	r3, [r2, #88]
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 371              		.loc 1 144 5 view .LVU90
 372 001c 1120     		movs	r0, #17
 373              	.LVL23:
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 374              		.loc 1 144 5 is_stmt 0 view .LVU91
 375 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 376              	.LVL24:
 377 0022 F5E7     		b	.L22
 378              	.LVL25:
 379              	.L26:
 155:Core/Src/tim.c **** 
 380              		.loc 1 155 5 is_stmt 1 view .LVU92
 381 0024 064A     		ldr	r2, .L27+8
 382 0026 936D     		ldr	r3, [r2, #88]
 383 0028 2021     		movs	r1, #32
 384 002a 8B43     		bics	r3, r1
 385 002c 9365     		str	r3, [r2, #88]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 386              		.loc 1 158 5 view .LVU93
 387 002e 1220     		movs	r0, #18
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 11


 388              	.LVL26:
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 389              		.loc 1 158 5 is_stmt 0 view .LVU94
 390 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 391              	.LVL27:
 392              		.loc 1 163 1 view .LVU95
 393 0034 ECE7     		b	.L22
 394              	.L28:
 395 0036 C046     		.align	2
 396              	.L27:
 397 0038 00100040 		.word	1073745920
 398 003c 00140040 		.word	1073746944
 399 0040 00100240 		.word	1073876992
 400              		.cfi_endproc
 401              	.LFE209:
 403              		.global	htim7
 404              		.section	.bss.htim7,"aw",%nobits
 405              		.align	2
 408              	htim7:
 409 0000 00000000 		.space	76
 409      00000000 
 409      00000000 
 409      00000000 
 409      00000000 
 410              		.global	htim6
 411              		.section	.bss.htim6,"aw",%nobits
 412              		.align	2
 415              	htim6:
 416 0000 00000000 		.space	76
 416      00000000 
 416      00000000 
 416      00000000 
 416      00000000 
 417              		.text
 418              	.Letext0:
 419              		.file 2 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u083xx.h"
 420              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 421              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 422              		.file 5 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_def.h"
 423              		.file 6 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_dma.h"
 424              		.file 7 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_tim.h"
 425              		.file 8 "Core/Inc/tim.h"
 426              		.file 9 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_cortex.h"
 427              		.file 10 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_tim_ex.h"
 428              		.file 11 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_dma.h"
 429              		.file 12 "Core/Inc/main.h"
 430              		.file 13 "<built-in>"
ARM GAS  C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:19     .text.MX_TIM6_Init:00000000 $t
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:25     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:110    .text.MX_TIM6_Init:00000050 $d
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:415    .bss.htim6:00000000 htim6
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:116    .text.MX_TIM7_Init:00000000 $t
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:122    .text.MX_TIM7_Init:00000000 MX_TIM7_Init
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:207    .text.MX_TIM7_Init:00000050 $d
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:408    .bss.htim7:00000000 htim7
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:213    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:219    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:320    .text.HAL_TIM_Base_MspInit:00000060 $d
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:327    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:333    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:397    .text.HAL_TIM_Base_MspDeInit:00000038 $d
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:405    .bss.htim7:00000000 $d
C:\Users\tdogs\AppData\Local\Temp\cc1qERtd.s:412    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
