The router accepts data packets on a single 8-bit port and routes them to one
of the three output channels, channel 0, channel 1 and channel 2.
>Responsibilities: -
>Architected the block-level structure for the design.
>Implemented RTL using Verilog HDL.
>Architected the class-based verification environment using Verilog.
>Verified the RTL model using Verilog.
>Generated functional and code coverage for the RTL verification sign-off.
>Synthesizing the RISC-V RTL and generating the Gate Level netlist.
>Implementing floor planning, Placement, and Routing processes on the netlist.
>Implementing Clock Tree Synthesis
>Performing Timing Analysis and achieving timing closure
