
spi_lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025c8  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  08002704  08002704  00012704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002d40  08002d40  00012d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002d48  08002d48  00012d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002d4c  08002d4c  00012d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  20000000  08002d50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000040  20000068  08002db8  00020068  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  200000a8  08002db8  000200a8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   00007f42  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000016a3  00000000  00000000  00027fd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a90  00000000  00000000  00029678  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000998  00000000  00000000  0002a108  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000381b  00000000  00000000  0002aaa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002fc8  00000000  00000000  0002e2bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00031283  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002ecc  00000000  00000000  00031304  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000024  00000000  00000000  000341d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000003f  00000000  00000000  000341f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	080026ec 	.word	0x080026ec

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	080026ec 	.word	0x080026ec

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295
 800019c:	f04f 30ff 	movne.w	r0, #4294967295
 80001a0:	f000 b982 	b.w	80004a8 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001c0:	468c      	mov	ip, r1
 80001c2:	460c      	mov	r4, r1
 80001c4:	4605      	mov	r5, r0
 80001c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14f      	bne.n	800026c <__udivmoddi4+0xb0>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4617      	mov	r7, r2
 80001d0:	d96b      	bls.n	80002aa <__udivmoddi4+0xee>
 80001d2:	fab2 fe82 	clz	lr, r2
 80001d6:	f1be 0f00 	cmp.w	lr, #0
 80001da:	d00b      	beq.n	80001f4 <__udivmoddi4+0x38>
 80001dc:	f1ce 0520 	rsb	r5, lr, #32
 80001e0:	fa20 f505 	lsr.w	r5, r0, r5
 80001e4:	fa01 f30e 	lsl.w	r3, r1, lr
 80001e8:	ea45 0c03 	orr.w	ip, r5, r3
 80001ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80001f0:	fa00 f50e 	lsl.w	r5, r0, lr
 80001f4:	0c39      	lsrs	r1, r7, #16
 80001f6:	fbbc f0f1 	udiv	r0, ip, r1
 80001fa:	b2ba      	uxth	r2, r7
 80001fc:	fb01 c310 	mls	r3, r1, r0, ip
 8000200:	fb00 f802 	mul.w	r8, r0, r2
 8000204:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000208:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 800020c:	45a0      	cmp	r8, r4
 800020e:	d909      	bls.n	8000224 <__udivmoddi4+0x68>
 8000210:	19e4      	adds	r4, r4, r7
 8000212:	f100 33ff 	add.w	r3, r0, #4294967295
 8000216:	f080 8128 	bcs.w	800046a <__udivmoddi4+0x2ae>
 800021a:	45a0      	cmp	r8, r4
 800021c:	f240 8125 	bls.w	800046a <__udivmoddi4+0x2ae>
 8000220:	3802      	subs	r0, #2
 8000222:	443c      	add	r4, r7
 8000224:	ebc8 0404 	rsb	r4, r8, r4
 8000228:	fbb4 f3f1 	udiv	r3, r4, r1
 800022c:	fb01 4c13 	mls	ip, r1, r3, r4
 8000230:	fb03 f202 	mul.w	r2, r3, r2
 8000234:	b2ac      	uxth	r4, r5
 8000236:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 800023a:	428a      	cmp	r2, r1
 800023c:	d909      	bls.n	8000252 <__udivmoddi4+0x96>
 800023e:	19c9      	adds	r1, r1, r7
 8000240:	f103 34ff 	add.w	r4, r3, #4294967295
 8000244:	f080 810f 	bcs.w	8000466 <__udivmoddi4+0x2aa>
 8000248:	428a      	cmp	r2, r1
 800024a:	f240 810c 	bls.w	8000466 <__udivmoddi4+0x2aa>
 800024e:	3b02      	subs	r3, #2
 8000250:	4439      	add	r1, r7
 8000252:	1a8a      	subs	r2, r1, r2
 8000254:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000258:	2100      	movs	r1, #0
 800025a:	2e00      	cmp	r6, #0
 800025c:	d063      	beq.n	8000326 <__udivmoddi4+0x16a>
 800025e:	fa22 f20e 	lsr.w	r2, r2, lr
 8000262:	2300      	movs	r3, #0
 8000264:	e886 000c 	stmia.w	r6, {r2, r3}
 8000268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800026c:	428b      	cmp	r3, r1
 800026e:	d907      	bls.n	8000280 <__udivmoddi4+0xc4>
 8000270:	2e00      	cmp	r6, #0
 8000272:	d056      	beq.n	8000322 <__udivmoddi4+0x166>
 8000274:	2100      	movs	r1, #0
 8000276:	e886 0011 	stmia.w	r6, {r0, r4}
 800027a:	4608      	mov	r0, r1
 800027c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000280:	fab3 f183 	clz	r1, r3
 8000284:	2900      	cmp	r1, #0
 8000286:	f040 8093 	bne.w	80003b0 <__udivmoddi4+0x1f4>
 800028a:	42a3      	cmp	r3, r4
 800028c:	d302      	bcc.n	8000294 <__udivmoddi4+0xd8>
 800028e:	4282      	cmp	r2, r0
 8000290:	f200 80fe 	bhi.w	8000490 <__udivmoddi4+0x2d4>
 8000294:	1a85      	subs	r5, r0, r2
 8000296:	eb64 0303 	sbc.w	r3, r4, r3
 800029a:	469c      	mov	ip, r3
 800029c:	2001      	movs	r0, #1
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d041      	beq.n	8000326 <__udivmoddi4+0x16a>
 80002a2:	e886 1020 	stmia.w	r6, {r5, ip}
 80002a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002aa:	b912      	cbnz	r2, 80002b2 <__udivmoddi4+0xf6>
 80002ac:	2701      	movs	r7, #1
 80002ae:	fbb7 f7f2 	udiv	r7, r7, r2
 80002b2:	fab7 fe87 	clz	lr, r7
 80002b6:	f1be 0f00 	cmp.w	lr, #0
 80002ba:	d136      	bne.n	800032a <__udivmoddi4+0x16e>
 80002bc:	1be4      	subs	r4, r4, r7
 80002be:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c2:	fa1f f987 	uxth.w	r9, r7
 80002c6:	2101      	movs	r1, #1
 80002c8:	fbb4 f3f8 	udiv	r3, r4, r8
 80002cc:	fb08 4413 	mls	r4, r8, r3, r4
 80002d0:	fb09 f203 	mul.w	r2, r9, r3
 80002d4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80002d8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 80002dc:	42a2      	cmp	r2, r4
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x134>
 80002e0:	19e4      	adds	r4, r4, r7
 80002e2:	f103 30ff 	add.w	r0, r3, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x132>
 80002e8:	42a2      	cmp	r2, r4
 80002ea:	f200 80d3 	bhi.w	8000494 <__udivmoddi4+0x2d8>
 80002ee:	4603      	mov	r3, r0
 80002f0:	1aa4      	subs	r4, r4, r2
 80002f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80002f6:	fb08 4810 	mls	r8, r8, r0, r4
 80002fa:	fb09 f900 	mul.w	r9, r9, r0
 80002fe:	b2ac      	uxth	r4, r5
 8000300:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 8000304:	4591      	cmp	r9, r2
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0x15c>
 8000308:	19d2      	adds	r2, r2, r7
 800030a:	f100 34ff 	add.w	r4, r0, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x15a>
 8000310:	4591      	cmp	r9, r2
 8000312:	f200 80ba 	bhi.w	800048a <__udivmoddi4+0x2ce>
 8000316:	4620      	mov	r0, r4
 8000318:	ebc9 0202 	rsb	r2, r9, r2
 800031c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000320:	e79b      	b.n	800025a <__udivmoddi4+0x9e>
 8000322:	4631      	mov	r1, r6
 8000324:	4630      	mov	r0, r6
 8000326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800032a:	fa07 f70e 	lsl.w	r7, r7, lr
 800032e:	f1ce 0c20 	rsb	ip, lr, #32
 8000332:	fa24 f30c 	lsr.w	r3, r4, ip
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	fbb3 faf8 	udiv	sl, r3, r8
 800033e:	fa1f f987 	uxth.w	r9, r7
 8000342:	fb08 351a 	mls	r5, r8, sl, r3
 8000346:	fa20 fc0c 	lsr.w	ip, r0, ip
 800034a:	fa04 f40e 	lsl.w	r4, r4, lr
 800034e:	fb0a fb09 	mul.w	fp, sl, r9
 8000352:	ea4c 0c04 	orr.w	ip, ip, r4
 8000356:	ea4f 421c 	mov.w	r2, ip, lsr #16
 800035a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 800035e:	459b      	cmp	fp, r3
 8000360:	fa00 f50e 	lsl.w	r5, r0, lr
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x1c0>
 8000366:	19db      	adds	r3, r3, r7
 8000368:	f10a 32ff 	add.w	r2, sl, #4294967295
 800036c:	f080 808b 	bcs.w	8000486 <__udivmoddi4+0x2ca>
 8000370:	459b      	cmp	fp, r3
 8000372:	f240 8088 	bls.w	8000486 <__udivmoddi4+0x2ca>
 8000376:	f1aa 0a02 	sub.w	sl, sl, #2
 800037a:	443b      	add	r3, r7
 800037c:	ebcb 0303 	rsb	r3, fp, r3
 8000380:	fbb3 f0f8 	udiv	r0, r3, r8
 8000384:	fb08 3310 	mls	r3, r8, r0, r3
 8000388:	fb00 f409 	mul.w	r4, r0, r9
 800038c:	fa1f fc8c 	uxth.w	ip, ip
 8000390:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000394:	429c      	cmp	r4, r3
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0x1ec>
 8000398:	19db      	adds	r3, r3, r7
 800039a:	f100 32ff 	add.w	r2, r0, #4294967295
 800039e:	d26e      	bcs.n	800047e <__udivmoddi4+0x2c2>
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d96c      	bls.n	800047e <__udivmoddi4+0x2c2>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443b      	add	r3, r7
 80003a8:	1b1c      	subs	r4, r3, r4
 80003aa:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 80003ae:	e78b      	b.n	80002c8 <__udivmoddi4+0x10c>
 80003b0:	f1c1 0e20 	rsb	lr, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc0e 	lsr.w	ip, r2, lr
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa24 f70e 	lsr.w	r7, r4, lr
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fbb7 faf9 	udiv	sl, r7, r9
 80003ca:	fa1f f38c 	uxth.w	r3, ip
 80003ce:	fb09 771a 	mls	r7, r9, sl, r7
 80003d2:	fa20 f80e 	lsr.w	r8, r0, lr
 80003d6:	408c      	lsls	r4, r1
 80003d8:	fb0a f503 	mul.w	r5, sl, r3
 80003dc:	ea48 0404 	orr.w	r4, r8, r4
 80003e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80003e4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 80003e8:	42bd      	cmp	r5, r7
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	fa00 fb01 	lsl.w	fp, r0, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x24c>
 80003f4:	eb17 070c 	adds.w	r7, r7, ip
 80003f8:	f10a 30ff 	add.w	r0, sl, #4294967295
 80003fc:	d241      	bcs.n	8000482 <__udivmoddi4+0x2c6>
 80003fe:	42bd      	cmp	r5, r7
 8000400:	d93f      	bls.n	8000482 <__udivmoddi4+0x2c6>
 8000402:	f1aa 0a02 	sub.w	sl, sl, #2
 8000406:	4467      	add	r7, ip
 8000408:	1b7f      	subs	r7, r7, r5
 800040a:	fbb7 f5f9 	udiv	r5, r7, r9
 800040e:	fb09 7715 	mls	r7, r9, r5, r7
 8000412:	fb05 f303 	mul.w	r3, r5, r3
 8000416:	b2a4      	uxth	r4, r4
 8000418:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800041c:	42bb      	cmp	r3, r7
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x276>
 8000420:	eb17 070c 	adds.w	r7, r7, ip
 8000424:	f105 30ff 	add.w	r0, r5, #4294967295
 8000428:	d227      	bcs.n	800047a <__udivmoddi4+0x2be>
 800042a:	42bb      	cmp	r3, r7
 800042c:	d925      	bls.n	800047a <__udivmoddi4+0x2be>
 800042e:	3d02      	subs	r5, #2
 8000430:	4467      	add	r7, ip
 8000432:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000436:	fba0 8902 	umull	r8, r9, r0, r2
 800043a:	1aff      	subs	r7, r7, r3
 800043c:	454f      	cmp	r7, r9
 800043e:	4645      	mov	r5, r8
 8000440:	464c      	mov	r4, r9
 8000442:	d314      	bcc.n	800046e <__udivmoddi4+0x2b2>
 8000444:	d029      	beq.n	800049a <__udivmoddi4+0x2de>
 8000446:	b366      	cbz	r6, 80004a2 <__udivmoddi4+0x2e6>
 8000448:	ebbb 0305 	subs.w	r3, fp, r5
 800044c:	eb67 0704 	sbc.w	r7, r7, r4
 8000450:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000454:	40cb      	lsrs	r3, r1
 8000456:	40cf      	lsrs	r7, r1
 8000458:	ea4e 0303 	orr.w	r3, lr, r3
 800045c:	e886 0088 	stmia.w	r6, {r3, r7}
 8000460:	2100      	movs	r1, #0
 8000462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000466:	4623      	mov	r3, r4
 8000468:	e6f3      	b.n	8000252 <__udivmoddi4+0x96>
 800046a:	4618      	mov	r0, r3
 800046c:	e6da      	b.n	8000224 <__udivmoddi4+0x68>
 800046e:	ebb8 0502 	subs.w	r5, r8, r2
 8000472:	eb69 040c 	sbc.w	r4, r9, ip
 8000476:	3801      	subs	r0, #1
 8000478:	e7e5      	b.n	8000446 <__udivmoddi4+0x28a>
 800047a:	4605      	mov	r5, r0
 800047c:	e7d9      	b.n	8000432 <__udivmoddi4+0x276>
 800047e:	4610      	mov	r0, r2
 8000480:	e792      	b.n	80003a8 <__udivmoddi4+0x1ec>
 8000482:	4682      	mov	sl, r0
 8000484:	e7c0      	b.n	8000408 <__udivmoddi4+0x24c>
 8000486:	4692      	mov	sl, r2
 8000488:	e778      	b.n	800037c <__udivmoddi4+0x1c0>
 800048a:	3802      	subs	r0, #2
 800048c:	443a      	add	r2, r7
 800048e:	e743      	b.n	8000318 <__udivmoddi4+0x15c>
 8000490:	4608      	mov	r0, r1
 8000492:	e704      	b.n	800029e <__udivmoddi4+0xe2>
 8000494:	3b02      	subs	r3, #2
 8000496:	443c      	add	r4, r7
 8000498:	e72a      	b.n	80002f0 <__udivmoddi4+0x134>
 800049a:	45c3      	cmp	fp, r8
 800049c:	d3e7      	bcc.n	800046e <__udivmoddi4+0x2b2>
 800049e:	463c      	mov	r4, r7
 80004a0:	e7d1      	b.n	8000446 <__udivmoddi4+0x28a>
 80004a2:	4631      	mov	r1, r6
 80004a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080004a8 <__aeabi_idiv0>:
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop

080004ac <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80004b4:	4a05      	ldr	r2, [pc, #20]	; (80004cc <NVIC_PriorityGroupConfig+0x20>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c0:	60d3      	str	r3, [r2, #12]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	e000ed00 	.word	0xe000ed00

080004d0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80004d8:	2300      	movs	r3, #0
 80004da:	73fb      	strb	r3, [r7, #15]
 80004dc:	2300      	movs	r3, #0
 80004de:	73bb      	strb	r3, [r7, #14]
 80004e0:	230f      	movs	r3, #15
 80004e2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	78db      	ldrb	r3, [r3, #3]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d038      	beq.n	800055e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80004ec:	4b26      	ldr	r3, [pc, #152]	; (8000588 <NVIC_Init+0xb8>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	43db      	mvns	r3, r3
 80004f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80004f6:	0a1b      	lsrs	r3, r3, #8
 80004f8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	f1c3 0304 	rsb	r3, r3, #4
 8000500:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000502:	7b7a      	ldrb	r2, [r7, #13]
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	fa42 f303 	asr.w	r3, r2, r3
 800050a:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	785b      	ldrb	r3, [r3, #1]
 8000510:	461a      	mov	r2, r3
 8000512:	7bbb      	ldrb	r3, [r7, #14]
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	789a      	ldrb	r2, [r3, #2]
 800051e:	7b7b      	ldrb	r3, [r7, #13]
 8000520:	4013      	ands	r3, r2
 8000522:	b2da      	uxtb	r2, r3
 8000524:	7bfb      	ldrb	r3, [r7, #15]
 8000526:	4313      	orrs	r3, r2
 8000528:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 800052a:	7bfb      	ldrb	r3, [r7, #15]
 800052c:	011b      	lsls	r3, r3, #4
 800052e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000530:	4a16      	ldr	r2, [pc, #88]	; (800058c <NVIC_Init+0xbc>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	4413      	add	r3, r2
 8000538:	7bfa      	ldrb	r2, [r7, #15]
 800053a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800053e:	4a13      	ldr	r2, [pc, #76]	; (800058c <NVIC_Init+0xbc>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	095b      	lsrs	r3, r3, #5
 8000546:	b2db      	uxtb	r3, r3
 8000548:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	f003 031f 	and.w	r3, r3, #31
 8000552:	2101      	movs	r1, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000558:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800055c:	e00f      	b.n	800057e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800055e:	490b      	ldr	r1, [pc, #44]	; (800058c <NVIC_Init+0xbc>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	095b      	lsrs	r3, r3, #5
 8000566:	b2db      	uxtb	r3, r3
 8000568:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	f003 031f 	and.w	r3, r3, #31
 8000572:	2201      	movs	r2, #1
 8000574:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000576:	f100 0320 	add.w	r3, r0, #32
 800057a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	e000ed00 	.word	0xe000ed00
 800058c:	e000e100 	.word	0xe000e100

08000590 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80005ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005b2:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	791b      	ldrb	r3, [r3, #4]
 80005b8:	021a      	lsls	r2, r3, #8
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4313      	orrs	r3, r2
 80005c0:	68fa      	ldr	r2, [r7, #12]
 80005c2:	4313      	orrs	r3, r2
 80005c4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	68fa      	ldr	r2, [r7, #12]
 80005ca:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	4b17      	ldr	r3, [pc, #92]	; (8000634 <ADC_Init+0xa4>)
 80005d6:	4013      	ands	r3, r2
 80005d8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	691a      	ldr	r2, [r3, #16]
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005e8:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	795b      	ldrb	r3, [r3, #5]
 80005ee:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005f0:	4313      	orrs	r3, r2
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	4313      	orrs	r3, r2
 80005f6:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	68fa      	ldr	r2, [r7, #12]
 80005fc:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 800060a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	7d1b      	ldrb	r3, [r3, #20]
 8000610:	3b01      	subs	r3, #1
 8000612:	b2da      	uxtb	r2, r3
 8000614:	7afb      	ldrb	r3, [r7, #11]
 8000616:	4313      	orrs	r3, r2
 8000618:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800061a:	7afb      	ldrb	r3, [r7, #11]
 800061c:	051b      	lsls	r3, r3, #20
 800061e:	68fa      	ldr	r2, [r7, #12]
 8000620:	4313      	orrs	r3, r2
 8000622:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	631a      	str	r2, [r3, #48]	; 0x30
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	c0fff7fd 	.word	0xc0fff7fd

08000638 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2200      	movs	r2, #0
 800064a:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2200      	movs	r2, #0
 8000650:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800065e:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2200      	movs	r2, #0
 8000664:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2201      	movs	r2, #1
 800066a:	751a      	strb	r2, [r3, #20]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d006      	beq.n	8000698 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	689b      	ldr	r3, [r3, #8]
 800068e:	f043 0201 	orr.w	r2, r3, #1
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000696:	e005      	b.n	80006a4 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	f023 0201 	bic.w	r2, r3, #1
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	609a      	str	r2, [r3, #8]
  }
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	4608      	mov	r0, r1
 80006ba:	4611      	mov	r1, r2
 80006bc:	461a      	mov	r2, r3
 80006be:	4603      	mov	r3, r0
 80006c0:	70fb      	strb	r3, [r7, #3]
 80006c2:	460b      	mov	r3, r1
 80006c4:	70bb      	strb	r3, [r7, #2]
 80006c6:	4613      	mov	r3, r2
 80006c8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	2300      	movs	r3, #0
 80006d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80006d2:	78fb      	ldrb	r3, [r7, #3]
 80006d4:	2b1d      	cmp	r3, #29
 80006d6:	d923      	bls.n	8000720 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80006dc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80006de:	78fb      	ldrb	r3, [r7, #3]
 80006e0:	f1a3 021e 	sub.w	r2, r3, #30
 80006e4:	4613      	mov	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	4413      	add	r3, r2
 80006ea:	2207      	movs	r2, #7
 80006ec:	fa02 f303 	lsl.w	r3, r2, r3
 80006f0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	43db      	mvns	r3, r3
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	4013      	ands	r3, r2
 80006fa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 80006fc:	7879      	ldrb	r1, [r7, #1]
 80006fe:	78fb      	ldrb	r3, [r7, #3]
 8000700:	f1a3 021e 	sub.w	r2, r3, #30
 8000704:	4613      	mov	r3, r2
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	4413      	add	r3, r2
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	4313      	orrs	r3, r2
 8000716:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	65da      	str	r2, [r3, #92]	; 0x5c
 800071e:	e06c      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 8000720:	78fb      	ldrb	r3, [r7, #3]
 8000722:	2b13      	cmp	r3, #19
 8000724:	d923      	bls.n	800076e <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	f1a3 0214 	sub.w	r2, r3, #20
 8000732:	4613      	mov	r3, r2
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	4413      	add	r3, r2
 8000738:	2207      	movs	r2, #7
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	43db      	mvns	r3, r3
 8000744:	68fa      	ldr	r2, [r7, #12]
 8000746:	4013      	ands	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 800074a:	7879      	ldrb	r1, [r7, #1]
 800074c:	78fb      	ldrb	r3, [r7, #3]
 800074e:	f1a3 0214 	sub.w	r2, r3, #20
 8000752:	4613      	mov	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	4413      	add	r3, r2
 8000758:	fa01 f303 	lsl.w	r3, r1, r3
 800075c:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800075e:	68fa      	ldr	r2, [r7, #12]
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	4313      	orrs	r3, r2
 8000764:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	68fa      	ldr	r2, [r7, #12]
 800076a:	60da      	str	r2, [r3, #12]
 800076c:	e045      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 800076e:	78fb      	ldrb	r3, [r7, #3]
 8000770:	2b09      	cmp	r3, #9
 8000772:	d923      	bls.n	80007bc <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	691b      	ldr	r3, [r3, #16]
 8000778:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800077a:	78fb      	ldrb	r3, [r7, #3]
 800077c:	f1a3 020a 	sub.w	r2, r3, #10
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	2207      	movs	r2, #7
 8000788:	fa02 f303 	lsl.w	r3, r2, r3
 800078c:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	43db      	mvns	r3, r3
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	4013      	ands	r3, r2
 8000796:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000798:	7879      	ldrb	r1, [r7, #1]
 800079a:	78fb      	ldrb	r3, [r7, #3]
 800079c:	f1a3 020a 	sub.w	r2, r3, #10
 80007a0:	4613      	mov	r3, r2
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	4413      	add	r3, r2
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80007ac:	68fa      	ldr	r2, [r7, #12]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	68fa      	ldr	r2, [r7, #12]
 80007b8:	611a      	str	r2, [r3, #16]
 80007ba:	e01e      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	695b      	ldr	r3, [r3, #20]
 80007c0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 80007c2:	78fa      	ldrb	r2, [r7, #3]
 80007c4:	4613      	mov	r3, r2
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	4413      	add	r3, r2
 80007ca:	2207      	movs	r2, #7
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	43db      	mvns	r3, r3
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	4013      	ands	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80007dc:	7879      	ldrb	r1, [r7, #1]
 80007de:	78fa      	ldrb	r2, [r7, #3]
 80007e0:	4613      	mov	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	4413      	add	r3, r2
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	4313      	orrs	r3, r2
 80007f2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80007fa:	78bb      	ldrb	r3, [r7, #2]
 80007fc:	2b06      	cmp	r3, #6
 80007fe:	d821      	bhi.n	8000844 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000804:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000806:	78bb      	ldrb	r3, [r7, #2]
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4613      	mov	r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4413      	add	r3, r2
 8000810:	221f      	movs	r2, #31
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	43db      	mvns	r3, r3
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	4013      	ands	r3, r2
 8000820:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000822:	78f9      	ldrb	r1, [r7, #3]
 8000824:	78bb      	ldrb	r3, [r7, #2]
 8000826:	1e5a      	subs	r2, r3, #1
 8000828:	4613      	mov	r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4413      	add	r3, r2
 800082e:	fa01 f303 	lsl.w	r3, r1, r3
 8000832:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4313      	orrs	r3, r2
 800083a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	68fa      	ldr	r2, [r7, #12]
 8000840:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000842:	e095      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000844:	78bb      	ldrb	r3, [r7, #2]
 8000846:	2b0c      	cmp	r3, #12
 8000848:	d821      	bhi.n	800088e <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800084e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000850:	78bb      	ldrb	r3, [r7, #2]
 8000852:	1fda      	subs	r2, r3, #7
 8000854:	4613      	mov	r3, r2
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4413      	add	r3, r2
 800085a:	221f      	movs	r2, #31
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	43db      	mvns	r3, r3
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	4013      	ands	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800086c:	78f9      	ldrb	r1, [r7, #3]
 800086e:	78bb      	ldrb	r3, [r7, #2]
 8000870:	1fda      	subs	r2, r3, #7
 8000872:	4613      	mov	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4413      	add	r3, r2
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	4313      	orrs	r3, r2
 8000884:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800088c:	e070      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 800088e:	78bb      	ldrb	r3, [r7, #2]
 8000890:	2b12      	cmp	r3, #18
 8000892:	d823      	bhi.n	80008dc <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000898:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 800089a:	78bb      	ldrb	r3, [r7, #2]
 800089c:	f1a3 020d 	sub.w	r2, r3, #13
 80008a0:	4613      	mov	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	221f      	movs	r2, #31
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	43db      	mvns	r3, r3
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	4013      	ands	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80008b8:	78f9      	ldrb	r1, [r7, #3]
 80008ba:	78bb      	ldrb	r3, [r7, #2]
 80008bc:	f1a3 020d 	sub.w	r2, r3, #13
 80008c0:	4613      	mov	r3, r2
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	4413      	add	r3, r2
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80008da:	e049      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 80008dc:	78bb      	ldrb	r3, [r7, #2]
 80008de:	2b18      	cmp	r3, #24
 80008e0:	d823      	bhi.n	800092a <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80008e8:	78bb      	ldrb	r3, [r7, #2]
 80008ea:	f1a3 0213 	sub.w	r2, r3, #19
 80008ee:	4613      	mov	r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	4413      	add	r3, r2
 80008f4:	221f      	movs	r2, #31
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	43db      	mvns	r3, r3
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	4013      	ands	r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000906:	78f9      	ldrb	r1, [r7, #3]
 8000908:	78bb      	ldrb	r3, [r7, #2]
 800090a:	f1a3 0213 	sub.w	r2, r3, #19
 800090e:	4613      	mov	r3, r2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	4413      	add	r3, r2
 8000914:	fa01 f303 	lsl.w	r3, r1, r3
 8000918:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	68fa      	ldr	r2, [r7, #12]
 8000926:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000928:	e022      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000930:	78bb      	ldrb	r3, [r7, #2]
 8000932:	f1a3 0219 	sub.w	r2, r3, #25
 8000936:	4613      	mov	r3, r2
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	4413      	add	r3, r2
 800093c:	221f      	movs	r2, #31
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	43db      	mvns	r3, r3
 8000948:	68fa      	ldr	r2, [r7, #12]
 800094a:	4013      	ands	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 800094e:	78f9      	ldrb	r1, [r7, #3]
 8000950:	78bb      	ldrb	r3, [r7, #2]
 8000952:	f1a3 0219 	sub.w	r2, r3, #25
 8000956:	4613      	mov	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4413      	add	r3, r2
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	4313      	orrs	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000970:	bf00      	nop
 8000972:	3714      	adds	r7, #20
 8000974:	46bd      	mov	sp, r7
 8000976:	bc80      	pop	{r7}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	609a      	str	r2, [r3, #8]
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]
 80009a8:	4613      	mov	r3, r2
 80009aa:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80009b6:	2201      	movs	r2, #1
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80009c0:	787b      	ldrb	r3, [r7, #1]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d006      	beq.n	80009d4 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	685a      	ldr	r2, [r3, #4]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	431a      	orrs	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 80009d2:	e006      	b.n	80009e2 <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	685a      	ldr	r2, [r3, #4]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	43db      	mvns	r3, r3
 80009dc:	401a      	ands	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	605a      	str	r2, [r3, #4]
  }
}
 80009e2:	bf00      	nop
 80009e4:	3714      	adds	r7, #20
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80009f8:	2300      	movs	r3, #0
 80009fa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	4013      	ands	r3, r2
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d002      	beq.n	8000a0e <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	73fb      	strb	r3, [r7, #15]
 8000a0c:	e001      	b.n	8000a12 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b087      	sub	sp, #28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	e07e      	b.n	8000b3a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000a50:	68fa      	ldr	r2, [r7, #12]
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d16d      	bne.n	8000b34 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	2103      	movs	r1, #3
 8000a62:	fa01 f303 	lsl.w	r3, r1, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	401a      	ands	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	791b      	ldrb	r3, [r3, #4]
 8000a76:	4619      	mov	r1, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	791b      	ldrb	r3, [r3, #4]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d003      	beq.n	8000a96 <GPIO_Init+0x76>
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	791b      	ldrb	r3, [r3, #4]
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d136      	bne.n	8000b04 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	689a      	ldr	r2, [r3, #8]
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2103      	movs	r1, #3
 8000aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa4:	43db      	mvns	r3, r3
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	689a      	ldr	r2, [r3, #8]
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	795b      	ldrb	r3, [r3, #5]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	fa01 f303 	lsl.w	r3, r1, r3
 8000abe:	431a      	orrs	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	889b      	ldrh	r3, [r3, #4]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	2101      	movs	r1, #1
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	4013      	ands	r3, r2
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	889b      	ldrh	r3, [r3, #4]
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	b21a      	sxth	r2, r3
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	799b      	ldrb	r3, [r3, #6]
 8000aee:	4619      	mov	r1, r3
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	fa01 f303 	lsl.w	r3, r1, r3
 8000af8:	b21b      	sxth	r3, r3
 8000afa:	4313      	orrs	r3, r2
 8000afc:	b21b      	sxth	r3, r3
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	2103      	movs	r1, #3
 8000b10:	fa01 f303 	lsl.w	r3, r1, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	401a      	ands	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68da      	ldr	r2, [r3, #12]
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	79db      	ldrb	r3, [r3, #7]
 8000b24:	4619      	mov	r1, r3
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	431a      	orrs	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	3301      	adds	r3, #1
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	f67f af7d 	bls.w	8000a3c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000b42:	bf00      	nop
 8000b44:	371c      	adds	r7, #28
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	460b      	mov	r3, r1
 8000b56:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	8a1b      	ldrh	r3, [r3, #16]
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	887b      	ldrh	r3, [r7, #2]
 8000b64:	4013      	ands	r3, r2
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d002      	beq.n	8000b72 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	73fb      	strb	r3, [r7, #15]
 8000b70:	e001      	b.n	8000b76 <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000b72:	2300      	movs	r3, #0
 8000b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	807b      	strh	r3, [r7, #2]
 8000b90:	4613      	mov	r3, r2
 8000b92:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000b94:	2300      	movs	r3, #0
 8000b96:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b9c:	787a      	ldrb	r2, [r7, #1]
 8000b9e:	887b      	ldrh	r3, [r7, #2]
 8000ba0:	f003 0307 	and.w	r3, r3, #7
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000bac:	887b      	ldrh	r3, [r7, #2]
 8000bae:	08db      	lsrs	r3, r3, #3
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	887b      	ldrh	r3, [r7, #2]
 8000bb6:	08db      	lsrs	r3, r3, #3
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	461a      	mov	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	3208      	adds	r2, #8
 8000bc0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000bc4:	887b      	ldrh	r3, [r7, #2]
 8000bc6:	f003 0307 	and.w	r3, r3, #7
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	210f      	movs	r1, #15
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	ea02 0103 	and.w	r1, r2, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f100 0208 	add.w	r2, r0, #8
 8000bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000be2:	887b      	ldrh	r3, [r7, #2]
 8000be4:	08db      	lsrs	r3, r3, #3
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	3208      	adds	r2, #8
 8000bee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000bf8:	887b      	ldrh	r3, [r7, #2]
 8000bfa:	08db      	lsrs	r3, r3, #3
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	461a      	mov	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3208      	adds	r2, #8
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000c0a:	bf00      	nop
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000c1e:	4a04      	ldr	r2, [pc, #16]	; (8000c30 <RCC_HSICmd+0x1c>)
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	6013      	str	r3, [r2, #0]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	42470000 	.word	0x42470000

08000c34 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c40:	78fb      	ldrb	r3, [r7, #3]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d006      	beq.n	8000c54 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c46:	4909      	ldr	r1, [pc, #36]	; (8000c6c <RCC_AHBPeriphClockCmd+0x38>)
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <RCC_AHBPeriphClockCmd+0x38>)
 8000c4a:	69da      	ldr	r2, [r3, #28]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000c52:	e006      	b.n	8000c62 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c54:	4905      	ldr	r1, [pc, #20]	; (8000c6c <RCC_AHBPeriphClockCmd+0x38>)
 8000c56:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <RCC_AHBPeriphClockCmd+0x38>)
 8000c58:	69da      	ldr	r2, [r3, #28]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	4013      	ands	r3, r2
 8000c60:	61cb      	str	r3, [r1, #28]
  }
}
 8000c62:	bf00      	nop
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	40023800 	.word	0x40023800

08000c70 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d006      	beq.n	8000c90 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c82:	4909      	ldr	r1, [pc, #36]	; (8000ca8 <RCC_APB2PeriphClockCmd+0x38>)
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <RCC_APB2PeriphClockCmd+0x38>)
 8000c86:	6a1a      	ldr	r2, [r3, #32]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000c8e:	e006      	b.n	8000c9e <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c90:	4905      	ldr	r1, [pc, #20]	; (8000ca8 <RCC_APB2PeriphClockCmd+0x38>)
 8000c92:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <RCC_APB2PeriphClockCmd+0x38>)
 8000c94:	6a1a      	ldr	r2, [r3, #32]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	620b      	str	r3, [r1, #32]
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr
 8000ca8:	40023800 	.word	0x40023800

08000cac <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b087      	sub	sp, #28
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	095b      	lsrs	r3, r3, #5
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d103      	bne.n	8000cd8 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000cd0:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <RCC_GetFlagStatus+0x60>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	617b      	str	r3, [r7, #20]
 8000cd6:	e002      	b.n	8000cde <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <RCC_GetFlagStatus+0x60>)
 8000cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cdc:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 031f 	and.w	r3, r3, #31
 8000ce4:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000ce6:	697a      	ldr	r2, [r7, #20]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	fa22 f303 	lsr.w	r3, r2, r3
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d002      	beq.n	8000cfc <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	74fb      	strb	r3, [r7, #19]
 8000cfa:	e001      	b.n	8000d00 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000d00:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	371c      	adds	r7, #28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	40023800 	.word	0x40023800

08000d10 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000d24:	89fb      	ldrh	r3, [r7, #14]
 8000d26:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000d2a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	881a      	ldrh	r2, [r3, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	885b      	ldrh	r3, [r3, #2]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d44:	4313      	orrs	r3, r2
 8000d46:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d54:	4313      	orrs	r3, r2
 8000d56:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d64:	4313      	orrs	r3, r2
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	89fb      	ldrh	r3, [r7, #14]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	89fa      	ldrh	r2, [r7, #14]
 8000d72:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	8b9b      	ldrh	r3, [r3, #28]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	8a1a      	ldrh	r2, [r3, #16]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	821a      	strh	r2, [r3, #16]
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000da4:	78fb      	ldrb	r3, [r7, #3]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d008      	beq.n	8000dbc <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000dba:	e007      	b.n	8000dcc <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	801a      	strh	r2, [r3, #0]
  }
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000de4:	2300      	movs	r3, #0
 8000de6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	891b      	ldrh	r3, [r3, #8]
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	887b      	ldrh	r3, [r7, #2]
 8000df0:	4013      	ands	r3, r2
 8000df2:	b29b      	uxth	r3, r3
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d002      	beq.n	8000dfe <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	73fb      	strb	r3, [r7, #15]
 8000dfc:	e001      	b.n	8000e02 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bc80      	pop	{r7}
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	81bb      	strh	r3, [r7, #12]
 8000e24:	2300      	movs	r3, #0
 8000e26:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	8a1b      	ldrh	r3, [r3, #16]
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	887b      	ldrh	r3, [r7, #2]
 8000e30:	4013      	ands	r3, r2
 8000e32:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	899b      	ldrh	r3, [r3, #12]
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	887b      	ldrh	r3, [r7, #2]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000e40:	89bb      	ldrh	r3, [r7, #12]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d005      	beq.n	8000e52 <TIM_GetITStatus+0x42>
 8000e46:	897b      	ldrh	r3, [r7, #10]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d002      	beq.n	8000e52 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	73fb      	strb	r3, [r7, #15]
 8000e50:	e001      	b.n	8000e56 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000e52:	2300      	movs	r3, #0
 8000e54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000e70:	887b      	ldrh	r3, [r7, #2]
 8000e72:	43db      	mvns	r3, r3
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	821a      	strh	r2, [r3, #16]
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr

08000e84 <TIM7_IRQHandler>:
static uint16_t backlitModulo = 0;
static uint16_t shimmerModulo = 0;
static uint16_t shimmerDutyCycle = SHIMMER_DUTY_CYCLE;

void TIM7_IRQHandler(void)
{
 8000e84:	b598      	push	{r3, r4, r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM7, TIM_IT_Update) == SET)
 8000e88:	2101      	movs	r1, #1
 8000e8a:	4817      	ldr	r0, [pc, #92]	; (8000ee8 <TIM7_IRQHandler+0x64>)
 8000e8c:	f7ff ffc0 	bl	8000e10 <TIM_GetITStatus>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d126      	bne.n	8000ee4 <TIM7_IRQHandler+0x60>
	{
		backlitTimer++;
 8000e96:	4b15      	ldr	r3, [pc, #84]	; (8000eec <TIM7_IRQHandler+0x68>)
 8000e98:	cb18      	ldmia	r3, {r3, r4}
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	f144 0400 	adc.w	r4, r4, #0
 8000ea0:	4a12      	ldr	r2, [pc, #72]	; (8000eec <TIM7_IRQHandler+0x68>)
 8000ea2:	e882 0018 	stmia.w	r2, {r3, r4}

		shimmerModulo = backlitTimer % SHIMMER_PERIOD;
 8000ea6:	4b11      	ldr	r3, [pc, #68]	; (8000eec <TIM7_IRQHandler+0x68>)
 8000ea8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eac:	f242 7210 	movw	r2, #10000	; 0x2710
 8000eb0:	f04f 0300 	mov.w	r3, #0
 8000eb4:	f7ff f96a 	bl	800018c <__aeabi_uldivmod>
 8000eb8:	461c      	mov	r4, r3
 8000eba:	4613      	mov	r3, r2
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <TIM7_IRQHandler+0x6c>)
 8000ec0:	801a      	strh	r2, [r3, #0]

		if(shimmerDutyCycle < shimmerModulo)
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <TIM7_IRQHandler+0x70>)
 8000ec4:	881a      	ldrh	r2, [r3, #0]
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	; (8000ef0 <TIM7_IRQHandler+0x6c>)
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d203      	bcs.n	8000ed6 <TIM7_IRQHandler+0x52>
		{
			gShimmerFlag = 0;
 8000ece:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <TIM7_IRQHandler+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]
 8000ed4:	e002      	b.n	8000edc <TIM7_IRQHandler+0x58>
		}
		else
		{
			gShimmerFlag = 1;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <TIM7_IRQHandler+0x74>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]
				GPIOB->BSRRH = GPIO_Pin_0;
				GPIOA->BSRRH = GPIO_Pin_7;
			}
		}*/

		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8000edc:	2101      	movs	r1, #1
 8000ede:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <TIM7_IRQHandler+0x64>)
 8000ee0:	f7ff ffc0 	bl	8000e64 <TIM_ClearITPendingBit>
	}
}
 8000ee4:	bf00      	nop
 8000ee6:	bd98      	pop	{r3, r4, r7, pc}
 8000ee8:	40001400 	.word	0x40001400
 8000eec:	20000088 	.word	0x20000088
 8000ef0:	20000090 	.word	0x20000090
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	20000084 	.word	0x20000084

08000efc <initSPI2>:
#include "mcu.h"

//TODO rework to STM32L mcu's

void initSPI2(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000f02:	2101      	movs	r1, #1
 8000f04:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f08:	f7ff feb2 	bl	8000c70 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f7ff fe90 	bl	8000c34 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000f14:	2302      	movs	r3, #2
 8000f16:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	77fb      	strb	r3, [r7, #31]

	//PB3 - SPI2_SCK
	//PB4 - SPI2_MISO
	//PB5 - SPI2_MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5|GPIO_Pin_6|GPIO_Pin_7;
 8000f24:	23e0      	movs	r3, #224	; 0xe0
 8000f26:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000f28:	f107 0318 	add.w	r3, r7, #24
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4819      	ldr	r0, [pc, #100]	; (8000f94 <initSPI2+0x98>)
 8000f30:	f7ff fd76 	bl	8000a20 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 8000f34:	2205      	movs	r2, #5
 8000f36:	2105      	movs	r1, #5
 8000f38:	4816      	ldr	r0, [pc, #88]	; (8000f94 <initSPI2+0x98>)
 8000f3a:	f7ff fe23 	bl	8000b84 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 8000f3e:	2205      	movs	r2, #5
 8000f40:	2106      	movs	r1, #6
 8000f42:	4814      	ldr	r0, [pc, #80]	; (8000f94 <initSPI2+0x98>)
 8000f44:	f7ff fe1e 	bl	8000b84 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 8000f48:	2205      	movs	r2, #5
 8000f4a:	2107      	movs	r1, #7
 8000f4c:	4811      	ldr	r0, [pc, #68]	; (8000f94 <initSPI2+0x98>)
 8000f4e:	f7ff fe19 	bl	8000b84 <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000f52:	2300      	movs	r3, #0
 8000f54:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000f56:	2300      	movs	r3, #0
 8000f58:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000f62:	2300      	movs	r3, #0
 8000f64:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000f66:	2300      	movs	r3, #0
 8000f68:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000f6e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000f72:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000f74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f78:	81fb      	strh	r3, [r7, #14]

	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4806      	ldr	r0, [pc, #24]	; (8000f98 <initSPI2+0x9c>)
 8000f80:	f7ff fec6 	bl	8000d10 <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 8000f84:	2101      	movs	r1, #1
 8000f86:	4804      	ldr	r0, [pc, #16]	; (8000f98 <initSPI2+0x9c>)
 8000f88:	f7ff ff06 	bl	8000d98 <SPI_Cmd>
}
 8000f8c:	bf00      	nop
 8000f8e:	3720      	adds	r7, #32
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40013000 	.word	0x40013000

08000f9c <readWriteSPI2>:

unsigned char readWriteSPI2(unsigned char txData)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	unsigned char  rxData;

	SPI1->DR = txData;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <readWriteSPI2+0x44>)
 8000fa8:	79fa      	ldrb	r2, [r7, #7]
 8000faa:	b292      	uxth	r2, r2
 8000fac:	819a      	strh	r2, [r3, #12]
	// wait until TXE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 8000fae:	bf00      	nop
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	480b      	ldr	r0, [pc, #44]	; (8000fe0 <readWriteSPI2+0x44>)
 8000fb4:	f7ff ff10 	bl	8000dd8 <SPI_I2S_GetFlagStatus>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d1f8      	bne.n	8000fb0 <readWriteSPI2+0x14>
	// wait until RXNE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 8000fbe:	bf00      	nop
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <readWriteSPI2+0x44>)
 8000fc4:	f7ff ff08 	bl	8000dd8 <SPI_I2S_GetFlagStatus>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d1f8      	bne.n	8000fc0 <readWriteSPI2+0x24>
	// read the rx buff to clear the RXNE flag (garbage)
	rxData = SPI1->DR;
 8000fce:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <readWriteSPI2+0x44>)
 8000fd0:	899b      	ldrh	r3, [r3, #12]
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	73fb      	strb	r3, [r7, #15]

	return rxData;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40013000 	.word	0x40013000

08000fe4 <initCS_Pin>:

void initCS_Pin(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000fea:	2101      	movs	r1, #1
 8000fec:	2002      	movs	r0, #2
 8000fee:	f7ff fe21 	bl	8000c34 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001002:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001004:	2301      	movs	r3, #1
 8001006:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4803      	ldr	r0, [pc, #12]	; (800101c <initCS_Pin+0x38>)
 800100e:	f7ff fd07 	bl	8000a20 <GPIO_Init>
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40020400 	.word	0x40020400

08001020 <initCD_Pin>:

void initCD_Pin(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001026:	2101      	movs	r1, #1
 8001028:	2001      	movs	r0, #1
 800102a:	f7ff fe03 	bl	8000c34 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800102e:	2300      	movs	r3, #0
 8001030:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001032:	2303      	movs	r3, #3
 8001034:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 800103a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800103e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001040:	2301      	movs	r3, #1
 8001042:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001044:	463b      	mov	r3, r7
 8001046:	4619      	mov	r1, r3
 8001048:	4803      	ldr	r0, [pc, #12]	; (8001058 <initCD_Pin+0x38>)
 800104a:	f7ff fce9 	bl	8000a20 <GPIO_Init>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40020000 	.word	0x40020000

0800105c <cd_set>:

void cd_set(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_8;
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <cd_set+0x14>)
 8001062:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001066:	831a      	strh	r2, [r3, #24]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr
 8001070:	40020000 	.word	0x40020000

08001074 <cd_reset>:

void cd_reset(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_8;
 8001078:	4b03      	ldr	r3, [pc, #12]	; (8001088 <cd_reset+0x14>)
 800107a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107e:	835a      	strh	r2, [r3, #26]
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	40020000 	.word	0x40020000

0800108c <initRES_Pin>:

void initRES_Pin(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001092:	2101      	movs	r1, #1
 8001094:	2001      	movs	r0, #1
 8001096:	f7ff fdcd 	bl	8000c34 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800109a:	2300      	movs	r3, #0
 800109c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800109e:	2303      	movs	r3, #3
 80010a0:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80010a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010aa:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80010ac:	2301      	movs	r3, #1
 80010ae:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80010b0:	463b      	mov	r3, r7
 80010b2:	4619      	mov	r1, r3
 80010b4:	4803      	ldr	r0, [pc, #12]	; (80010c4 <initRES_Pin+0x38>)
 80010b6:	f7ff fcb3 	bl	8000a20 <GPIO_Init>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40020000 	.word	0x40020000

080010c8 <res_set>:

void res_set(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 80010cc:	4b03      	ldr	r3, [pc, #12]	; (80010dc <res_set+0x14>)
 80010ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010d2:	831a      	strh	r2, [r3, #24]
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	40020000 	.word	0x40020000

080010e0 <res_reset>:

void res_reset(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_9;
 80010e4:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <res_reset+0x14>)
 80010e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010ea:	835a      	strh	r2, [r3, #26]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	40020000 	.word	0x40020000

080010f8 <adc_init>:
 *      Author: Asus
 */
#include "adc.h"
//init adc prevodnika
void adc_init()
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	; 0x28
 80010fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	ADC_InitTypeDef ADC_InitStructure;
	/* Enable GPIO clock */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80010fe:	2101      	movs	r1, #1
 8001100:	2001      	movs	r0, #1
 8001102:	f7ff fd97 	bl	8000c34 <RCC_AHBPeriphClockCmd>
	/* Configure ADCx Channel 2 as analog input */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 ;
 8001106:	2301      	movs	r3, #1
 8001108:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 800110a:	2303      	movs	r3, #3
 800110c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8001110:	2300      	movs	r3, #0
 8001112:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	4619      	mov	r1, r3
 800111c:	482a      	ldr	r0, [pc, #168]	; (80011c8 <adc_init+0xd0>)
 800111e:	f7ff fc7f 	bl	8000a20 <GPIO_Init>
	/* Enable the HSI oscillator */
	RCC_HSICmd(ENABLE);
 8001122:	2001      	movs	r0, #1
 8001124:	f7ff fd76 	bl	8000c14 <RCC_HSICmd>
	/* Check that HSI oscillator is ready */
	while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8001128:	bf00      	nop
 800112a:	2021      	movs	r0, #33	; 0x21
 800112c:	f7ff fdbe 	bl	8000cac <RCC_GetFlagStatus>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0f9      	beq.n	800112a <adc_init+0x32>
	/* Enable ADC clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001136:	2101      	movs	r1, #1
 8001138:	f44f 7000 	mov.w	r0, #512	; 0x200
 800113c:	f7ff fd98 	bl	8000c70 <RCC_APB2PeriphClockCmd>
	/* Initialize ADC structure */
	ADC_StructInit(&ADC_InitStructure);
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff fa77 	bl	8000638 <ADC_StructInit>
	/* ADC1 configuration */
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800114e:	2301      	movs	r3, #1
 8001150:	737b      	strb	r3, [r7, #13]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_NbrOfConversion = 1;
 800115a:	2301      	movs	r3, #1
 800115c:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1, &ADC_InitStructure);
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	4619      	mov	r1, r3
 8001164:	4819      	ldr	r0, [pc, #100]	; (80011cc <adc_init+0xd4>)
 8001166:	f7ff fa13 	bl	8000590 <ADC_Init>
	/* ADCx regular channel8 configuration */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_384Cycles);
 800116a:	2307      	movs	r3, #7
 800116c:	2201      	movs	r2, #1
 800116e:	2100      	movs	r1, #0
 8001170:	4816      	ldr	r0, [pc, #88]	; (80011cc <adc_init+0xd4>)
 8001172:	f7ff fa9d 	bl	80006b0 <ADC_RegularChannelConfig>

	ADC_ITConfig(ADC1, ADC_IT_EOC,ENABLE);
 8001176:	2201      	movs	r2, #1
 8001178:	f240 2105 	movw	r1, #517	; 0x205
 800117c:	4813      	ldr	r0, [pc, #76]	; (80011cc <adc_init+0xd4>)
 800117e:	f7ff fc0d 	bl	800099c <ADC_ITConfig>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8001182:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001186:	f7ff f991 	bl	80004ac <NVIC_PriorityGroupConfig>
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_IRQn; //zoznam preruen njdete v sbore stm32l1xx.h
 800118a:	2312      	movs	r3, #18
 800118c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001196:	2301      	movs	r3, #1
 8001198:	71fb      	strb	r3, [r7, #7]

	NVIC_Init(&NVIC_InitStructure);
 800119a:	1d3b      	adds	r3, r7, #4
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f997 	bl	80004d0 <NVIC_Init>


	/* Enable the ADC */
	ADC_Cmd(ADC1, ENABLE);
 80011a2:	2101      	movs	r1, #1
 80011a4:	4809      	ldr	r0, [pc, #36]	; (80011cc <adc_init+0xd4>)
 80011a6:	f7ff fa67 	bl	8000678 <ADC_Cmd>
	/* Wait until the ADC1 is ready */
	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
 80011aa:	bf00      	nop
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	4807      	ldr	r0, [pc, #28]	; (80011cc <adc_init+0xd4>)
 80011b0:	f7ff fc1c 	bl	80009ec <ADC_GetFlagStatus>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0f8      	beq.n	80011ac <adc_init+0xb4>
	{
	}
	/* Start ADC Software Conversion */
	ADC_SoftwareStartConv(ADC1);
 80011ba:	4804      	ldr	r0, [pc, #16]	; (80011cc <adc_init+0xd4>)
 80011bc:	f7ff fbde 	bl	800097c <ADC_SoftwareStartConv>
}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	; 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40020000 	.word	0x40020000
 80011cc:	40012400 	.word	0x40012400

080011d0 <ADC1_IRQHandler>:

void ADC1_IRQHandler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
	if(ADC1->SR & (ADC_SR_EOC))
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <ADC1_IRQHandler+0x24>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d004      	beq.n	80011ea <ADC1_IRQHandler+0x1a>
	{
		adc_value = ADC1->DR;
 80011e0:	4b04      	ldr	r3, [pc, #16]	; (80011f4 <ADC1_IRQHandler+0x24>)
 80011e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <ADC1_IRQHandler+0x28>)
 80011e8:	801a      	strh	r2, [r3, #0]
	}
}
 80011ea:	bf00      	nop
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bc80      	pop	{r7}
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40012400 	.word	0x40012400
 80011f8:	200000a0 	.word	0x200000a0

080011fc <lcdReset>:

// Low-level LCD driving functions --------------------------------------------------------------------------

// Reset the LCD hardware
void lcdReset(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	// Reset pin is active low (0 = reset, 1 = ready)
	res_reset();
 8001200:	f7ff ff6e 	bl	80010e0 <res_reset>
	Delay(10000);
 8001204:	f242 7010 	movw	r0, #10000	; 0x2710
 8001208:	f000 fe5e 	bl	8001ec8 <Delay>

	res_set();
 800120c:	f7ff ff5c 	bl	80010c8 <res_set>
	Delay(10000);
 8001210:	f242 7010 	movw	r0, #10000	; 0x2710
 8001214:	f000 fe58 	bl	8001ec8 <Delay>
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}

0800121c <lcdWriteCommand>:

void lcdWriteCommand(uint8_t address)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
	cd_reset();
 8001226:	f7ff ff25 	bl	8001074 <cd_reset>

	readWriteSPI2(address);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff feb5 	bl	8000f9c <readWriteSPI2>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop

0800123c <lcdWriteParameter>:

void lcdWriteParameter(uint8_t parameter)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	71fb      	strb	r3, [r7, #7]
	cd_set();
 8001246:	f7ff ff09 	bl	800105c <cd_set>

	readWriteSPI2(parameter);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fea5 	bl	8000f9c <readWriteSPI2>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop

0800125c <lcdWriteData>:

void lcdWriteData(uint8_t dataByte1, uint8_t dataByte2)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	460a      	mov	r2, r1
 8001266:	71fb      	strb	r3, [r7, #7]
 8001268:	4613      	mov	r3, r2
 800126a:	71bb      	strb	r3, [r7, #6]
	cd_set();
 800126c:	f7ff fef6 	bl	800105c <cd_set>

	readWriteSPI2(dataByte1);
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fe92 	bl	8000f9c <readWriteSPI2>
	readWriteSPI2(dataByte2);
 8001278:	79bb      	ldrb	r3, [r7, #6]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff fe8e 	bl	8000f9c <readWriteSPI2>
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <lcdInitialise>:

// Initialise the display with the require screen orientation
void lcdInitialise(uint8_t orientation)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	// Set up the IO ports for communication with the LCD


	// Hardware reset the LCD
	lcdReset();
 8001292:	f7ff ffb3 	bl	80011fc <lcdReset>

    lcdWriteCommand(EXIT_SLEEP_MODE);
 8001296:	2011      	movs	r0, #17
 8001298:	f7ff ffc0 	bl	800121c <lcdWriteCommand>
    Delay(10000); // Wait for the screen to wake up
 800129c:	f242 7010 	movw	r0, #10000	; 0x2710
 80012a0:	f000 fe12 	bl	8001ec8 <Delay>

    lcdWriteCommand(SET_PIXEL_FORMAT);
 80012a4:	203a      	movs	r0, #58	; 0x3a
 80012a6:	f7ff ffb9 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x05); // 16 bits per pixel
 80012aa:	2005      	movs	r0, #5
 80012ac:	f7ff ffc6 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(SET_GAMMA_CURVE);
 80012b0:	2026      	movs	r0, #38	; 0x26
 80012b2:	f7ff ffb3 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x04); // Select gamma curve 3
 80012b6:	2004      	movs	r0, #4
 80012b8:	f7ff ffc0 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(GAM_R_SEL);
 80012bc:	20f2      	movs	r0, #242	; 0xf2
 80012be:	f7ff ffad 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x01); // Gamma adjustment enabled
 80012c2:	2001      	movs	r0, #1
 80012c4:	f7ff ffba 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(POSITIVE_GAMMA_CORRECT);
 80012c8:	20e0      	movs	r0, #224	; 0xe0
 80012ca:	f7ff ffa7 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x3f); // 1st Parameter
 80012ce:	203f      	movs	r0, #63	; 0x3f
 80012d0:	f7ff ffb4 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x25); // 2nd Parameter
 80012d4:	2025      	movs	r0, #37	; 0x25
 80012d6:	f7ff ffb1 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x1c); // 3rd Parameter
 80012da:	201c      	movs	r0, #28
 80012dc:	f7ff ffae 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x1e); // 4th Parameter
 80012e0:	201e      	movs	r0, #30
 80012e2:	f7ff ffab 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x20); // 5th Parameter
 80012e6:	2020      	movs	r0, #32
 80012e8:	f7ff ffa8 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x12); // 6th Parameter
 80012ec:	2012      	movs	r0, #18
 80012ee:	f7ff ffa5 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 7th Parameter
 80012f2:	202a      	movs	r0, #42	; 0x2a
 80012f4:	f7ff ffa2 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x90); // 8th Parameter
 80012f8:	2090      	movs	r0, #144	; 0x90
 80012fa:	f7ff ff9f 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x24); // 9th Parameter
 80012fe:	2024      	movs	r0, #36	; 0x24
 8001300:	f7ff ff9c 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x11); // 10th Parameter
 8001304:	2011      	movs	r0, #17
 8001306:	f7ff ff99 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // 11th Parameter
 800130a:	2000      	movs	r0, #0
 800130c:	f7ff ff96 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // 12th Parameter
 8001310:	2000      	movs	r0, #0
 8001312:	f7ff ff93 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // 13th Parameter
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff ff90 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // 14th Parameter
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff ff8d 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // 15th Parameter
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff ff8a 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(NEGATIVE_GAMMA_CORRECT);
 8001328:	20e1      	movs	r0, #225	; 0xe1
 800132a:	f7ff ff77 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x20); // 1st Parameter
 800132e:	2020      	movs	r0, #32
 8001330:	f7ff ff84 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x20); // 2nd Parameter
 8001334:	2020      	movs	r0, #32
 8001336:	f7ff ff81 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x20); // 3rd Parameter
 800133a:	2020      	movs	r0, #32
 800133c:	f7ff ff7e 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x20); // 4th Parameter
 8001340:	2020      	movs	r0, #32
 8001342:	f7ff ff7b 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x05); // 5th Parameter
 8001346:	2005      	movs	r0, #5
 8001348:	f7ff ff78 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // 6th Parameter
 800134c:	2000      	movs	r0, #0
 800134e:	f7ff ff75 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x15); // 7th Parameter
 8001352:	2015      	movs	r0, #21
 8001354:	f7ff ff72 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0xa7); // 8th Parameter
 8001358:	20a7      	movs	r0, #167	; 0xa7
 800135a:	f7ff ff6f 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x3d); // 9th Parameter
 800135e:	203d      	movs	r0, #61	; 0x3d
 8001360:	f7ff ff6c 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x18); // 10th Parameter
 8001364:	2018      	movs	r0, #24
 8001366:	f7ff ff69 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x25); // 11th Parameter
 800136a:	2025      	movs	r0, #37	; 0x25
 800136c:	f7ff ff66 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 12th Parameter
 8001370:	202a      	movs	r0, #42	; 0x2a
 8001372:	f7ff ff63 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 13th Parameter
 8001376:	202b      	movs	r0, #43	; 0x2b
 8001378:	f7ff ff60 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 14th Parameter
 800137c:	202b      	movs	r0, #43	; 0x2b
 800137e:	f7ff ff5d 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x3a); // 15th Parameter
 8001382:	203a      	movs	r0, #58	; 0x3a
 8001384:	f7ff ff5a 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(FRAME_RATE_CONTROL1);
 8001388:	20b1      	movs	r0, #177	; 0xb1
 800138a:	f7ff ff47 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x08); // DIVA = 8
 800138e:	2008      	movs	r0, #8
 8001390:	f7ff ff54 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x08); // VPA = 8
 8001394:	2008      	movs	r0, #8
 8001396:	f7ff ff51 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(DISPLAY_INVERSION);
 800139a:	20b4      	movs	r0, #180	; 0xb4
 800139c:	f7ff ff3e 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 80013a0:	2007      	movs	r0, #7
 80013a2:	f7ff ff4b 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL1);
 80013a6:	20c0      	movs	r0, #192	; 0xc0
 80013a8:	f7ff ff38 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x0a); // VRH = 10:  GVDD = 4.30
 80013ac:	200a      	movs	r0, #10
 80013ae:	f7ff ff45 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x02); // VC = 2: VCI1 = 2.65
 80013b2:	2002      	movs	r0, #2
 80013b4:	f7ff ff42 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL2);
 80013b8:	20c1      	movs	r0, #193	; 0xc1
 80013ba:	f7ff ff2f 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x02); // BT = 2: AVDD = 2xVCI1, VCL = -1xVCI1, VGH = 5xVCI1, VGL = -2xVCI1
 80013be:	2002      	movs	r0, #2
 80013c0:	f7ff ff3c 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(VCOM_CONTROL1);
 80013c4:	20c5      	movs	r0, #197	; 0xc5
 80013c6:	f7ff ff29 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x50); // VMH = 80: VCOMH voltage = 4.5
 80013ca:	2050      	movs	r0, #80	; 0x50
 80013cc:	f7ff ff36 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x5b); // VML = 91: VCOML voltage = -0.225
 80013d0:	205b      	movs	r0, #91	; 0x5b
 80013d2:	f7ff ff33 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(VCOM_OFFSET_CONTROL);
 80013d6:	20c7      	movs	r0, #199	; 0xc7
 80013d8:	f7ff ff20 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
 80013dc:	2040      	movs	r0, #64	; 0x40
 80013de:	f7ff ff2d 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(SET_COLUMN_ADDRESS);
 80013e2:	202a      	movs	r0, #42	; 0x2a
 80013e4:	f7ff ff1a 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x00); // XSH
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff ff27 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // XSL
 80013ee:	2000      	movs	r0, #0
 80013f0:	f7ff ff24 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00); // XEH
 80013f4:	2000      	movs	r0, #0
 80013f6:	f7ff ff21 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 80013fa:	207f      	movs	r0, #127	; 0x7f
 80013fc:	f7ff ff1e 	bl	800123c <lcdWriteParameter>

    lcdWriteCommand(SET_PAGE_ADDRESS);
 8001400:	202b      	movs	r0, #43	; 0x2b
 8001402:	f7ff ff0b 	bl	800121c <lcdWriteCommand>
    lcdWriteParameter(0x00);
 8001406:	2000      	movs	r0, #0
 8001408:	f7ff ff18 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00);
 800140c:	2000      	movs	r0, #0
 800140e:	f7ff ff15 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x00);
 8001412:	2000      	movs	r0, #0
 8001414:	f7ff ff12 	bl	800123c <lcdWriteParameter>
    lcdWriteParameter(0x7f); // 128 pixels y
 8001418:	207f      	movs	r0, #127	; 0x7f
 800141a:	f7ff ff0f 	bl	800123c <lcdWriteParameter>

	// Select display orientation
    lcdWriteCommand(SET_ADDRESS_MODE);
 800141e:	2036      	movs	r0, #54	; 0x36
 8001420:	f7ff fefc 	bl	800121c <lcdWriteCommand>
	lcdWriteParameter(orientation);
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff ff08 	bl	800123c <lcdWriteParameter>

	// Set the display to on
    lcdWriteCommand(SET_DISPLAY_ON);
 800142c:	2029      	movs	r0, #41	; 0x29
 800142e:	f7ff fef5 	bl	800121c <lcdWriteCommand>
    lcdWriteCommand(WRITE_MEMORY_START);
 8001432:	202c      	movs	r0, #44	; 0x2c
 8001434:	f7ff fef2 	bl	800121c <lcdWriteCommand>
}
 8001438:	bf00      	nop
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <lcdClearDisplay>:

// LCD graphics functions -----------------------------------------------------------------------------------

void lcdClearDisplay(uint16_t colour)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]
	uint16_t pixel;

	// Set the column address to 0-127
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 800144a:	202a      	movs	r0, #42	; 0x2a
 800144c:	f7ff fee6 	bl	800121c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8001450:	2000      	movs	r0, #0
 8001452:	f7ff fef3 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff fef0 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x00);
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff feed 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8001462:	207f      	movs	r0, #127	; 0x7f
 8001464:	f7ff feea 	bl	800123c <lcdWriteParameter>

	// Set the page address to 0-127
	lcdWriteCommand(SET_PAGE_ADDRESS);
 8001468:	202b      	movs	r0, #43	; 0x2b
 800146a:	f7ff fed7 	bl	800121c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 800146e:	2000      	movs	r0, #0
 8001470:	f7ff fee4 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff fee1 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x00);
 800147a:	2000      	movs	r0, #0
 800147c:	f7ff fede 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8001480:	207f      	movs	r0, #127	; 0x7f
 8001482:	f7ff fedb 	bl	800123c <lcdWriteParameter>

	// Plot the pixels
	lcdWriteCommand(WRITE_MEMORY_START);
 8001486:	202c      	movs	r0, #44	; 0x2c
 8001488:	f7ff fec8 	bl	800121c <lcdWriteCommand>
	for(pixel = 0; pixel < 16385; pixel++) lcdWriteData(colour >> 8, colour);
 800148c:	2300      	movs	r3, #0
 800148e:	81fb      	strh	r3, [r7, #14]
 8001490:	e00c      	b.n	80014ac <lcdClearDisplay+0x6c>
 8001492:	88fb      	ldrh	r3, [r7, #6]
 8001494:	0a1b      	lsrs	r3, r3, #8
 8001496:	b29b      	uxth	r3, r3
 8001498:	b2db      	uxtb	r3, r3
 800149a:	88fa      	ldrh	r2, [r7, #6]
 800149c:	b2d2      	uxtb	r2, r2
 800149e:	4611      	mov	r1, r2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff fedb 	bl	800125c <lcdWriteData>
 80014a6:	89fb      	ldrh	r3, [r7, #14]
 80014a8:	3301      	adds	r3, #1
 80014aa:	81fb      	strh	r3, [r7, #14]
 80014ac:	89fb      	ldrh	r3, [r7, #14]
 80014ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014b2:	d9ee      	bls.n	8001492 <lcdClearDisplay+0x52>
}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <lcdPutCh>:

// LCD text manipulation functions --------------------------------------------------------------------------
#define pgm_read_byte_near(address_short) (uint16_t)(address_short)
// Plot a character at the specified x, y co-ordinates (top left hand corner of character)
void lcdPutCh(unsigned char character, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 80014bc:	b590      	push	{r4, r7, lr}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4604      	mov	r4, r0
 80014c4:	4608      	mov	r0, r1
 80014c6:	4611      	mov	r1, r2
 80014c8:	461a      	mov	r2, r3
 80014ca:	4623      	mov	r3, r4
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	4603      	mov	r3, r0
 80014d0:	71bb      	strb	r3, [r7, #6]
 80014d2:	460b      	mov	r3, r1
 80014d4:	717b      	strb	r3, [r7, #5]
 80014d6:	4613      	mov	r3, r2
 80014d8:	807b      	strh	r3, [r7, #2]

	// To speed up plotting we define a x window of 6 pixels and then
	// write out one row at a time.  This means the LCD will correctly
	// update the memory pointer saving us a good few bytes

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 80014da:	202a      	movs	r0, #42	; 0x2a
 80014dc:	f7ff fe9e 	bl	800121c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80014e0:	2000      	movs	r0, #0
 80014e2:	f7ff feab 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(x);
 80014e6:	79bb      	ldrb	r3, [r7, #6]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fea7 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff fea4 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(x+5);
 80014f4:	79bb      	ldrb	r3, [r7, #6]
 80014f6:	3305      	adds	r3, #5
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fe9e 	bl	800123c <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 8001500:	202b      	movs	r0, #43	; 0x2b
 8001502:	f7ff fe8b 	bl	800121c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8001506:	2000      	movs	r0, #0
 8001508:	f7ff fe98 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(y);
 800150c:	797b      	ldrb	r3, [r7, #5]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fe94 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff fe91 	bl	800123c <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 800151a:	207f      	movs	r0, #127	; 0x7f
 800151c:	f7ff fe8e 	bl	800123c <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 8001520:	202c      	movs	r0, #44	; 0x2c
 8001522:	f7ff fe7b 	bl	800121c <lcdWriteCommand>

	// Plot the font data
	for (row = 0; row < 8; row++)
 8001526:	2300      	movs	r3, #0
 8001528:	73fb      	strb	r3, [r7, #15]
 800152a:	e032      	b.n	8001592 <lcdPutCh+0xd6>
	{
		for (column = 0; column < 6; column++)
 800152c:	2300      	movs	r3, #0
 800152e:	73bb      	strb	r3, [r7, #14]
 8001530:	e029      	b.n	8001586 <lcdPutCh+0xca>
		{
			if ((font5x8[character][column]) & (1 << row))
 8001532:	79fa      	ldrb	r2, [r7, #7]
 8001534:	7bb9      	ldrb	r1, [r7, #14]
 8001536:	481a      	ldr	r0, [pc, #104]	; (80015a0 <lcdPutCh+0xe4>)
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	4403      	add	r3, r0
 8001542:	440b      	add	r3, r1
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	fa42 f303 	asr.w	r3, r2, r3
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	2b00      	cmp	r3, #0
 8001554:	d00a      	beq.n	800156c <lcdPutCh+0xb0>
				lcdWriteData(fgColour>>8, fgColour);
 8001556:	887b      	ldrh	r3, [r7, #2]
 8001558:	0a1b      	lsrs	r3, r3, #8
 800155a:	b29b      	uxth	r3, r3
 800155c:	b2db      	uxtb	r3, r3
 800155e:	887a      	ldrh	r2, [r7, #2]
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	4611      	mov	r1, r2
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fe79 	bl	800125c <lcdWriteData>
 800156a:	e009      	b.n	8001580 <lcdPutCh+0xc4>
			else lcdWriteData(bgColour >> 8, bgColour);
 800156c:	8c3b      	ldrh	r3, [r7, #32]
 800156e:	0a1b      	lsrs	r3, r3, #8
 8001570:	b29b      	uxth	r3, r3
 8001572:	b2db      	uxtb	r3, r3
 8001574:	8c3a      	ldrh	r2, [r7, #32]
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	4611      	mov	r1, r2
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fe6e 	bl	800125c <lcdWriteData>
	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
	{
		for (column = 0; column < 6; column++)
 8001580:	7bbb      	ldrb	r3, [r7, #14]
 8001582:	3301      	adds	r3, #1
 8001584:	73bb      	strb	r3, [r7, #14]
 8001586:	7bbb      	ldrb	r3, [r7, #14]
 8001588:	2b05      	cmp	r3, #5
 800158a:	d9d2      	bls.n	8001532 <lcdPutCh+0x76>
	lcdWriteParameter(0x7f);

	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	3301      	adds	r3, #1
 8001590:	73fb      	strb	r3, [r7, #15]
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	2b07      	cmp	r3, #7
 8001596:	d9c9      	bls.n	800152c <lcdPutCh+0x70>
			if ((font5x8[character][column]) & (1 << row))
				lcdWriteData(fgColour>>8, fgColour);
			else lcdWriteData(bgColour >> 8, bgColour);
		}
	}
}
 8001598:	bf00      	nop
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	bd90      	pop	{r4, r7, pc}
 80015a0:	0800273c 	.word	0x0800273c

080015a4 <decodeRgbValue>:

// Translates a 3 byte RGB value into a 2 byte value for the LCD (values should be 0-31)
uint16_t decodeRgbValue(uint8_t r, uint8_t g, uint8_t b)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	71fb      	strb	r3, [r7, #7]
 80015ae:	460b      	mov	r3, r1
 80015b0:	71bb      	strb	r3, [r7, #6]
 80015b2:	4613      	mov	r3, r2
 80015b4:	717b      	strb	r3, [r7, #5]
	return (b << 11) | (g << 6) | (r);
 80015b6:	797b      	ldrb	r3, [r7, #5]
 80015b8:	02db      	lsls	r3, r3, #11
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	79bb      	ldrb	r3, [r7, #6]
 80015be:	019b      	lsls	r3, r3, #6
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	b21b      	sxth	r3, r3
 80015ca:	4313      	orrs	r3, r2
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	b29b      	uxth	r3, r3
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop

080015dc <get_adc_char>:
    int y;
    int isUsed;
}Snake;


char get_adc_char(){
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
	if (adc_value >1800 && adc_value < 2200){
 80015e0:	4b1a      	ldr	r3, [pc, #104]	; (800164c <get_adc_char+0x70>)
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80015e8:	d907      	bls.n	80015fa <get_adc_char+0x1e>
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <get_adc_char+0x70>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	f640 0297 	movw	r2, #2199	; 0x897
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d801      	bhi.n	80015fa <get_adc_char+0x1e>
		return 'w';
 80015f6:	2377      	movs	r3, #119	; 0x77
 80015f8:	e023      	b.n	8001642 <get_adc_char+0x66>
	}
	else if(adc_value >850 && adc_value < 1200){
 80015fa:	4b14      	ldr	r3, [pc, #80]	; (800164c <get_adc_char+0x70>)
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	f240 3252 	movw	r2, #850	; 0x352
 8001602:	4293      	cmp	r3, r2
 8001604:	d906      	bls.n	8001614 <get_adc_char+0x38>
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <get_adc_char+0x70>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800160e:	d201      	bcs.n	8001614 <get_adc_char+0x38>
		return 'd';
 8001610:	2364      	movs	r3, #100	; 0x64
 8001612:	e016      	b.n	8001642 <get_adc_char+0x66>
	}
	else if(adc_value >50 && adc_value < 400){
 8001614:	4b0d      	ldr	r3, [pc, #52]	; (800164c <get_adc_char+0x70>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	2b32      	cmp	r3, #50	; 0x32
 800161a:	d906      	bls.n	800162a <get_adc_char+0x4e>
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <get_adc_char+0x70>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001624:	d201      	bcs.n	800162a <get_adc_char+0x4e>
		return 'a';
 8001626:	2361      	movs	r3, #97	; 0x61
 8001628:	e00b      	b.n	8001642 <get_adc_char+0x66>
	}
	else if(adc_value >2400 && adc_value < 2800){
 800162a:	4b08      	ldr	r3, [pc, #32]	; (800164c <get_adc_char+0x70>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 8001632:	d906      	bls.n	8001642 <get_adc_char+0x66>
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <get_adc_char+0x70>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 800163c:	d201      	bcs.n	8001642 <get_adc_char+0x66>
		return 's';
 800163e:	2373      	movs	r3, #115	; 0x73
 8001640:	e7ff      	b.n	8001642 <get_adc_char+0x66>
	}
}
 8001642:	4618      	mov	r0, r3
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	200000a0 	.word	0x200000a0

08001650 <initWorld>:
void initWorld(char map[SIZE_OF_WORLD][SIZE_OF_WORLD]) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
Funkcia initWorld memsetne celu maticu na medzery, nasledne ju preiteruje a nastavi
okraje matice na X, teda spravime si ohradu
*/
    int row, col;

    memset(map, ' ',NUMBER_OF_ELEMENTS);
 8001658:	22a9      	movs	r2, #169	; 0xa9
 800165a:	2120      	movs	r1, #32
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f000 ff7d 	bl	800255c <memset>

    for (row=0; row < SIZE_OF_WORLD; row++) {
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	e02f      	b.n	80016c8 <initWorld+0x78>
        for(col = 0; col < SIZE_OF_WORLD; col++) {
 8001668:	2300      	movs	r3, #0
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	e026      	b.n	80016bc <initWorld+0x6c>
            if(col == 0 || col == SIZE_OF_WORLD-1) {
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <initWorld+0x2a>
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	2b0c      	cmp	r3, #12
 8001678:	d10b      	bne.n	8001692 <initWorld+0x42>
                map[row][col] = 'X';
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	4613      	mov	r3, r2
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	4413      	add	r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	4413      	add	r3, r2
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	441a      	add	r2, r3
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	4413      	add	r3, r2
 800168e:	2258      	movs	r2, #88	; 0x58
 8001690:	701a      	strb	r2, [r3, #0]
            }
            if(row == 0 || row == SIZE_OF_WORLD-1){
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d002      	beq.n	800169e <initWorld+0x4e>
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b0c      	cmp	r3, #12
 800169c:	d10b      	bne.n	80016b6 <initWorld+0x66>
                map[row][col] = 'X';
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4613      	mov	r3, r2
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	4413      	add	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	441a      	add	r2, r3
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	4413      	add	r3, r2
 80016b2:	2258      	movs	r2, #88	; 0x58
 80016b4:	701a      	strb	r2, [r3, #0]
    int row, col;

    memset(map, ' ',NUMBER_OF_ELEMENTS);

    for (row=0; row < SIZE_OF_WORLD; row++) {
        for(col = 0; col < SIZE_OF_WORLD; col++) {
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	3301      	adds	r3, #1
 80016ba:	60bb      	str	r3, [r7, #8]
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	2b0c      	cmp	r3, #12
 80016c0:	ddd5      	ble.n	800166e <initWorld+0x1e>
*/
    int row, col;

    memset(map, ' ',NUMBER_OF_ELEMENTS);

    for (row=0; row < SIZE_OF_WORLD; row++) {
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	3301      	adds	r3, #1
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2b0c      	cmp	r3, #12
 80016cc:	ddcc      	ble.n	8001668 <initWorld+0x18>
            if(row == 0 || row == SIZE_OF_WORLD-1){
                map[row][col] = 'X';
            }
        }
    }
}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop

080016d8 <printWorld>:

void printWorld(char map[SIZE_OF_WORLD][SIZE_OF_WORLD]) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af02      	add	r7, sp, #8
 80016de:	6078      	str	r0, [r7, #4]
Vyprinti aktualny stav matice
*/

    int row, col;

    for (row=0; row < SIZE_OF_WORLD; row++) {
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	e029      	b.n	800173a <printWorld+0x62>
        for(col = 0; col < SIZE_OF_WORLD; col++) {
 80016e6:	2300      	movs	r3, #0
 80016e8:	60bb      	str	r3, [r7, #8]
 80016ea:	e020      	b.n	800172e <printWorld+0x56>
             //printf("%c", map[row][col]);
        	lcdPutCh(map[row][col], col*DM, row*DM, 31, 0);
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	4613      	mov	r3, r2
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4413      	add	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	441a      	add	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	4413      	add	r3, r2
 8001700:	7818      	ldrb	r0, [r3, #0]
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	461a      	mov	r2, r3
 8001708:	0092      	lsls	r2, r2, #2
 800170a:	4413      	add	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	b2d9      	uxtb	r1, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	b2db      	uxtb	r3, r3
 8001714:	461a      	mov	r2, r3
 8001716:	0092      	lsls	r2, r2, #2
 8001718:	4413      	add	r3, r2
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	b2da      	uxtb	r2, r3
 800171e:	2300      	movs	r3, #0
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	231f      	movs	r3, #31
 8001724:	f7ff feca 	bl	80014bc <lcdPutCh>
*/

    int row, col;

    for (row=0; row < SIZE_OF_WORLD; row++) {
        for(col = 0; col < SIZE_OF_WORLD; col++) {
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	3301      	adds	r3, #1
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	2b0c      	cmp	r3, #12
 8001732:	dddb      	ble.n	80016ec <printWorld+0x14>
Vyprinti aktualny stav matice
*/

    int row, col;

    for (row=0; row < SIZE_OF_WORLD; row++) {
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	3301      	adds	r3, #1
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2b0c      	cmp	r3, #12
 800173e:	ddd2      	ble.n	80016e6 <printWorld+0xe>
        }

        //printf("\n");
    }

}
 8001740:	bf00      	nop
 8001742:	3710      	adds	r7, #16
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <spawnFood>:


void spawnFood(char map[SIZE_OF_WORLD][SIZE_OF_WORLD]) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
*/
    //srand(time(NULL));
    int x,y;

    do {
        x = rand() % SIZE_OF_WORLD;
 8001750:	f000 ff6a 	bl	8002628 <rand>
 8001754:	4602      	mov	r2, r0
 8001756:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <spawnFood+0x84>)
 8001758:	fb83 1302 	smull	r1, r3, r3, r2
 800175c:	1099      	asrs	r1, r3, #2
 800175e:	17d3      	asrs	r3, r2, #31
 8001760:	1ac9      	subs	r1, r1, r3
 8001762:	460b      	mov	r3, r1
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	440b      	add	r3, r1
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	440b      	add	r3, r1
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	60fb      	str	r3, [r7, #12]
        y = rand() % SIZE_OF_WORLD;
 8001770:	f000 ff5a 	bl	8002628 <rand>
 8001774:	4602      	mov	r2, r0
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <spawnFood+0x84>)
 8001778:	fb83 1302 	smull	r1, r3, r3, r2
 800177c:	1099      	asrs	r1, r3, #2
 800177e:	17d3      	asrs	r3, r2, #31
 8001780:	1ac9      	subs	r1, r1, r3
 8001782:	460b      	mov	r3, r1
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	440b      	add	r3, r1
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	440b      	add	r3, r1
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	60bb      	str	r3, [r7, #8]
    } while (map[x][y] != ' ');
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	4613      	mov	r3, r2
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	4413      	add	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	441a      	add	r2, r3
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	4413      	add	r3, r2
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b20      	cmp	r3, #32
 80017a8:	d1d2      	bne.n	8001750 <spawnFood+0x8>

    map[x][y] = 'H';
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	4613      	mov	r3, r2
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	441a      	add	r2, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	4413      	add	r3, r2
 80017be:	2248      	movs	r2, #72	; 0x48
 80017c0:	701a      	strb	r2, [r3, #0]
}
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	4ec4ec4f 	.word	0x4ec4ec4f

080017d0 <initSnake>:

void initSnake(char map[SIZE_OF_WORLD][SIZE_OF_WORLD], Snake snake[SIZE_OF_SNAKE]) {
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
Funkcia vytvori "hlavu" hada, vsetky ostatne struktury v poli nastavi na nula. Hlavu hada
umiestni do stredu mapy
*/
    int i;

    snake[0].isUsed = 1;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	2201      	movs	r2, #1
 80017de:	609a      	str	r2, [r3, #8]
    snake[0].x = (int)floor(SIZE_OF_WORLD/2);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	2206      	movs	r2, #6
 80017e4:	601a      	str	r2, [r3, #0]
    snake[0].y = (int)floor(SIZE_OF_WORLD/2);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2206      	movs	r2, #6
 80017ea:	605a      	str	r2, [r3, #4]
    for(i = 1; i < SIZE_OF_SNAKE; i++) {
 80017ec:	2301      	movs	r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	e00c      	b.n	800180c <initSnake+0x3c>
        snake[i].isUsed = 0;
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	461a      	mov	r2, r3
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	4413      	add	r3, r2
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
    int i;

    snake[0].isUsed = 1;
    snake[0].x = (int)floor(SIZE_OF_WORLD/2);
    snake[0].y = (int)floor(SIZE_OF_WORLD/2);
    for(i = 1; i < SIZE_OF_SNAKE; i++) {
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3301      	adds	r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b09      	cmp	r3, #9
 8001810:	ddef      	ble.n	80017f2 <initSnake+0x22>
        snake[i].isUsed = 0;
    }

    map[snake[0].x][snake[0].y] = 'O';
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	461a      	mov	r2, r3
 8001818:	4613      	mov	r3, r2
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	4413      	add	r3, r2
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	4413      	add	r3, r2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	441a      	add	r2, r3
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	214f      	movs	r1, #79	; 0x4f
 800182c:	54d1      	strb	r1, [r2, r3]
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <moveSnake>:

void moveSnake(char map[SIZE_OF_WORLD][SIZE_OF_WORLD], Snake snake[SIZE_OF_SNAKE]) {
 8001838:	b480      	push	{r7}
 800183a:	b0a3      	sub	sp, #140	; 0x8c
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
nastavim suradnice tej predchadzajucej,teda kazda cast sa "pohne" tam, kde bola predosla
*/
    int i;
    Snake oldSnake[SIZE_OF_SNAKE];

    for(i = 0; i < SIZE_OF_SNAKE; i++) {
 8001842:	2300      	movs	r3, #0
 8001844:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001848:	e01b      	b.n	8001882 <moveSnake+0x4a>
        oldSnake[i] = snake[i];
 800184a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800184e:	4613      	mov	r3, r2
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	4413      	add	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	461a      	mov	r2, r3
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	1899      	adds	r1, r3, r2
 800185c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001860:	4613      	mov	r3, r2
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4413      	add	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800186c:	4413      	add	r3, r2
 800186e:	3b7c      	subs	r3, #124	; 0x7c
 8001870:	460a      	mov	r2, r1
 8001872:	ca07      	ldmia	r2, {r0, r1, r2}
 8001874:	e883 0007 	stmia.w	r3, {r0, r1, r2}
nastavim suradnice tej predchadzajucej,teda kazda cast sa "pohne" tam, kde bola predosla
*/
    int i;
    Snake oldSnake[SIZE_OF_SNAKE];

    for(i = 0; i < SIZE_OF_SNAKE; i++) {
 8001878:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800187c:	3301      	adds	r3, #1
 800187e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001882:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001886:	2b09      	cmp	r3, #9
 8001888:	dddf      	ble.n	800184a <moveSnake+0x12>
        oldSnake[i] = snake[i];
    }

    for(i = 1; i < SIZE_OF_SNAKE; i++) {
 800188a:	2301      	movs	r3, #1
 800188c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001890:	e029      	b.n	80018e6 <moveSnake+0xae>
        if(snake[i].isUsed == 1) {
 8001892:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001896:	4613      	mov	r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	461a      	mov	r2, r3
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d118      	bne.n	80018dc <moveSnake+0xa4>
            snake[i] = oldSnake[i-1];
 80018aa:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80018ae:	4613      	mov	r3, r2
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4413      	add	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	461a      	mov	r2, r3
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	1899      	adds	r1, r3, r2
 80018bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018c0:	1e5a      	subs	r2, r3, #1
 80018c2:	4613      	mov	r3, r2
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	4413      	add	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80018ce:	4413      	add	r3, r2
 80018d0:	f1a3 027c 	sub.w	r2, r3, #124	; 0x7c
 80018d4:	460b      	mov	r3, r1
 80018d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80018d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    for(i = 0; i < SIZE_OF_SNAKE; i++) {
        oldSnake[i] = snake[i];
    }

    for(i = 1; i < SIZE_OF_SNAKE; i++) {
 80018dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018e0:	3301      	adds	r3, #1
 80018e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80018e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018ea:	2b09      	cmp	r3, #9
 80018ec:	ddd1      	ble.n	8001892 <moveSnake+0x5a>
        if(snake[i].isUsed == 1) {
            snake[i] = oldSnake[i-1];
        }
    }
}
 80018ee:	bf00      	nop
 80018f0:	378c      	adds	r7, #140	; 0x8c
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <growthSnake>:

void growthSnake(char map[SIZE_OF_WORLD][SIZE_OF_WORLD], Snake snake[SIZE_OF_SNAKE], int* score) {
 80018f8:	b480      	push	{r7}
 80018fa:	b0a5      	sub	sp, #148	; 0x94
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
Teda, akoby som pridal jednu gulicku dopredu, na poziciu jedla.
*/
    int i;
    Snake oldSnake[SIZE_OF_SNAKE];

    for(i = 0; i < SIZE_OF_SNAKE; i++) {
 8001904:	2300      	movs	r3, #0
 8001906:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800190a:	e01b      	b.n	8001944 <growthSnake+0x4c>
        oldSnake[i] = snake[i];
 800190c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	461a      	mov	r2, r3
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	1899      	adds	r1, r3, r2
 800191e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001922:	4613      	mov	r3, r2
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4413      	add	r3, r2
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	f107 0290 	add.w	r2, r7, #144	; 0x90
 800192e:	4413      	add	r3, r2
 8001930:	3b7c      	subs	r3, #124	; 0x7c
 8001932:	460a      	mov	r2, r1
 8001934:	ca07      	ldmia	r2, {r0, r1, r2}
 8001936:	e883 0007 	stmia.w	r3, {r0, r1, r2}
Teda, akoby som pridal jednu gulicku dopredu, na poziciu jedla.
*/
    int i;
    Snake oldSnake[SIZE_OF_SNAKE];

    for(i = 0; i < SIZE_OF_SNAKE; i++) {
 800193a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800193e:	3301      	adds	r3, #1
 8001940:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001944:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001948:	2b09      	cmp	r3, #9
 800194a:	dddf      	ble.n	800190c <growthSnake+0x14>
        oldSnake[i] = snake[i];
    }

    for(i = 1; i < *score + 1; i++) {
 800194c:	2301      	movs	r3, #1
 800194e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001952:	e01d      	b.n	8001990 <growthSnake+0x98>
            snake[i] = oldSnake[i-1];
 8001954:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001958:	4613      	mov	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	4413      	add	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	461a      	mov	r2, r3
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1899      	adds	r1, r3, r2
 8001966:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800196a:	1e5a      	subs	r2, r3, #1
 800196c:	4613      	mov	r3, r2
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4413      	add	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001978:	4413      	add	r3, r2
 800197a:	f1a3 027c 	sub.w	r2, r3, #124	; 0x7c
 800197e:	460b      	mov	r3, r1
 8001980:	ca07      	ldmia	r2, {r0, r1, r2}
 8001982:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    for(i = 0; i < SIZE_OF_SNAKE; i++) {
        oldSnake[i] = snake[i];
    }

    for(i = 1; i < *score + 1; i++) {
 8001986:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800198a:	3301      	adds	r3, #1
 800198c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800199a:	429a      	cmp	r2, r3
 800199c:	dcda      	bgt.n	8001954 <growthSnake+0x5c>
            snake[i] = oldSnake[i-1];
    }

}
 800199e:	bf00      	nop
 80019a0:	3794      	adds	r7, #148	; 0x94
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr

080019a8 <clearMapFromSnake>:

void clearMapFromSnake(char map[SIZE_OF_WORLD][SIZE_OF_WORLD]) {
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
Funkcia potrebna pri pohybe hada, najskor z matice hada odstranime, potom preratame,kam sa
ma had posunut a nasledne ho tam pridame. V tejto funkcii ho len odstranime
*/
    int row, col;

    for (row=0; row < SIZE_OF_WORLD; row++) {
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	e024      	b.n	8001a00 <clearMapFromSnake+0x58>
        for(col = 0; col < SIZE_OF_WORLD; col++) {
 80019b6:	2300      	movs	r3, #0
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	e01b      	b.n	80019f4 <clearMapFromSnake+0x4c>
            if(map[row][col] == 'O') {
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	4613      	mov	r3, r2
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	4413      	add	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4413      	add	r3, r2
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	441a      	add	r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	4413      	add	r3, r2
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b4f      	cmp	r3, #79	; 0x4f
 80019d4:	d10b      	bne.n	80019ee <clearMapFromSnake+0x46>
             map[row][col] = ' ';
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	4613      	mov	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	441a      	add	r2, r3
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	4413      	add	r3, r2
 80019ea:	2220      	movs	r2, #32
 80019ec:	701a      	strb	r2, [r3, #0]
ma had posunut a nasledne ho tam pridame. V tejto funkcii ho len odstranime
*/
    int row, col;

    for (row=0; row < SIZE_OF_WORLD; row++) {
        for(col = 0; col < SIZE_OF_WORLD; col++) {
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	3301      	adds	r3, #1
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	dde0      	ble.n	80019bc <clearMapFromSnake+0x14>
Funkcia potrebna pri pohybe hada, najskor z matice hada odstranime, potom preratame,kam sa
ma had posunut a nasledne ho tam pridame. V tejto funkcii ho len odstranime
*/
    int row, col;

    for (row=0; row < SIZE_OF_WORLD; row++) {
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3301      	adds	r3, #1
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b0c      	cmp	r3, #12
 8001a04:	ddd7      	ble.n	80019b6 <clearMapFromSnake+0xe>
            if(map[row][col] == 'O') {
             map[row][col] = ' ';
            }
        }
    }
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <addSnakeToMap>:

void addSnakeToMap(char map[SIZE_OF_WORLD][SIZE_OF_WORLD], Snake snake[SIZE_OF_SNAKE]) {
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
/*
Po vyratani novych suradnic pridame hada tam, kde ma byt
*/
    int i;

    for (i = 0; i < SIZE_OF_SNAKE; i++) {
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	e029      	b.n	8001a74 <addSnakeToMap+0x64>
        if(snake[i].isUsed == 1) {
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	4613      	mov	r3, r2
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	4413      	add	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	4413      	add	r3, r2
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d11b      	bne.n	8001a6e <addSnakeToMap+0x5e>
            map[snake[i].x][snake[i].y] = 'O';
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	4413      	add	r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	461a      	mov	r2, r3
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	4413      	add	r3, r2
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4413      	add	r3, r2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	4413      	add	r3, r2
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	18d1      	adds	r1, r2, r3
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	461a      	mov	r2, r3
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	224f      	movs	r2, #79	; 0x4f
 8001a6c:	54ca      	strb	r2, [r1, r3]
/*
Po vyratani novych suradnic pridame hada tam, kde ma byt
*/
    int i;

    for (i = 0; i < SIZE_OF_SNAKE; i++) {
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	3301      	adds	r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2b09      	cmp	r3, #9
 8001a78:	ddd2      	ble.n	8001a20 <addSnakeToMap+0x10>
        if(snake[i].isUsed == 1) {
            map[snake[i].x][snake[i].y] = 'O';
        }
    }
}
 8001a7a:	bf00      	nop
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <collision>:

int collision(char map[SIZE_OF_WORLD][SIZE_OF_WORLD], Snake snake[SIZE_OF_SNAKE],int x, int y, int* score) {
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
 8001a90:	603b      	str	r3, [r7, #0]
Funkcia deteguje koliziu. Podmienky su zoradene tak, ako predpokladame ich pravdepodobnostny vyskyt a teda
zjednodusujeme zlozistost. Funkcia vracia taku hodnotu,aka udalost nastala, teda 1 ak je mapa volna, 2 ak
sme nieco zjedli a -1 ak sme narazili. Je moznost doprogramovat narazenie sameho do seba, momentalne je to
vyriesene tak, ze do seba proste nemozem ist
*/
    if(map[x][y] == ' ') {
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	4413      	add	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	4413      	add	r3, r2
 8001a9e:	68fa      	ldr	r2, [r7, #12]
 8001aa0:	441a      	add	r2, r3
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b20      	cmp	r3, #32
 8001aaa:	d101      	bne.n	8001ab0 <collision+0x2c>
        return 1;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e01e      	b.n	8001aee <collision+0x6a>
    }
    if(map[x][y] == 'H') {
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	441a      	add	r2, r3
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b48      	cmp	r3, #72	; 0x48
 8001ac8:	d101      	bne.n	8001ace <collision+0x4a>
        return 2;
 8001aca:	2302      	movs	r3, #2
 8001acc:	e00f      	b.n	8001aee <collision+0x6a>
    }
    if(map[x][y] == 'X' ) {
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4413      	add	r3, r2
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	441a      	add	r2, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b58      	cmp	r3, #88	; 0x58
 8001ae6:	d102      	bne.n	8001aee <collision+0x6a>
        return -1;
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aec:	e7ff      	b.n	8001aee <collision+0x6a>
    TODO kolizia s hadom..
    if (map[x] == snake[score].x && map[y] == snake[score].y) {
        return -2;
    }
    */
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <move>:

int move(char direction, char map[SIZE_OF_WORLD][SIZE_OF_WORLD], Snake snake[SIZE_OF_SNAKE], int* score) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af02      	add	r7, sp, #8
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	4603      	mov	r3, r0
 8001b06:	73fb      	strb	r3, [r7, #15]
    int decision = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]

    switch(direction) {
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	3b61      	subs	r3, #97	; 0x61
 8001b10:	2b16      	cmp	r3, #22
 8001b12:	f200 8110 	bhi.w	8001d36 <move+0x23e>
 8001b16:	a201      	add	r2, pc, #4	; (adr r2, 8001b1c <move+0x24>)
 8001b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1c:	08001b79 	.word	0x08001b79
 8001b20:	08001d37 	.word	0x08001d37
 8001b24:	08001d37 	.word	0x08001d37
 8001b28:	08001be5 	.word	0x08001be5
 8001b2c:	08001d37 	.word	0x08001d37
 8001b30:	08001d37 	.word	0x08001d37
 8001b34:	08001d37 	.word	0x08001d37
 8001b38:	08001d37 	.word	0x08001d37
 8001b3c:	08001d37 	.word	0x08001d37
 8001b40:	08001d37 	.word	0x08001d37
 8001b44:	08001d37 	.word	0x08001d37
 8001b48:	08001d37 	.word	0x08001d37
 8001b4c:	08001d37 	.word	0x08001d37
 8001b50:	08001d37 	.word	0x08001d37
 8001b54:	08001d25 	.word	0x08001d25
 8001b58:	08001d37 	.word	0x08001d37
 8001b5c:	08001d37 	.word	0x08001d37
 8001b60:	08001d37 	.word	0x08001d37
 8001b64:	08001c51 	.word	0x08001c51
 8001b68:	08001d37 	.word	0x08001d37
 8001b6c:	08001d37 	.word	0x08001d37
 8001b70:	08001d37 	.word	0x08001d37
 8001b74:	08001cbb 	.word	0x08001cbb
        case 'a':    // key up
            decision = collision(map, snake, snake[0].x, snake[0].y - 1, score);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	1e59      	subs	r1, r3, #1
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	460b      	mov	r3, r1
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	68b8      	ldr	r0, [r7, #8]
 8001b8c:	f7ff ff7a 	bl	8001a84 <collision>
 8001b90:	6178      	str	r0, [r7, #20]
            if (decision < 0) {
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	da01      	bge.n	8001b9c <move+0xa4>
                return 1;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e0cd      	b.n	8001d38 <move+0x240>
            } else if (decision == 1) {
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d109      	bne.n	8001bb6 <move+0xbe>
                moveSnake(map,snake);
 8001ba2:	6879      	ldr	r1, [r7, #4]
 8001ba4:	68b8      	ldr	r0, [r7, #8]
 8001ba6:	f7ff fe47 	bl	8001838 <moveSnake>
                snake[0].y--;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	1e5a      	subs	r2, r3, #1
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	605a      	str	r2, [r3, #4]
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].y--;
                spawnFood(map);
            }
            break;
 8001bb4:	e0b8      	b.n	8001d28 <move+0x230>
            if (decision < 0) {
                return 1;
            } else if (decision == 1) {
                moveSnake(map,snake);
                snake[0].y--;
            } else if (decision == 2) {
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	f040 80b5 	bne.w	8001d28 <move+0x230>
                (*score)++;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	601a      	str	r2, [r3, #0]
                growthSnake(map, snake, score);
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	68b8      	ldr	r0, [r7, #8]
 8001bce:	f7ff fe93 	bl	80018f8 <growthSnake>
                snake[0].y--;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	1e5a      	subs	r2, r3, #1
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	605a      	str	r2, [r3, #4]
                spawnFood(map);
 8001bdc:	68b8      	ldr	r0, [r7, #8]
 8001bde:	f7ff fdb3 	bl	8001748 <spawnFood>
            }
            break;
 8001be2:	e0a1      	b.n	8001d28 <move+0x230>
        case 'd':    // key down
            decision = collision(map, snake, snake[0].x, snake[0].y + 1, score);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	1c59      	adds	r1, r3, #1
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	68b8      	ldr	r0, [r7, #8]
 8001bf8:	f7ff ff44 	bl	8001a84 <collision>
 8001bfc:	6178      	str	r0, [r7, #20]
            if (decision < 0) {
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da01      	bge.n	8001c08 <move+0x110>
                return 1;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e097      	b.n	8001d38 <move+0x240>
            } else if (decision == 1) {
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d109      	bne.n	8001c22 <move+0x12a>
                moveSnake(map,snake);
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	68b8      	ldr	r0, [r7, #8]
 8001c12:	f7ff fe11 	bl	8001838 <moveSnake>
                snake[0].y++;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	1c5a      	adds	r2, r3, #1
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	605a      	str	r2, [r3, #4]
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].y++;
                spawnFood(map);
            }
            break;
 8001c20:	e084      	b.n	8001d2c <move+0x234>
            if (decision < 0) {
                return 1;
            } else if (decision == 1) {
                moveSnake(map,snake);
                snake[0].y++;
            } else if (decision == 2){
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	f040 8081 	bne.w	8001d2c <move+0x234>
                (*score)++;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	601a      	str	r2, [r3, #0]
                growthSnake(map, snake, score);
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	68b8      	ldr	r0, [r7, #8]
 8001c3a:	f7ff fe5d 	bl	80018f8 <growthSnake>
                snake[0].y++;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	1c5a      	adds	r2, r3, #1
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	605a      	str	r2, [r3, #4]
                spawnFood(map);
 8001c48:	68b8      	ldr	r0, [r7, #8]
 8001c4a:	f7ff fd7d 	bl	8001748 <spawnFood>
            }
            break;
 8001c4e:	e06d      	b.n	8001d2c <move+0x234>
        case 's':    // key right
            decision = collision(map, snake, snake[0].x + 1, snake[0].y, score);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6859      	ldr	r1, [r3, #4]
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	68b8      	ldr	r0, [r7, #8]
 8001c64:	f7ff ff0e 	bl	8001a84 <collision>
 8001c68:	6178      	str	r0, [r7, #20]
            if (decision < 0) {
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	da01      	bge.n	8001c74 <move+0x17c>
                return 1;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e061      	b.n	8001d38 <move+0x240>
            } else if (decision == 1) {
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d109      	bne.n	8001c8e <move+0x196>
                moveSnake(map,snake);
 8001c7a:	6879      	ldr	r1, [r7, #4]
 8001c7c:	68b8      	ldr	r0, [r7, #8]
 8001c7e:	f7ff fddb 	bl	8001838 <moveSnake>
                snake[0].x++;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	1c5a      	adds	r2, r3, #1
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	601a      	str	r2, [r3, #0]
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].x++;
                spawnFood(map);
            }
            break;
 8001c8c:	e050      	b.n	8001d30 <move+0x238>
            if (decision < 0) {
                return 1;
            } else if (decision == 1) {
                moveSnake(map,snake);
                snake[0].x++;
            } else if (decision == 2){
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d14d      	bne.n	8001d30 <move+0x238>
                (*score)++;
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	601a      	str	r2, [r3, #0]
                growthSnake(map, snake, score);
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	68b8      	ldr	r0, [r7, #8]
 8001ca4:	f7ff fe28 	bl	80018f8 <growthSnake>
                snake[0].x++;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	601a      	str	r2, [r3, #0]
                spawnFood(map);
 8001cb2:	68b8      	ldr	r0, [r7, #8]
 8001cb4:	f7ff fd48 	bl	8001748 <spawnFood>
            }
            break;
 8001cb8:	e03a      	b.n	8001d30 <move+0x238>
        case 'w':    // key left
            decision = collision(map, snake, snake[0].x - 1, snake[0].y, score);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	1e5a      	subs	r2, r3, #1
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6859      	ldr	r1, [r3, #4]
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	68b8      	ldr	r0, [r7, #8]
 8001cce:	f7ff fed9 	bl	8001a84 <collision>
 8001cd2:	6178      	str	r0, [r7, #20]
            if (decision < 0) {
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	da01      	bge.n	8001cde <move+0x1e6>
                return 1;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e02c      	b.n	8001d38 <move+0x240>
            } else if (decision == 1) {
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d109      	bne.n	8001cf8 <move+0x200>
                moveSnake(map,snake);
 8001ce4:	6879      	ldr	r1, [r7, #4]
 8001ce6:	68b8      	ldr	r0, [r7, #8]
 8001ce8:	f7ff fda6 	bl	8001838 <moveSnake>
                snake[0].x--;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	601a      	str	r2, [r3, #0]
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].x--;
                spawnFood(map);
            }
            break;
 8001cf6:	e01d      	b.n	8001d34 <move+0x23c>
            if (decision < 0) {
                return 1;
            } else if (decision == 1) {
                moveSnake(map,snake);
                snake[0].x--;
            } else if (decision == 2){
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d11a      	bne.n	8001d34 <move+0x23c>
                (*score)++;
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	601a      	str	r2, [r3, #0]
                growthSnake(map, snake, score);
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	68b8      	ldr	r0, [r7, #8]
 8001d0e:	f7ff fdf3 	bl	80018f8 <growthSnake>
                snake[0].x--;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	1e5a      	subs	r2, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	601a      	str	r2, [r3, #0]
                spawnFood(map);
 8001d1c:	68b8      	ldr	r0, [r7, #8]
 8001d1e:	f7ff fd13 	bl	8001748 <spawnFood>
            }
            break;
 8001d22:	e007      	b.n	8001d34 <move+0x23c>
        case 'o':
            return 1;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e007      	b.n	8001d38 <move+0x240>
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].y--;
                spawnFood(map);
            }
            break;
 8001d28:	bf00      	nop
 8001d2a:	e004      	b.n	8001d36 <move+0x23e>
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].y++;
                spawnFood(map);
            }
            break;
 8001d2c:	bf00      	nop
 8001d2e:	e002      	b.n	8001d36 <move+0x23e>
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].x++;
                spawnFood(map);
            }
            break;
 8001d30:	bf00      	nop
 8001d32:	e000      	b.n	8001d36 <move+0x23e>
                (*score)++;
                growthSnake(map, snake, score);
                snake[0].x--;
                spawnFood(map);
            }
            break;
 8001d34:	bf00      	nop
        case 'o':
            return 1;
            break;
    }

    return 0;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <buttoninit>:


void buttoninit(){
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef struktura1;
	 RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8001d46:	2101      	movs	r1, #1
 8001d48:	2004      	movs	r0, #4
 8001d4a:	f7fe ff73 	bl	8000c34 <RCC_AHBPeriphClockCmd>
		     struktura1.GPIO_Mode = GPIO_Mode_IN ;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	713b      	strb	r3, [r7, #4]
		     struktura1.GPIO_OType = GPIO_OType_PP;
 8001d52:	2300      	movs	r3, #0
 8001d54:	71bb      	strb	r3, [r7, #6]
		     struktura1.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	71fb      	strb	r3, [r7, #7]
		     struktura1.GPIO_Pin = GPIO_Pin_13;
 8001d5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d5e:	603b      	str	r3, [r7, #0]
		     GPIO_Init(GPIOC, &struktura1);
 8001d60:	463b      	mov	r3, r7
 8001d62:	4619      	mov	r1, r3
 8001d64:	4803      	ldr	r0, [pc, #12]	; (8001d74 <buttoninit+0x34>)
 8001d66:	f7fe fe5b 	bl	8000a20 <GPIO_Init>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	40020800 	.word	0x40020800

08001d78 <main>:


int main(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b0ce      	sub	sp, #312	; 0x138
 8001d7c:	af00      	add	r7, sp, #0
  adc_init();
 8001d7e:	f7ff f9bb 	bl	80010f8 <adc_init>
  initSPI2();
 8001d82:	f7ff f8bb 	bl	8000efc <initSPI2>
  initCD_Pin();
 8001d86:	f7ff f94b 	bl	8001020 <initCD_Pin>
  initCS_Pin();
 8001d8a:	f7ff f92b 	bl	8000fe4 <initCS_Pin>
  initRES_Pin();
 8001d8e:	f7ff f97d 	bl	800108c <initRES_Pin>
  buttoninit();
 8001d92:	f7ff ffd5 	bl	8001d40 <buttoninit>

  lcdInitialise(LCD_ORIENTATION0);
 8001d96:	2000      	movs	r0, #0
 8001d98:	f7ff fa76 	bl	8001288 <lcdInitialise>
 /* lcdClearDisplay(decodeRgbValue(0, 0, 0));*/

  int button = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  int endFlag = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  int *score = (int*)malloc(sizeof(int));
 8001da8:	2004      	movs	r0, #4
 8001daa:	f000 fbcf 	bl	800254c <malloc>
 8001dae:	4603      	mov	r3, r0
 8001db0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  *score = 0;
 8001db4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
  int isFood = 1;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  char direction = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  char map[SIZE_OF_WORLD][SIZE_OF_WORLD];
  Snake snake[SIZE_OF_SNAKE];

  lcdClearDisplay(decodeRgbValue(0, 0, 0));
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2100      	movs	r1, #0
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7ff fbe9 	bl	80015a4 <decodeRgbValue>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff fb33 	bl	8001440 <lcdClearDisplay>
  initWorld(map);
 8001dda:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fc36 	bl	8001650 <initWorld>
  initSnake(map,snake);
 8001de4:	1d3a      	adds	r2, r7, #4
 8001de6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001dea:	4611      	mov	r1, r2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff fcef 	bl	80017d0 <initSnake>
  spawnFood(map);
 8001df2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fca6 	bl	8001748 <spawnFood>
  map[3][6] = 'H';
 8001dfc:	2348      	movs	r3, #72	; 0x48
 8001dfe:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9

  printWorld(map);
 8001e02:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff fc66 	bl	80016d8 <printWorld>




  do{
         if(!isFood) {
 8001e0c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d107      	bne.n	8001e24 <main+0xac>
             spawnFood(map);
 8001e14:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fc95 	bl	8001748 <spawnFood>
             isFood = 1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
         }


         direction = get_adc_char();
 8001e24:	f7ff fbda 	bl	80015dc <get_adc_char>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

         button = GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_13);
 8001e2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e32:	4822      	ldr	r0, [pc, #136]	; (8001ebc <main+0x144>)
 8001e34:	f7fe fe8a 	bl	8000b4c <GPIO_ReadInputDataBit>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

         /*if(!button)
        	 direction = 'w';*/


         endFlag = move(direction, map, snake, score);
 8001e3e:	1d3a      	adds	r2, r7, #4
 8001e40:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 8001e44:	f897 0127 	ldrb.w	r0, [r7, #295]	; 0x127
 8001e48:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001e4c:	f7ff fe54 	bl	8001af8 <move>
 8001e50:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c

         //system("@cls||clear");
         clearMapFromSnake(map);
 8001e54:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fda5 	bl	80019a8 <clearMapFromSnake>
         addSnakeToMap(map,snake);
 8001e5e:	1d3a      	adds	r2, r7, #4
 8001e60:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e64:	4611      	mov	r1, r2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fdd2 	bl	8001a10 <addSnakeToMap>
         printWorld(map);
 8001e6c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fc31 	bl	80016d8 <printWorld>

         //while ( getchar() != '\n' );
         //fflush(stdin);
         direction = 0;
 8001e76:	2300      	movs	r3, #0
 8001e78:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127


         if(*score == SIZE_OF_SNAKE -1) {
 8001e7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b09      	cmp	r3, #9
 8001e84:	d104      	bne.n	8001e90 <main+0x118>
             printf("VYHRAL SI!!!\n");
 8001e86:	480e      	ldr	r0, [pc, #56]	; (8001ec0 <main+0x148>)
 8001e88:	f000 fb0e 	bl	80024a8 <puts>
             return 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	e00f      	b.n	8001eb0 <main+0x138>
         }

  	     Delay(3000);
 8001e90:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001e94:	f000 f818 	bl	8001ec8 <Delay>

     }while(endFlag != 1);
 8001e98:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d1b5      	bne.n	8001e0c <main+0x94>

     printf("Koniec hry. Tvoje score je : %d\n", *score);
 8001ea0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4806      	ldr	r0, [pc, #24]	; (8001ec4 <main+0x14c>)
 8001eaa:	f000 fab3 	bl	8002414 <iprintf>
/*
  while (1){
	   Delay(3000);
  }
  */
  return 0;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	08002704 	.word	0x08002704
 8001ec4:	08002714 	.word	0x08002714

08001ec8 <Delay>:
				Write_Data(*(n+16*k+i));
				}
}

void Delay(uint16_t n)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	80fb      	strh	r3, [r7, #6]
	uint32_t nl = n*2;
 8001ed2:	88fb      	ldrh	r3, [r7, #6]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	60fb      	str	r3, [r7, #12]
	while(nl--);
 8001ed8:	bf00      	nop
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	1e5a      	subs	r2, r3, #1
 8001ede:	60fa      	str	r2, [r7, #12]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1fa      	bne.n	8001eda <Delay+0x12>


	return;
 8001ee4:	bf00      	nop
}
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop

08001ef0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ef0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f28 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ef4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001ef6:	e003      	b.n	8001f00 <LoopCopyDataInit>

08001ef8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8001efa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001efc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001efe:	3104      	adds	r1, #4

08001f00 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f00:	480b      	ldr	r0, [pc, #44]	; (8001f30 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8001f02:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001f04:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001f06:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001f08:	d3f6      	bcc.n	8001ef8 <CopyDataInit>
  ldr r2, =_sbss
 8001f0a:	4a0b      	ldr	r2, [pc, #44]	; (8001f38 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8001f0c:	e002      	b.n	8001f14 <LoopFillZerobss>

08001f0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001f10:	f842 3b04 	str.w	r3, [r2], #4

08001f14 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001f14:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001f16:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001f18:	d3f9      	bcc.n	8001f0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f1a:	f000 f841 	bl	8001fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f1e:	f000 faef 	bl	8002500 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f22:	f7ff ff29 	bl	8001d78 <main>
  bx lr
 8001f26:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f28:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001f2c:	08002d50 	.word	0x08002d50
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001f34:	20000068 	.word	0x20000068
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8001f38:	20000068 	.word	0x20000068
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001f3c:	200000a8 	.word	0x200000a8

08001f40 <AES_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f40:	e7fe      	b.n	8001f40 <AES_IRQHandler>
	...

08001f44 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001f54:	e7fe      	b.n	8001f54 <HardFault_Handler+0x4>
 8001f56:	bf00      	nop

08001f58 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001f5c:	e7fe      	b.n	8001f5c <MemManage_Handler+0x4>
 8001f5e:	bf00      	nop

08001f60 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001f64:	e7fe      	b.n	8001f64 <BusFault_Handler+0x4>
 8001f66:	bf00      	nop

08001f68 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001f6c:	e7fe      	b.n	8001f6c <UsageFault_Handler+0x4>
 8001f6e:	bf00      	nop

08001f70 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001fa4:	4a15      	ldr	r2, [pc, #84]	; (8001ffc <SystemInit+0x5c>)
 8001fa6:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <SystemInit+0x5c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fae:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001fb0:	4912      	ldr	r1, [pc, #72]	; (8001ffc <SystemInit+0x5c>)
 8001fb2:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <SystemInit+0x5c>)
 8001fb4:	689a      	ldr	r2, [r3, #8]
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <SystemInit+0x60>)
 8001fb8:	4013      	ands	r3, r2
 8001fba:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001fbc:	4a0f      	ldr	r2, [pc, #60]	; (8001ffc <SystemInit+0x5c>)
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <SystemInit+0x5c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001fc6:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001fca:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001fcc:	4a0b      	ldr	r2, [pc, #44]	; (8001ffc <SystemInit+0x5c>)
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <SystemInit+0x5c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fd6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001fd8:	4a08      	ldr	r2, [pc, #32]	; (8001ffc <SystemInit+0x5c>)
 8001fda:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <SystemInit+0x5c>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001fe2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <SystemInit+0x5c>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001fea:	f000 f80d 	bl	8002008 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <SystemInit+0x64>)
 8001ff0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ff4:	609a      	str	r2, [r3, #8]
#endif
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800
 8002000:	88ffc00c 	.word	0x88ffc00c
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	2300      	movs	r3, #0
 8002014:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002016:	4a41      	ldr	r2, [pc, #260]	; (800211c <SetSysClock+0x114>)
 8002018:	4b40      	ldr	r3, [pc, #256]	; (800211c <SetSysClock+0x114>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002020:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002022:	4b3e      	ldr	r3, [pc, #248]	; (800211c <SetSysClock+0x114>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3301      	adds	r3, #1
 8002030:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d103      	bne.n	8002040 <SetSysClock+0x38>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800203e:	d1f0      	bne.n	8002022 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002040:	4b36      	ldr	r3, [pc, #216]	; (800211c <SetSysClock+0x114>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d002      	beq.n	8002052 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800204c:	2301      	movs	r3, #1
 800204e:	603b      	str	r3, [r7, #0]
 8002050:	e001      	b.n	8002056 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002052:	2300      	movs	r3, #0
 8002054:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2b01      	cmp	r3, #1
 800205a:	d15a      	bne.n	8002112 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 800205c:	4a30      	ldr	r2, [pc, #192]	; (8002120 <SetSysClock+0x118>)
 800205e:	4b30      	ldr	r3, [pc, #192]	; (8002120 <SetSysClock+0x118>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f043 0304 	orr.w	r3, r3, #4
 8002066:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8002068:	4a2d      	ldr	r2, [pc, #180]	; (8002120 <SetSysClock+0x118>)
 800206a:	4b2d      	ldr	r3, [pc, #180]	; (8002120 <SetSysClock+0x118>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f043 0302 	orr.w	r3, r3, #2
 8002072:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8002074:	4a2a      	ldr	r2, [pc, #168]	; (8002120 <SetSysClock+0x118>)
 8002076:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <SetSysClock+0x118>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002080:	4a26      	ldr	r2, [pc, #152]	; (800211c <SetSysClock+0x114>)
 8002082:	4b26      	ldr	r3, [pc, #152]	; (800211c <SetSysClock+0x114>)
 8002084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800208a:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 800208c:	4b25      	ldr	r3, [pc, #148]	; (8002124 <SetSysClock+0x11c>)
 800208e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002092:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8002094:	bf00      	nop
 8002096:	4b23      	ldr	r3, [pc, #140]	; (8002124 <SetSysClock+0x11c>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f003 0310 	and.w	r3, r3, #16
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f9      	bne.n	8002096 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80020a2:	4a1e      	ldr	r2, [pc, #120]	; (800211c <SetSysClock+0x114>)
 80020a4:	4b1d      	ldr	r3, [pc, #116]	; (800211c <SetSysClock+0x114>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80020aa:	4a1c      	ldr	r2, [pc, #112]	; (800211c <SetSysClock+0x114>)
 80020ac:	4b1b      	ldr	r3, [pc, #108]	; (800211c <SetSysClock+0x114>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80020b2:	4a1a      	ldr	r2, [pc, #104]	; (800211c <SetSysClock+0x114>)
 80020b4:	4b19      	ldr	r3, [pc, #100]	; (800211c <SetSysClock+0x114>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 80020ba:	4a18      	ldr	r2, [pc, #96]	; (800211c <SetSysClock+0x114>)
 80020bc:	4b17      	ldr	r3, [pc, #92]	; (800211c <SetSysClock+0x114>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80020c4:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 80020c6:	4a15      	ldr	r2, [pc, #84]	; (800211c <SetSysClock+0x114>)
 80020c8:	4b14      	ldr	r3, [pc, #80]	; (800211c <SetSysClock+0x114>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 80020d0:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80020d2:	4a12      	ldr	r2, [pc, #72]	; (800211c <SetSysClock+0x114>)
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <SetSysClock+0x114>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020dc:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80020de:	bf00      	nop
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <SetSysClock+0x114>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f9      	beq.n	80020e0 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80020ec:	4a0b      	ldr	r2, [pc, #44]	; (800211c <SetSysClock+0x114>)
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <SetSysClock+0x114>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f023 0303 	bic.w	r3, r3, #3
 80020f6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80020f8:	4a08      	ldr	r2, [pc, #32]	; (800211c <SetSysClock+0x114>)
 80020fa:	4b08      	ldr	r3, [pc, #32]	; (800211c <SetSysClock+0x114>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f043 0303 	orr.w	r3, r3, #3
 8002102:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002104:	bf00      	nop
 8002106:	4b05      	ldr	r3, [pc, #20]	; (800211c <SetSysClock+0x114>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 030c 	and.w	r3, r3, #12
 800210e:	2b0c      	cmp	r3, #12
 8002110:	d1f9      	bne.n	8002106 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr
 800211c:	40023800 	.word	0x40023800
 8002120:	40023c00 	.word	0x40023c00
 8002124:	40007000 	.word	0x40007000

08002128 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8002128:	b480      	push	{r7}
 800212a:	b087      	sub	sp, #28
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
	int div = 1;
 8002134:	2301      	movs	r3, #1
 8002136:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002138:	e004      	b.n	8002144 <ts_itoa+0x1c>
		div *= base;
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	fb02 f303 	mul.w	r3, r2, r3
 8002142:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	fbb2 f2f3 	udiv	r2, r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	429a      	cmp	r2, r3
 8002150:	d2f3      	bcs.n	800213a <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 8002152:	e029      	b.n	80021a8 <ts_itoa+0x80>
	{
		int num = d/div;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	fbb2 f3f3 	udiv	r3, r2, r3
 800215c:	613b      	str	r3, [r7, #16]
		d = d%div;
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	fbb3 f1f2 	udiv	r1, r3, r2
 8002166:	fb02 f201 	mul.w	r2, r2, r1
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	60bb      	str	r3, [r7, #8]
		div /= base;
 800216e:	697a      	ldr	r2, [r7, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	fb92 f3f3 	sdiv	r3, r2, r3
 8002176:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	2b09      	cmp	r3, #9
 800217c:	dd0a      	ble.n	8002194 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	1c59      	adds	r1, r3, #1
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	6011      	str	r1, [r2, #0]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	3237      	adds	r2, #55	; 0x37
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	701a      	strb	r2, [r3, #0]
 8002192:	e009      	b.n	80021a8 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	1c59      	adds	r1, r3, #1
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	6011      	str	r1, [r2, #0]
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	3230      	adds	r2, #48	; 0x30
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1d2      	bne.n	8002154 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 80021ae:	bf00      	nop
 80021b0:	371c      	adds	r7, #28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	617b      	str	r3, [r7, #20]
	while(*fmt)
 80021c8:	e07d      	b.n	80022c6 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b25      	cmp	r3, #37	; 0x25
 80021d0:	d171      	bne.n	80022b6 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	3301      	adds	r3, #1
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b64      	cmp	r3, #100	; 0x64
 80021de:	d01e      	beq.n	800221e <ts_formatstring+0x66>
 80021e0:	2b64      	cmp	r3, #100	; 0x64
 80021e2:	dc06      	bgt.n	80021f2 <ts_formatstring+0x3a>
 80021e4:	2b58      	cmp	r3, #88	; 0x58
 80021e6:	d050      	beq.n	800228a <ts_formatstring+0xd2>
 80021e8:	2b63      	cmp	r3, #99	; 0x63
 80021ea:	d00e      	beq.n	800220a <ts_formatstring+0x52>
 80021ec:	2b25      	cmp	r3, #37	; 0x25
 80021ee:	d058      	beq.n	80022a2 <ts_formatstring+0xea>
 80021f0:	e05d      	b.n	80022ae <ts_formatstring+0xf6>
 80021f2:	2b73      	cmp	r3, #115	; 0x73
 80021f4:	d02b      	beq.n	800224e <ts_formatstring+0x96>
 80021f6:	2b73      	cmp	r3, #115	; 0x73
 80021f8:	dc02      	bgt.n	8002200 <ts_formatstring+0x48>
 80021fa:	2b69      	cmp	r3, #105	; 0x69
 80021fc:	d00f      	beq.n	800221e <ts_formatstring+0x66>
 80021fe:	e056      	b.n	80022ae <ts_formatstring+0xf6>
 8002200:	2b75      	cmp	r3, #117	; 0x75
 8002202:	d037      	beq.n	8002274 <ts_formatstring+0xbc>
 8002204:	2b78      	cmp	r3, #120	; 0x78
 8002206:	d040      	beq.n	800228a <ts_formatstring+0xd2>
 8002208:	e051      	b.n	80022ae <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	60fa      	str	r2, [r7, #12]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	1d11      	adds	r1, r2, #4
 8002214:	6079      	str	r1, [r7, #4]
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	701a      	strb	r2, [r3, #0]
				break;
 800221c:	e047      	b.n	80022ae <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	1d1a      	adds	r2, r3, #4
 8002222:	607a      	str	r2, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	2b00      	cmp	r3, #0
 800222c:	da07      	bge.n	800223e <ts_formatstring+0x86>
					{
						val *= -1;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	425b      	negs	r3, r3
 8002232:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1c5a      	adds	r2, r3, #1
 8002238:	60fa      	str	r2, [r7, #12]
 800223a:	222d      	movs	r2, #45	; 0x2d
 800223c:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800223e:	69f9      	ldr	r1, [r7, #28]
 8002240:	f107 030c 	add.w	r3, r7, #12
 8002244:	220a      	movs	r2, #10
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff ff6e 	bl	8002128 <ts_itoa>
				}
				break;
 800224c:	e02f      	b.n	80022ae <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	1d1a      	adds	r2, r3, #4
 8002252:	607a      	str	r2, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8002258:	e007      	b.n	800226a <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	1c5a      	adds	r2, r3, #1
 800225e:	60fa      	str	r2, [r7, #12]
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	1c51      	adds	r1, r2, #1
 8002264:	61b9      	str	r1, [r7, #24]
 8002266:	7812      	ldrb	r2, [r2, #0]
 8002268:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f3      	bne.n	800225a <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 8002272:	e01c      	b.n	80022ae <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	1d1a      	adds	r2, r3, #4
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	6819      	ldr	r1, [r3, #0]
 800227c:	f107 030c 	add.w	r3, r7, #12
 8002280:	220a      	movs	r2, #10
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff ff50 	bl	8002128 <ts_itoa>
				break;
 8002288:	e011      	b.n	80022ae <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	1d1a      	adds	r2, r3, #4
 800228e:	607a      	str	r2, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4619      	mov	r1, r3
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	2210      	movs	r2, #16
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff ff44 	bl	8002128 <ts_itoa>
				break;
 80022a0:	e005      	b.n	80022ae <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	60fa      	str	r2, [r7, #12]
 80022a8:	2225      	movs	r2, #37	; 0x25
 80022aa:	701a      	strb	r2, [r3, #0]
				  break;
 80022ac:	bf00      	nop
			}
			fmt++;
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	3301      	adds	r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	e007      	b.n	80022c6 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	1c5a      	adds	r2, r3, #1
 80022ba:	60fa      	str	r2, [r7, #12]
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	1c51      	adds	r1, r2, #1
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	7812      	ldrb	r2, [r2, #0]
 80022c4:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f47f af7d 	bne.w	80021ca <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	461a      	mov	r2, r3
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	1ad3      	subs	r3, r2, r3
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3720      	adds	r7, #32
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop

080022e8 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
	int length = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 80022f6:	e081      	b.n	80023fc <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b25      	cmp	r3, #37	; 0x25
 80022fe:	d177      	bne.n	80023f0 <ts_formatlength+0x108>
		{
			++fmt;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3301      	adds	r3, #1
 8002304:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	3b58      	subs	r3, #88	; 0x58
 800230c:	2b20      	cmp	r3, #32
 800230e:	d86a      	bhi.n	80023e6 <ts_formatlength+0xfe>
 8002310:	a201      	add	r2, pc, #4	; (adr r2, 8002318 <ts_formatlength+0x30>)
 8002312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002316:	bf00      	nop
 8002318:	080023d9 	.word	0x080023d9
 800231c:	080023e7 	.word	0x080023e7
 8002320:	080023e7 	.word	0x080023e7
 8002324:	080023e7 	.word	0x080023e7
 8002328:	080023e7 	.word	0x080023e7
 800232c:	080023e7 	.word	0x080023e7
 8002330:	080023e7 	.word	0x080023e7
 8002334:	080023e7 	.word	0x080023e7
 8002338:	080023e7 	.word	0x080023e7
 800233c:	080023e7 	.word	0x080023e7
 8002340:	080023e7 	.word	0x080023e7
 8002344:	0800239d 	.word	0x0800239d
 8002348:	080023ab 	.word	0x080023ab
 800234c:	080023e7 	.word	0x080023e7
 8002350:	080023e7 	.word	0x080023e7
 8002354:	080023e7 	.word	0x080023e7
 8002358:	080023e7 	.word	0x080023e7
 800235c:	080023ab 	.word	0x080023ab
 8002360:	080023e7 	.word	0x080023e7
 8002364:	080023e7 	.word	0x080023e7
 8002368:	080023e7 	.word	0x080023e7
 800236c:	080023e7 	.word	0x080023e7
 8002370:	080023e7 	.word	0x080023e7
 8002374:	080023e7 	.word	0x080023e7
 8002378:	080023e7 	.word	0x080023e7
 800237c:	080023e7 	.word	0x080023e7
 8002380:	080023e7 	.word	0x080023e7
 8002384:	080023b9 	.word	0x080023b9
 8002388:	080023e7 	.word	0x080023e7
 800238c:	080023ab 	.word	0x080023ab
 8002390:	080023e7 	.word	0x080023e7
 8002394:	080023e7 	.word	0x080023e7
 8002398:	080023d9 	.word	0x080023d9
			{
			  case 'c':
		  		  va_arg(va, int);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	3304      	adds	r3, #4
 80023a0:	603b      	str	r3, [r7, #0]
				  ++length;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	3301      	adds	r3, #1
 80023a6:	60fb      	str	r3, [r7, #12]
				  break;
 80023a8:	e025      	b.n	80023f6 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	330b      	adds	r3, #11
 80023ae:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	3304      	adds	r3, #4
 80023b4:	603b      	str	r3, [r7, #0]
				  break;
 80023b6:	e01e      	b.n	80023f6 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	1d1a      	adds	r2, r3, #4
 80023bc:	603a      	str	r2, [r7, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 80023c2:	e002      	b.n	80023ca <ts_formatlength+0xe2>
			  			  ++length;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	3301      	adds	r3, #1
 80023c8:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
				  break;
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
			  		  while (*str++)
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	60ba      	str	r2, [r7, #8]
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f6      	bne.n	80023c4 <ts_formatlength+0xdc>
			  			  ++length;
			  	  }
				  break;
 80023d6:	e00e      	b.n	80023f6 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	3308      	adds	r3, #8
 80023dc:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	3304      	adds	r3, #4
 80023e2:	603b      	str	r3, [r7, #0]
				  break;
 80023e4:	e007      	b.n	80023f6 <ts_formatlength+0x10e>
			  default:
				  ++length;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	3301      	adds	r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
				  break;
 80023ec:	bf00      	nop
 80023ee:	e002      	b.n	80023f6 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	3301      	adds	r3, #1
 80023f4:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3301      	adds	r3, #1
 80023fa:	607b      	str	r3, [r7, #4]
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
	int length = 0;
	while (*fmt)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	f47f af79 	bne.w	80022f8 <ts_formatlength+0x10>
		{
			++length;
		}
		++fmt;
	}
	return length;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop

08002414 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8002414:	b40f      	push	{r0, r1, r2, r3}
 8002416:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
	int length = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8002422:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002426:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8002428:	6839      	ldr	r1, [r7, #0]
 800242a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800242c:	f7ff ff5c 	bl	80022e8 <ts_formatlength>
 8002430:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8002432:	466b      	mov	r3, sp
 8002434:	461e      	mov	r6, r3
		char buf[length];
 8002436:	68f9      	ldr	r1, [r7, #12]
 8002438:	1e4b      	subs	r3, r1, #1
 800243a:	60bb      	str	r3, [r7, #8]
 800243c:	460b      	mov	r3, r1
 800243e:	461a      	mov	r2, r3
 8002440:	f04f 0300 	mov.w	r3, #0
 8002444:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8002448:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800244c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8002450:	460b      	mov	r3, r1
 8002452:	461a      	mov	r2, r3
 8002454:	f04f 0300 	mov.w	r3, #0
 8002458:	00dd      	lsls	r5, r3, #3
 800245a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800245e:	00d4      	lsls	r4, r2, #3
 8002460:	460b      	mov	r3, r1
 8002462:	3307      	adds	r3, #7
 8002464:	08db      	lsrs	r3, r3, #3
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	ebad 0d03 	sub.w	sp, sp, r3
 800246c:	466b      	mov	r3, sp
 800246e:	3300      	adds	r3, #0
 8002470:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8002472:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002476:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fe9a 	bl	80021b8 <ts_formatstring>
 8002484:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	4619      	mov	r1, r3
 800248c:	2001      	movs	r0, #1
 800248e:	f000 f925 	bl	80026dc <_write>
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8002496:	68fb      	ldr	r3, [r7, #12]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024a2:	b004      	add	sp, #16
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop

080024a8 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7fd fe63 	bl	800017c <strlen>
 80024b6:	4603      	mov	r3, r0
 80024b8:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	6879      	ldr	r1, [r7, #4]
 80024c2:	2001      	movs	r0, #1
 80024c4:	f000 f90a 	bl	80026dc <_write>
 80024c8:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 80024ca:	2201      	movs	r2, #1
 80024cc:	490b      	ldr	r1, [pc, #44]	; (80024fc <puts+0x54>)
 80024ce:	2001      	movs	r0, #1
 80024d0:	f000 f904 	bl	80026dc <_write>
 80024d4:	4602      	mov	r2, r0
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	4413      	add	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d102      	bne.n	80024ec <puts+0x44>
	{
		res = 0;
 80024e6:	2300      	movs	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	e002      	b.n	80024f2 <puts+0x4a>
	}
	else
	{
		res = EOF;
 80024ec:	f04f 33ff 	mov.w	r3, #4294967295
 80024f0:	617b      	str	r3, [r7, #20]
	}

	return res;
 80024f2:	697b      	ldr	r3, [r7, #20]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	08002738 	.word	0x08002738

08002500 <__libc_init_array>:
 8002500:	4b0e      	ldr	r3, [pc, #56]	; (800253c <__libc_init_array+0x3c>)
 8002502:	b570      	push	{r4, r5, r6, lr}
 8002504:	461e      	mov	r6, r3
 8002506:	4c0e      	ldr	r4, [pc, #56]	; (8002540 <__libc_init_array+0x40>)
 8002508:	2500      	movs	r5, #0
 800250a:	1ae4      	subs	r4, r4, r3
 800250c:	10a4      	asrs	r4, r4, #2
 800250e:	42a5      	cmp	r5, r4
 8002510:	d004      	beq.n	800251c <__libc_init_array+0x1c>
 8002512:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002516:	4798      	blx	r3
 8002518:	3501      	adds	r5, #1
 800251a:	e7f8      	b.n	800250e <__libc_init_array+0xe>
 800251c:	f000 f8e6 	bl	80026ec <_init>
 8002520:	4b08      	ldr	r3, [pc, #32]	; (8002544 <__libc_init_array+0x44>)
 8002522:	4c09      	ldr	r4, [pc, #36]	; (8002548 <__libc_init_array+0x48>)
 8002524:	461e      	mov	r6, r3
 8002526:	1ae4      	subs	r4, r4, r3
 8002528:	10a4      	asrs	r4, r4, #2
 800252a:	2500      	movs	r5, #0
 800252c:	42a5      	cmp	r5, r4
 800252e:	d004      	beq.n	800253a <__libc_init_array+0x3a>
 8002530:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002534:	4798      	blx	r3
 8002536:	3501      	adds	r5, #1
 8002538:	e7f8      	b.n	800252c <__libc_init_array+0x2c>
 800253a:	bd70      	pop	{r4, r5, r6, pc}
 800253c:	08002d48 	.word	0x08002d48
 8002540:	08002d48 	.word	0x08002d48
 8002544:	08002d48 	.word	0x08002d48
 8002548:	08002d4c 	.word	0x08002d4c

0800254c <malloc>:
 800254c:	4b02      	ldr	r3, [pc, #8]	; (8002558 <malloc+0xc>)
 800254e:	4601      	mov	r1, r0
 8002550:	6818      	ldr	r0, [r3, #0]
 8002552:	f000 b80b 	b.w	800256c <_malloc_r>
 8002556:	bf00      	nop
 8002558:	20000064 	.word	0x20000064

0800255c <memset>:
 800255c:	4603      	mov	r3, r0
 800255e:	4402      	add	r2, r0
 8002560:	4293      	cmp	r3, r2
 8002562:	d002      	beq.n	800256a <memset+0xe>
 8002564:	f803 1b01 	strb.w	r1, [r3], #1
 8002568:	e7fa      	b.n	8002560 <memset+0x4>
 800256a:	4770      	bx	lr

0800256c <_malloc_r>:
 800256c:	b570      	push	{r4, r5, r6, lr}
 800256e:	1ccd      	adds	r5, r1, #3
 8002570:	f025 0503 	bic.w	r5, r5, #3
 8002574:	3508      	adds	r5, #8
 8002576:	2d0c      	cmp	r5, #12
 8002578:	bf38      	it	cc
 800257a:	250c      	movcc	r5, #12
 800257c:	2d00      	cmp	r5, #0
 800257e:	4606      	mov	r6, r0
 8002580:	db01      	blt.n	8002586 <_malloc_r+0x1a>
 8002582:	42a9      	cmp	r1, r5
 8002584:	d902      	bls.n	800258c <_malloc_r+0x20>
 8002586:	230c      	movs	r3, #12
 8002588:	6033      	str	r3, [r6, #0]
 800258a:	e046      	b.n	800261a <_malloc_r+0xae>
 800258c:	f000 f896 	bl	80026bc <__malloc_lock>
 8002590:	4b23      	ldr	r3, [pc, #140]	; (8002620 <_malloc_r+0xb4>)
 8002592:	681c      	ldr	r4, [r3, #0]
 8002594:	461a      	mov	r2, r3
 8002596:	4621      	mov	r1, r4
 8002598:	b1a1      	cbz	r1, 80025c4 <_malloc_r+0x58>
 800259a:	680b      	ldr	r3, [r1, #0]
 800259c:	1b5b      	subs	r3, r3, r5
 800259e:	d40e      	bmi.n	80025be <_malloc_r+0x52>
 80025a0:	2b0b      	cmp	r3, #11
 80025a2:	d903      	bls.n	80025ac <_malloc_r+0x40>
 80025a4:	600b      	str	r3, [r1, #0]
 80025a6:	18cc      	adds	r4, r1, r3
 80025a8:	50cd      	str	r5, [r1, r3]
 80025aa:	e01e      	b.n	80025ea <_malloc_r+0x7e>
 80025ac:	428c      	cmp	r4, r1
 80025ae:	bf0b      	itete	eq
 80025b0:	6863      	ldreq	r3, [r4, #4]
 80025b2:	684b      	ldrne	r3, [r1, #4]
 80025b4:	6013      	streq	r3, [r2, #0]
 80025b6:	6063      	strne	r3, [r4, #4]
 80025b8:	bf18      	it	ne
 80025ba:	460c      	movne	r4, r1
 80025bc:	e015      	b.n	80025ea <_malloc_r+0x7e>
 80025be:	460c      	mov	r4, r1
 80025c0:	6849      	ldr	r1, [r1, #4]
 80025c2:	e7e9      	b.n	8002598 <_malloc_r+0x2c>
 80025c4:	4c17      	ldr	r4, [pc, #92]	; (8002624 <_malloc_r+0xb8>)
 80025c6:	6823      	ldr	r3, [r4, #0]
 80025c8:	b91b      	cbnz	r3, 80025d2 <_malloc_r+0x66>
 80025ca:	4630      	mov	r0, r6
 80025cc:	f000 f866 	bl	800269c <_sbrk_r>
 80025d0:	6020      	str	r0, [r4, #0]
 80025d2:	4629      	mov	r1, r5
 80025d4:	4630      	mov	r0, r6
 80025d6:	f000 f861 	bl	800269c <_sbrk_r>
 80025da:	1c43      	adds	r3, r0, #1
 80025dc:	d018      	beq.n	8002610 <_malloc_r+0xa4>
 80025de:	1cc4      	adds	r4, r0, #3
 80025e0:	f024 0403 	bic.w	r4, r4, #3
 80025e4:	42a0      	cmp	r0, r4
 80025e6:	d10d      	bne.n	8002604 <_malloc_r+0x98>
 80025e8:	6025      	str	r5, [r4, #0]
 80025ea:	4630      	mov	r0, r6
 80025ec:	f000 f867 	bl	80026be <__malloc_unlock>
 80025f0:	f104 000b 	add.w	r0, r4, #11
 80025f4:	1d23      	adds	r3, r4, #4
 80025f6:	f020 0007 	bic.w	r0, r0, #7
 80025fa:	1ac3      	subs	r3, r0, r3
 80025fc:	d00e      	beq.n	800261c <_malloc_r+0xb0>
 80025fe:	425a      	negs	r2, r3
 8002600:	50e2      	str	r2, [r4, r3]
 8002602:	bd70      	pop	{r4, r5, r6, pc}
 8002604:	1a21      	subs	r1, r4, r0
 8002606:	4630      	mov	r0, r6
 8002608:	f000 f848 	bl	800269c <_sbrk_r>
 800260c:	3001      	adds	r0, #1
 800260e:	d1eb      	bne.n	80025e8 <_malloc_r+0x7c>
 8002610:	230c      	movs	r3, #12
 8002612:	6033      	str	r3, [r6, #0]
 8002614:	4630      	mov	r0, r6
 8002616:	f000 f852 	bl	80026be <__malloc_unlock>
 800261a:	2000      	movs	r0, #0
 800261c:	bd70      	pop	{r4, r5, r6, pc}
 800261e:	bf00      	nop
 8002620:	20000098 	.word	0x20000098
 8002624:	20000094 	.word	0x20000094

08002628 <rand>:
 8002628:	4b19      	ldr	r3, [pc, #100]	; (8002690 <rand+0x68>)
 800262a:	b510      	push	{r4, lr}
 800262c:	681c      	ldr	r4, [r3, #0]
 800262e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002630:	b9d3      	cbnz	r3, 8002668 <rand+0x40>
 8002632:	2018      	movs	r0, #24
 8002634:	f7ff ff8a 	bl	800254c <malloc>
 8002638:	f243 330e 	movw	r3, #13070	; 0x330e
 800263c:	63a0      	str	r0, [r4, #56]	; 0x38
 800263e:	8003      	strh	r3, [r0, #0]
 8002640:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8002644:	8043      	strh	r3, [r0, #2]
 8002646:	f241 2334 	movw	r3, #4660	; 0x1234
 800264a:	8083      	strh	r3, [r0, #4]
 800264c:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8002650:	80c3      	strh	r3, [r0, #6]
 8002652:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8002656:	8103      	strh	r3, [r0, #8]
 8002658:	2305      	movs	r3, #5
 800265a:	8143      	strh	r3, [r0, #10]
 800265c:	230b      	movs	r3, #11
 800265e:	8183      	strh	r3, [r0, #12]
 8002660:	2201      	movs	r2, #1
 8002662:	2300      	movs	r3, #0
 8002664:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002668:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800266a:	4c0a      	ldr	r4, [pc, #40]	; (8002694 <rand+0x6c>)
 800266c:	690b      	ldr	r3, [r1, #16]
 800266e:	6948      	ldr	r0, [r1, #20]
 8002670:	435c      	muls	r4, r3
 8002672:	4a09      	ldr	r2, [pc, #36]	; (8002698 <rand+0x70>)
 8002674:	fb02 4000 	mla	r0, r2, r0, r4
 8002678:	fba3 2302 	umull	r2, r3, r3, r2
 800267c:	3201      	adds	r2, #1
 800267e:	4403      	add	r3, r0
 8002680:	f143 0300 	adc.w	r3, r3, #0
 8002684:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002688:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800268c:	bd10      	pop	{r4, pc}
 800268e:	bf00      	nop
 8002690:	20000064 	.word	0x20000064
 8002694:	5851f42d 	.word	0x5851f42d
 8002698:	4c957f2d 	.word	0x4c957f2d

0800269c <_sbrk_r>:
 800269c:	b538      	push	{r3, r4, r5, lr}
 800269e:	4c06      	ldr	r4, [pc, #24]	; (80026b8 <_sbrk_r+0x1c>)
 80026a0:	2300      	movs	r3, #0
 80026a2:	4605      	mov	r5, r0
 80026a4:	4608      	mov	r0, r1
 80026a6:	6023      	str	r3, [r4, #0]
 80026a8:	f000 f80a 	bl	80026c0 <_sbrk>
 80026ac:	1c43      	adds	r3, r0, #1
 80026ae:	d102      	bne.n	80026b6 <_sbrk_r+0x1a>
 80026b0:	6823      	ldr	r3, [r4, #0]
 80026b2:	b103      	cbz	r3, 80026b6 <_sbrk_r+0x1a>
 80026b4:	602b      	str	r3, [r5, #0]
 80026b6:	bd38      	pop	{r3, r4, r5, pc}
 80026b8:	200000a4 	.word	0x200000a4

080026bc <__malloc_lock>:
 80026bc:	4770      	bx	lr

080026be <__malloc_unlock>:
 80026be:	4770      	bx	lr

080026c0 <_sbrk>:
 80026c0:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <_sbrk+0x14>)
 80026c2:	4602      	mov	r2, r0
 80026c4:	6819      	ldr	r1, [r3, #0]
 80026c6:	b909      	cbnz	r1, 80026cc <_sbrk+0xc>
 80026c8:	4903      	ldr	r1, [pc, #12]	; (80026d8 <_sbrk+0x18>)
 80026ca:	6019      	str	r1, [r3, #0]
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	4402      	add	r2, r0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	4770      	bx	lr
 80026d4:	2000009c 	.word	0x2000009c
 80026d8:	200000a8 	.word	0x200000a8

080026dc <_write>:
 80026dc:	4b02      	ldr	r3, [pc, #8]	; (80026e8 <_write+0xc>)
 80026de:	2258      	movs	r2, #88	; 0x58
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	f04f 30ff 	mov.w	r0, #4294967295
 80026e6:	4770      	bx	lr
 80026e8:	200000a4 	.word	0x200000a4

080026ec <_init>:
 80026ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ee:	bf00      	nop
 80026f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f2:	bc08      	pop	{r3}
 80026f4:	469e      	mov	lr, r3
 80026f6:	4770      	bx	lr

080026f8 <_fini>:
 80026f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026fa:	bf00      	nop
 80026fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026fe:	bc08      	pop	{r3}
 8002700:	469e      	mov	lr, r3
 8002702:	4770      	bx	lr
