Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time               250000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time               550000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time              1150000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time              2050000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
WARNING in Risc5CPU_tb_v.uut.DataRAM_1.inst at time              2250000 ns: 
Reading from out-of-range address. Max address in Risc5CPU_tb_v.uut.DataRAM_1.inst is          63
$stop called at time : 2251 ns : File "D:/Modelsim/lab30_Risc5CPU/src/Risc5CPU_tb.v" Line 39
