Aldous, D. 1983. Minimization algorithms and random walk on the d-cube. Ann. Probab. 11, 2, 403--413.
Yosi Ben-Asher , Eddie Shochat, Finding the Best Compromise in Compiling Compound Loops to Verilog, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.495-498, April 07-09, 2008[doi>10.1109/ISVLSI.2008.10]
David F. Bacon , Susan L. Graham , Oliver J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys (CSUR), v.26 n.4, p.345-420, Dec. 1994[doi>10.1145/197405.197406]
Yosi Ben-Asher , Danny Meisler, Towards a Source Level Compiler: Source Level Modulo Scheduling, Proceedings of the 2006 International Conference Workshops on Parallel Processing, p.298-308, August 14-18, 2006[doi>10.1109/ICPPW.2006.74]
Ben-Asher, Y. and Rotem, N. 2008. Synthesis for variable pipelined function units. In Proceedings of the International Symposium on System-on-Chip (SOC'08). IEEE Computer Society, 1--4.
Yosi Ben-Asher , Nadav Rotem, Automatic memory partitioning: increasing memory parallelism via data structure partitioning, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878989]
R. Camposano, Path-based scheduling for synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.10 n.1, p.85-93, November 2006[doi>10.1109/43.62794]
Cyrille Chavet , Caaliph Andriamisaina , Philippe Coussy , Emmanuel Casseau , Emmanuel Juin , Pascal Urard , Eric Martin, A design flow dedicated to multi-mode architectures for DSP applications, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Chen, D., Cong, J., Fan, Y., Han, G., Jiang, W., and Zhang, Z. 2005. XPilot: A platform-based behavioral synthesis system. In Proceedings of the SRC TECHCON.
Jason Cong , Wei Jiang, Pattern-based behavior synthesis for FPGA resource reduction, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344688]
Srinivas Devadas , Abhijit Ghosh , Kurt Keutzer, Logic synthesis, McGraw-Hill, Inc., New York, NY, 1994
Yazhuo Dong , Jie Zhou , Yong Dou , Lin Deng , Jinjing Zhao, Impact of Loop Unrolling on Area, Throughput and Clock Frequency for Window Operations Based on a Data Schedule Method, Proceedings of the 2008 Congress on Image and Signal Processing, Vol. 1, p.641-645, May 27-30, 2008[doi>10.1109/CISP.2008.211]
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
Abhijit Ghosh , Sandeep K. Lodha , Ranga Vemuri, Hierarchical Scheduling in High Level Synthesis Using Resource Sharing Across Nested Loops, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.140, March 04-06, 1999
Frank Hannig , Hritam Dutta , Jürgen Teich, Parallelization Approaches for Hardware Accelerators --- Loop Unrolling Versus Loop Partitioning, Proceedings of the 22nd International Conference on Architecture of Computing Systems, March 10-13, 2009, Delft, The Netherlands[doi>10.1007/978-3-642-00454-4_5]
Frank Hannig , Holger Ruckdeschel , Hritam Dutta , Jürgen Teich, PARO: Synthesis of Hardware Accelerators for Multi-dimensional Dataflow-Intensive Applications, Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications, March 26-28, 2008, London, UK[doi>10.1007/978-3-540-78610-8_30]
C. -T. Hwang , J. -H. Lee , Y. -C. Hsu, A formal approach to the scheduling problem in high level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.10 n.4, p.464-475, November 2006[doi>10.1109/43.75629]
Ishikawa, M. and De Micheli, G. 1991. A module selection algorithm for high-level synthesis. In Proceedings of the IEEE International Sympoisum on Circuits and Systems. IEEE, 1777--1780.
Kazuhito Ito , Lori E. Lucke , Keshab K. Parhi, ILP-based cost-optimal DSP synthesis with module selection and data format conversion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.582-594, Dec. 1998[doi>10.1109/92.736132]
Jon Kleinberg , Eva Tardos, Algorithm Design, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2005
Manjunath Kudlur , Kevin Fan , Scott Mahlke, Streamroller:: automatic synthesis of prescribed throughput accelerator pipelines, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176321]
Srikanth Kurra , Neeraj Kumar Singh , Preeti Ranjan Panda, The impact of loop unrolling on controller delay in high level synthesis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Lattner, C. and Adve, V. 2002. The LLVM instruction set and compilation strategy. Tech. rep. UIUCDCS-R-2002-2292, University of Illinois at Urbana-Champaign.
Donna Crystal Llewellyn , Craig Tovey , Michael Trick, Local optimization on graphs, Discrete Applied Mathematics, v.23 n.2, p.157-178, May 1989[doi>10.1016/0166-218X(89)90025-5]
Josep Llosa, Swing Modulo Scheduling: A Lifetime-Sensitive Approach, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.80, October 20-23, 1996
Naresh Maheshwari , Sachin Sapatnekar, Efficient retiming of large circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.74-83, March 1998[doi>10.1109/92.661250]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Walid A. Najjar, Compiling code accelerators for FPGAs, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, p.1-2, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289882]
N. Park , A. Parker, Sehwa: A program for synthesis of pipelines, Papers on Twenty-five years of electronic design automation, p.595-601, June 1988[doi>10.1145/62882.62954]
P. G. Paulin , J. P. Knight, Force-directed scheduling in automatic data path synthesis, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.195-202, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37918]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
Efraim Rotem , Avi Mendelson , Ran Ginosar , Uri Weiser, Multiple clock and voltage domains for chip multi processors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669170]
Mukund Sivaraman , Shail Aditya, Cycle-time aware architecture synthesis of custom hardware accelerators, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581637]
Robert A. Walker , Samit Chaudhuri, Introduction to the Scheduling Problem, IEEE Design & Test, v.12 n.2, p.60-69, March 2010[doi>10.1109/54.386007]
Weinhardt, M. 1997. Compilation and pipeline synthesis for reconfigurable architectures - high performance by configware. In Proceedings of the Reconfigurable Architecture Workshop.
M. Weinhardt , W. Luk, Pipeline vectorization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.234-248, November 2006[doi>10.1109/43.908452]
Wolfe, M. 1991. The tiny loop restructuring research tool. In Proceedings of the International Conference on Parallel Processing.
Yosi, B.-A. and Nadav, R. 2009. Binary synthesis with multiple memory banks targeting array references. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09). IEEE Computer Society, 600--603.
