dcstech:0.0492148448564
virtex:0.0247172514032
drl:0.0207796011616
cad:0.0152945661257
reconfigurable:0.0144501436313
bitstream:0.0143750648443
mutex:0.0139747767111
bitstreams:0.0135958150624
fpga:0.0134053951299
sdf:0.0123306853333
dcsim:0.0109366321903
timing:0.01080753065
vhdl:0.0107246132525
xilinx:0.00986454826666
reconfiguration:0.00962040901777
apr:0.00948732635134
jbits:0.00874930575225
rif:0.00874930575225
routing:0.0086102268603
floorplan:0.0073984112
configuration:0.00715024685118
hanging:0.0069208303929
static:0.00677827552615
conversion:0.00666161159544
files:0.00650475745368
file:0.0064760609454
tools:0.00643533209147
terminal:0.00641636912901
designs:0.00638703051979
designer:0.00600081326369
circuit:0.00569511465054
logic:0.00554280344628
circuitry:0.00531247418885
tasks:0.00516327518566
synthesis:0.00503529932794
circuits:0.00501314029177
crf:0.00494345028065
device:0.00484833950955
vital:0.00452725130248
zone:0.00428152403891
deactivate:0.00411022844444
fpgas:0.00409457746431
netlist:0.00383011289426
bounding:0.00382389258043
imag:0.003801869215
hdl:0.00364897167359
dcs:0.00353442762927
multipliers:0.0035093354469
terminals:0.00348681195883
dynamically:0.00331634501351
jroute:0.00328098965709
lava:0.00328098965709
dynasty:0.00328098965709
jrtr:0.00328098965709
jhdl:0.00328098965709
placement:0.00326414484438
pebble:0.00319445885429
array:0.00313026779536
reserved:0.00310211954902
multiplier:0.0030862892923
rtl:0.00298995606312
ccm:0.00296607016839
box:0.00295377849622
task:0.00290061911617
garp:0.00278171719065
verification:0.00267833843219
sdk:0.00265082072195
lock:0.00264539082197
coefficient:0.00260054872666
abstraction:0.00256483865641
compliant:0.00255340859617
reconfigurations:0.00254921532421
capabilities:0.00230381121481
configurations:0.00229606049608
hardware:0.00223775719311
conventional:0.00219508645984
ns:0.00219333465431
dcstechdcstech:0.00218732643806
rloc:0.00218732643806
meribout:0.00218732643806
motomura:0.00218732643806
bbox:0.00218732643806
toolsets:0.00218732643806
mutually:0.00210980228734
sta:0.0020176648031
exclusive:0.00201659548907
isolation:0.00201406038353
configured:0.00199810318928
annotation:0.00199810318928
tool:0.00198581770221
retarget:0.00197738011226
chaste:0.00197738011226
backannotated:0.00197738011226
layout:0.0019727382674
switches:0.00197022473958
extensibility:0.00196354208569
signals:0.00188976356126
hierarchy:0.00186757888098
occupied:0.0018600637147
synthesised:0.0018544781271
fig:0.00183211144509
damage:0.0018309715453
connectivity:0.00182104323321
extensible:0.00178180876198
loc:0.00177650957436
subtractor:0.00176721381464
placed:0.0017615465921
routed:0.0017371614019
altered:0.00171172112271
lut:0.0016994768828
mahmoud:0.0016994768828
masato:0.0016994768828
gate:0.00167132263238
surrounding:0.00166352107505
floorplanning:0.00164409137778
dynamic:0.00164353292297
structural:0.00160269773942
registers:0.00159730394874
converted:0.00157480296771
ends:0.00155913902911
apis:0.0015566061321
netlists:0.0015566061321
reconfigure:0.001520747686
unconnected:0.001520747686
functionality:0.00149989266001
modern:0.00147948963246
simulation:0.00145554804726
java:0.00143405048026
behavioural:0.00143304037773
connections:0.00142541761846
reconfigured:0.00138595603949
devices:0.00138001046157
multiplication:0.00137405007996
area:0.00137358581858
flow:0.00137204950759
activates:0.00134510986873
architectures:0.00133900969569
resources:0.00130753434068
compilers:0.0012916245584
routes:0.00129007189207
reserving:0.00127670429809
removed:0.00127414097933
areas:0.00127074475418
nets:0.00126539768931
attribute:0.0012554066651
configure:0.00123374809195
waveform:0.00122064769687
prohibit:0.00122064769687
codesign:0.00119598242525
overwritten:0.00118433971624
surrounded:0.00117311217744
instantiating:0.00114164346497
outlined:0.00111766770638
activate:0.00109527581925
drivers:0.00109527581925
adder:0.00109527581925
dcsconfig:0.00109366321903
swappable:0.00109366321903
floorplanners:0.00109366321903
rpfds:0.00109366321903
synthesisable:0.00109366321903
fdcs:0.00109366321903
ucf:0.00109366321903
wayward:0.00109366321903
unconfigured:0.00109366321903
vasilko:0.00109366321903
ccms:0.00109366321903
challenges:0.00109262593993
revision:0.00107846600841
platform:0.00106718998056
reserve:0.00105479766384
onto:0.0010290804313
synthesizing:0.0010188489652
automate:0.00101211489212
controllers:0.00101211489212
rt:0.0010055176521
wire:0.00099905159464
constraining:0.00099905159464
highlighted:0.000992711411736
portability:0.000992711411736
imaginary:0.000992711411736
options:0.000989965613914
visualise:0.000988690056129
testbench:0.000988690056129
seas:0.000988690056129
invade:0.000988690056129
nimble:0.000988690056129
dynamic task:0.0289280017241
mutex set:0.0179814425198
dynamic tasks:0.0167826796851
terminal components:0.0155839168505
dynamically reconfigurable:0.0138538240184
dynamic design:0.0131259443991
reconfigurable logic:0.0120321156992
drl design:0.0119876283465
domain conversion:0.0107888655119
bitstream generation:0.0107888655119
cad tools:0.0106048872581
cad framework:0.00959010267722
timing model:0.00955021154358
design flow:0.00813600048491
bounding box:0.00810003832446
logic array:0.00765680089946
partial configuration:0.00765680089946
configuration bitstreams:0.00765680089946
model timing:0.00722696366417
dependent functions:0.00722696366417
rif file:0.00719257700791
conversion process:0.00668514808051
dynamic system:0.00622736664138
apr tools:0.00599381417326
static tasks:0.00599381417326
conventional cad:0.00599381417326
static designs:0.00599381417326
static design:0.00546914349962
partial bitstream:0.00479505133861
dcs cad:0.00479505133861
partial circuit:0.00479505133861
dcstech tool:0.00479505133861
vital vhdl:0.00479505133861
sdf files:0.00479505133861
crf file:0.00479505133861
static circuits:0.00479505133861
design floorplan:0.00479505133861
back annotation:0.00479505133861
reconfiguration information:0.00479505133861
isolation switches:0.00479505133861
partial circuits:0.00479505133861
task bounding:0.00479505133861
vital compliant:0.00479505133861
dynamic domain:0.00437531479969
xilinx virtex:0.00437531479969
configuration bitstream:0.00437531479969
standard cad:0.00437531479969
design domain:0.00412969352238
task design:0.00412969352238
static task:0.00411085035826
timing simulation:0.003709517452
dynamic static:0.003709517452
mutually exclusive:0.0036624971749
configured onto:0.00359628850396
virtex fpga:0.00359628850396
four multipliers:0.00359628850396
file flow:0.00359628850396
terminal component:0.00359628850396
extended dcstech:0.00359628850396
sub designs:0.00359628850396
static circuitry:0.00359628850396
reserved area:0.00359628850396
new rif:0.00359628850396
vhdl files:0.00359628850396
sdf file:0.00359628850396
sdf information:0.00359628850396
complex multiplier:0.00359628850396
hanging signals:0.00359628850396
hanging nets:0.00359628850396
jbits sdk:0.00359628850396
device dependent:0.00359628850396
modern cad:0.00359628850396
virtex tools:0.00359628850396
timing information:0.00343858926576
original design:0.0033994680573
reconfigurable fpgas:0.00328148609977
xilinx xc6200:0.00328148609977
static logic:0.00328148609977
constant complex:0.00328148609977
standard tools:0.00328148609977
component placement:0.00328148609977
dynamic circuit:0.00328148609977
partial reconfiguration:0.00328148609977
routing resources:0.00328148609977
hardware software:0.00323160540436
simulation model:0.00323160540436
partial configurations:0.00309727014179
component set:0.00309727014179
cad tool:0.00309727014179
configuration files:0.00296651896097
area occupied:0.00296651896097
logic systems:0.00296651896097
gate level:0.00289249417044
timing analysis:0.00286651441876
two dynamic:0.00286506346307
original version:0.00281762716251
timing verification:0.002782138089
placed within:0.00265122181451
log file:0.00259759200344
tasks within:0.00254960104297
constant coefficient:0.00250617213589
exclusive tasks:0.0023975256693
designs static:0.0023975256693
reserve constraint:0.0023975256693
masato motomura:0.0023975256693
terminate hanging:0.0023975256693
dcstech dependent:0.0023975256693
compilation tools:0.0023975256693
static circuit:0.0023975256693
bitstreams must:0.0023975256693
rtl hardware:0.0023975256693
rif vhdl:0.0023975256693
analysis sta:0.0023975256693
virtex series:0.0023975256693
static reserved:0.0023975256693
designs dynamic:0.0023975256693
dynamically reconfigurable logic:0.0126032225965
timing model timing:0.00882225581753
model timing model:0.00882225581753
synthesis and apr:0.00630161129824
conventional cad tools:0.00630161129824
level of abstraction:0.00507822465356
logic and routing:0.00504128903859
placed and routed:0.00504128903859
task bounding box:0.00504128903859
dynamic task bounding:0.00504128903859
static task design:0.00504128903859
domain conversion process:0.00504128903859
partial bitstream generation:0.00504128903859
lock the ends:0.00504128903859
dcs cad framework:0.00504128903859
reconfigurable logic systems:0.00378096677894
dynamically reconfigurable fpgas:0.00378096677894
static to dynamic:0.00378096677894
verification of dynamically:0.00378096677894
partial configuration files:0.00378096677894
new rif file:0.00378096677894
device dependent functions:0.00378096677894
two dynamic tasks:0.00378096677894
drl design flow:0.00378096677894
standard cad tools:0.00378096677894
used to lock:0.00378096677894
partial configuration bitstreams:0.00378096677894
shown in fig:0.00271074938146
software co design:0.00261517403403
hardware software co:0.00258141935412
dcstech special terminals:0.00252064451929
onto the array:0.00252064451929
time reconfigurable designs:0.00252064451929
standard tools cannot:0.00252064451929
relevant timing information:0.00252064451929
dynamic timing results:0.00252064451929
functions static design:0.00252064451929
second driver onto:0.00252064451929
modelling and synthesis:0.00252064451929
synthesis of configuration:0.00252064451929
dependent functions static:0.00252064451929
dynamic design domain:0.00252064451929
made to dcstech:0.00252064451929
vhdl dynamic design:0.00252064451929
task b floorplan:0.00252064451929
routing resources used:0.00252064451929
version future work:0.00252064451929
timing analysis sta:0.00252064451929
relevant dynamic task:0.00252064451929
static designs static:0.00252064451929
d are static:0.00252064451929
dynamic design floorplan:0.00252064451929
rif vhdl dynamic:0.00252064451929
design domain virtex:0.00252064451929
design domain log:0.00252064451929
design is partitioned:0.00252064451929
byte codes compilation:0.00252064451929
tools for run:0.00252064451929
dependent functions rif:0.00252064451929
dynamic to static:0.00252064451929
logic systems using:0.00252064451929
designs dynamic static:0.00252064451929
bitstream original version:0.00252064451929
mahmoud meribout masato:0.00252064451929
terminate hanging nets:0.00252064451929
vital vhdl models:0.00252064451929
exclusive dynamic tasks:0.00252064451929
floorplan of dynamic:0.00252064451929
results dynamic timing:0.00252064451929
c are mutually:0.00252064451929
industry standard tools:0.00252064451929
functions other device:0.00252064451929
mutually exclusive dynamic:0.00252064451929
tools timing model:0.00252064451929
dcstech dependent functions:0.00252064451929
task design floorplan:0.00252064451929
xilinx virtex fpga:0.00252064451929
file crf file:0.00252064451929
dynamic task b:0.00252064451929
designs static results:0.00252064451929
mutex set zone:0.00252064451929
hdl for reconfigurable:0.00252064451929
constant complex coefficient:0.00252064451929
level hardware software:0.00252064451929
