{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695707552430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695707552430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 02:52:32 2023 " "Processing started: Tue Sep 26 02:52:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695707552430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707552430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SensorDigital -c SensorDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off SensorDigital -c SensorDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707552430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695707552851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695707552852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/baud_rate_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/receiver.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/transmitter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file data_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_selector " "Found entity 1: data_selector" {  } { { "data_selector.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/data_selector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/instr_decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE main_state_machine.v(29) " "Verilog HDL Declaration information at main_state_machine.v(29): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "main_state_machine.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main_state_machine.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695707561794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Found entity 1: main_state_machine" {  } { { "main_state_machine.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main_state_machine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packer.v 1 1 " "Found 1 design units, including 1 entities, in source file packer.v" { { "Info" "ISGN_ENTITY_NAME" "1 packer " "Found entity 1: packer" {  } { { "packer.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/packer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "request_separator.v(29) " "Verilog HDL information at request_separator.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695707561798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request_separator.v 1 1 " "Found 1 design units, including 1 entities, in source file request_separator.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_separator " "Found entity 1: request_separator" {  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file send_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_pc " "Found entity 1: send_pc" {  } { { "send_pc.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/send_pc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695707561801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707561801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state main.v(68) " "Verilog HDL Implicit Net warning at main.v(68): created implicit net for \"state\"" {  } { { "main.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695707561838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:UART " "Elaborating entity \"uart\" for hierarchy \"uart:UART\"" {  } { { "main.v" "UART" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:UART\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:UART\|baud_rate_gen:uart_baud\"" {  } { { "uart.v" "uart_baud" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter uart:UART\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"uart:UART\|transmitter:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver uart:UART\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"uart:UART\|receiver:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/uart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:SENSOR " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:SENSOR\"" {  } { { "main.v" "SENSOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DHT11.v(101) " "Verilog HDL assignment warning at DHT11.v(101): truncated value with size 32 to match size of target (6)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695707561849 "|main|DHT11:SENSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11.v(254) " "Verilog HDL assignment warning at DHT11.v(254): truncated value with size 41 to match size of target (40)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695707561849 "|main|DHT11:SENSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11.v(257) " "Verilog HDL assignment warning at DHT11.v(257): truncated value with size 41 to match size of target (40)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695707561850 "|main|DHT11:SENSOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 DHT11.v(307) " "Verilog HDL assignment warning at DHT11.v(307): truncated value with size 32 to match size of target (23)" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695707561850 "|main|DHT11:SENSOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder instr_decoder:DECODIFICADOR " "Elaborating entity \"instr_decoder\" for hierarchy \"instr_decoder:DECODIFICADOR\"" {  } { { "main.v" "DECODIFICADOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instr_decoder.v(25) " "Verilog HDL assignment warning at instr_decoder.v(25): truncated value with size 32 to match size of target (1)" {  } { { "instr_decoder.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/instr_decoder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695707561851 "|main|instr_decoder:DECODIFICADOR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instr_decoder.v(31) " "Verilog HDL assignment warning at instr_decoder.v(31): truncated value with size 32 to match size of target (1)" {  } { { "instr_decoder.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/instr_decoder.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695707561851 "|main|instr_decoder:DECODIFICADOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_separator request_separator:SEPARADOR " "Elaborating entity \"request_separator\" for hierarchy \"request_separator:SEPARADOR\"" {  } { { "main.v" "SEPARADOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_state_machine main_state_machine:MAQUINA_ESTADOS " "Elaborating entity \"main_state_machine\" for hierarchy \"main_state_machine:MAQUINA_ESTADOS\"" {  } { { "main.v" "MAQUINA_ESTADOS" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selector data_selector:SELETOR " "Elaborating entity \"data_selector\" for hierarchy \"data_selector:SELETOR\"" {  } { { "main.v" "SELETOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packer packer:ORGANIZADOR " "Elaborating entity \"packer\" for hierarchy \"packer:ORGANIZADOR\"" {  } { { "main.v" "ORGANIZADOR" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_pc send_pc:ENVIA_PC " "Elaborating entity \"send_pc\" for hierarchy \"send_pc:ENVIA_PC\"" {  } { { "main.v" "ENVIA_PC" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/main.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707561857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695707562507 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 32 -1 0 } } { "DHT11.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/DHT11.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695707562518 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695707562518 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "request_separator:SEPARADOR\|DONE_OUT request_separator:SEPARADOR\|DONE_OUT~_emulated request_separator:SEPARADOR\|DONE_OUT~1 " "Register \"request_separator:SEPARADOR\|DONE_OUT\" is converted into an equivalent circuit using register \"request_separator:SEPARADOR\|DONE_OUT~_emulated\" and latch \"request_separator:SEPARADOR\|DONE_OUT~1\"" {  } { { "request_separator.v" "" { Text "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/request_separator.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695707562519 "|main|request_separator:SEPARADOR|DONE_OUT"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1695707562519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695707562797 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695707563330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/output_files/SensorDigital.map.smsg " "Generated suppressed messages file C:/Users/vitin/OneDrive/Documentos/GitHub/Sensor-Digital-em-FPGA-utilizando-Comunicacao-Serial/output_files/SensorDigital.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707563373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695707563478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695707563478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695707563549 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695707563549 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695707563549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695707563549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695707563549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695707563566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 02:52:43 2023 " "Processing ended: Tue Sep 26 02:52:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695707563566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695707563566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695707563566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695707563566 ""}
