
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001060  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000558  20070000  00081060  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000938  20070558  000815b8  00020558  2**2
                  ALLOC
  3 .stack        00002000  20070e90  00081ef0  00020558  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020558  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020581  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000b6e3  00000000  00000000  000205da  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001d2e  00000000  00000000  0002bcbd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000037bc  00000000  00000000  0002d9eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000840  00000000  00000000  000311a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000758  00000000  00000000  000319e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018631  00000000  00000000  0003213f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000d72e  00000000  00000000  0004a770  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00063140  00000000  00000000  00057e9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001210  00000000  00000000  000bafe0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072e90 	.word	0x20072e90
   80004:	00080715 	.word	0x00080715
   80008:	00080711 	.word	0x00080711
   8000c:	00080711 	.word	0x00080711
   80010:	00080711 	.word	0x00080711
   80014:	00080711 	.word	0x00080711
   80018:	00080711 	.word	0x00080711
	...
   8002c:	00080711 	.word	0x00080711
   80030:	00080711 	.word	0x00080711
   80034:	00000000 	.word	0x00000000
   80038:	00080711 	.word	0x00080711
   8003c:	00080711 	.word	0x00080711
   80040:	00080711 	.word	0x00080711
   80044:	00080711 	.word	0x00080711
   80048:	00080711 	.word	0x00080711
   8004c:	00080711 	.word	0x00080711
   80050:	00080711 	.word	0x00080711
   80054:	00080711 	.word	0x00080711
   80058:	00080711 	.word	0x00080711
   8005c:	00080711 	.word	0x00080711
   80060:	00080d25 	.word	0x00080d25
   80064:	00080711 	.word	0x00080711
   80068:	00000000 	.word	0x00000000
   8006c:	00080539 	.word	0x00080539
   80070:	0008054d 	.word	0x0008054d
   80074:	00080561 	.word	0x00080561
   80078:	00080575 	.word	0x00080575
	...
   80084:	00080711 	.word	0x00080711
   80088:	00080711 	.word	0x00080711
   8008c:	00080711 	.word	0x00080711
   80090:	00080711 	.word	0x00080711
   80094:	00080711 	.word	0x00080711
   80098:	00080711 	.word	0x00080711
   8009c:	00080711 	.word	0x00080711
   800a0:	00080711 	.word	0x00080711
   800a4:	00000000 	.word	0x00000000
   800a8:	00080711 	.word	0x00080711
   800ac:	00080ae9 	.word	0x00080ae9
   800b0:	00080aed 	.word	0x00080aed
   800b4:	00080af1 	.word	0x00080af1
   800b8:	00080af5 	.word	0x00080af5
   800bc:	00080af9 	.word	0x00080af9
   800c0:	00080afd 	.word	0x00080afd
   800c4:	00080b01 	.word	0x00080b01
   800c8:	00080b05 	.word	0x00080b05
   800cc:	00080b09 	.word	0x00080b09
   800d0:	00080711 	.word	0x00080711
   800d4:	000809bd 	.word	0x000809bd
   800d8:	00080711 	.word	0x00080711
   800dc:	00080711 	.word	0x00080711
   800e0:	00080711 	.word	0x00080711
   800e4:	00080711 	.word	0x00080711
   800e8:	00080711 	.word	0x00080711
   800ec:	00080711 	.word	0x00080711
   800f0:	00080711 	.word	0x00080711

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070558 	.word	0x20070558
   80110:	00000000 	.word	0x00000000
   80114:	00081060 	.word	0x00081060

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	2007055c 	.word	0x2007055c
   80144:	00081060 	.word	0x00081060
   80148:	00081060 	.word	0x00081060
   8014c:	00000000 	.word	0x00000000

00080150 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80150:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80152:	2401      	movs	r4, #1
   80154:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80156:	2500      	movs	r5, #0
   80158:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8015a:	f240 2402 	movw	r4, #514	; 0x202
   8015e:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80162:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80166:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8016a:	6844      	ldr	r4, [r0, #4]
   8016c:	0052      	lsls	r2, r2, #1
   8016e:	fbb1 f1f2 	udiv	r1, r1, r2
   80172:	1e4a      	subs	r2, r1, #1
   80174:	0212      	lsls	r2, r2, #8
   80176:	b292      	uxth	r2, r2
   80178:	4323      	orrs	r3, r4
   8017a:	431a      	orrs	r2, r3
   8017c:	6042      	str	r2, [r0, #4]
	return 0;
}
   8017e:	4628      	mov	r0, r5
   80180:	bc30      	pop	{r4, r5}
   80182:	4770      	bx	lr

00080184 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80184:	6843      	ldr	r3, [r0, #4]
   80186:	f023 0310 	bic.w	r3, r3, #16
   8018a:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   8018c:	6843      	ldr	r3, [r0, #4]
   8018e:	4319      	orrs	r1, r3
   80190:	6041      	str	r1, [r0, #4]
   80192:	4770      	bx	lr

00080194 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80194:	6843      	ldr	r3, [r0, #4]
   80196:	01d2      	lsls	r2, r2, #7
   80198:	b2d2      	uxtb	r2, r2
   8019a:	4319      	orrs	r1, r3
   8019c:	4311      	orrs	r1, r2
   8019e:	6041      	str	r1, [r0, #4]
   801a0:	4770      	bx	lr
   801a2:	bf00      	nop

000801a4 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801a4:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801a6:	6844      	ldr	r4, [r0, #4]
   801a8:	0609      	lsls	r1, r1, #24
   801aa:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   801ae:	4322      	orrs	r2, r4
   801b0:	430a      	orrs	r2, r1
   801b2:	071b      	lsls	r3, r3, #28
   801b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   801b8:	4313      	orrs	r3, r2
   801ba:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   801bc:	bc10      	pop	{r4}
   801be:	4770      	bx	lr

000801c0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   801c0:	2302      	movs	r3, #2
   801c2:	6003      	str	r3, [r0, #0]
   801c4:	4770      	bx	lr
   801c6:	bf00      	nop

000801c8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   801c8:	2301      	movs	r3, #1
   801ca:	fa03 f101 	lsl.w	r1, r3, r1
   801ce:	6101      	str	r1, [r0, #16]
   801d0:	4770      	bx	lr
   801d2:	bf00      	nop

000801d4 <adc_enable_tag>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_tag(Adc *p_adc)
{
	p_adc->ADC_EMR |= ADC_EMR_TAG;
   801d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   801d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   801da:	6403      	str	r3, [r0, #64]	; 0x40
   801dc:	4770      	bx	lr
   801de:	bf00      	nop

000801e0 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
   801e0:	6241      	str	r1, [r0, #36]	; 0x24
   801e2:	4770      	bx	lr

000801e4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   801e4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   801e6:	480e      	ldr	r0, [pc, #56]	; (80220 <sysclk_init+0x3c>)
   801e8:	4b0e      	ldr	r3, [pc, #56]	; (80224 <sysclk_init+0x40>)
   801ea:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   801ec:	213e      	movs	r1, #62	; 0x3e
   801ee:	2000      	movs	r0, #0
   801f0:	4b0d      	ldr	r3, [pc, #52]	; (80228 <sysclk_init+0x44>)
   801f2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   801f4:	4c0d      	ldr	r4, [pc, #52]	; (8022c <sysclk_init+0x48>)
   801f6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   801f8:	2800      	cmp	r0, #0
   801fa:	d0fc      	beq.n	801f6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   801fc:	4b0c      	ldr	r3, [pc, #48]	; (80230 <sysclk_init+0x4c>)
   801fe:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80200:	4a0c      	ldr	r2, [pc, #48]	; (80234 <sysclk_init+0x50>)
   80202:	4b0d      	ldr	r3, [pc, #52]	; (80238 <sysclk_init+0x54>)
   80204:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80206:	4c0d      	ldr	r4, [pc, #52]	; (8023c <sysclk_init+0x58>)
   80208:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8020a:	2800      	cmp	r0, #0
   8020c:	d0fc      	beq.n	80208 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8020e:	2010      	movs	r0, #16
   80210:	4b0b      	ldr	r3, [pc, #44]	; (80240 <sysclk_init+0x5c>)
   80212:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80214:	4b0b      	ldr	r3, [pc, #44]	; (80244 <sysclk_init+0x60>)
   80216:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80218:	4801      	ldr	r0, [pc, #4]	; (80220 <sysclk_init+0x3c>)
   8021a:	4b02      	ldr	r3, [pc, #8]	; (80224 <sysclk_init+0x40>)
   8021c:	4798      	blx	r3
   8021e:	bd10      	pop	{r4, pc}
   80220:	0501bd00 	.word	0x0501bd00
   80224:	200700a5 	.word	0x200700a5
   80228:	000805f1 	.word	0x000805f1
   8022c:	00080645 	.word	0x00080645
   80230:	00080655 	.word	0x00080655
   80234:	200d3f01 	.word	0x200d3f01
   80238:	400e0600 	.word	0x400e0600
   8023c:	00080665 	.word	0x00080665
   80240:	00080589 	.word	0x00080589
   80244:	000807c1 	.word	0x000807c1

00080248 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80248:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8024a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8024e:	4b16      	ldr	r3, [pc, #88]	; (802a8 <board_init+0x60>)
   80250:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80252:	200b      	movs	r0, #11
   80254:	4c15      	ldr	r4, [pc, #84]	; (802ac <board_init+0x64>)
   80256:	47a0      	blx	r4
   80258:	200c      	movs	r0, #12
   8025a:	47a0      	blx	r4
   8025c:	200d      	movs	r0, #13
   8025e:	47a0      	blx	r4
   80260:	200e      	movs	r0, #14
   80262:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80264:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80268:	203b      	movs	r0, #59	; 0x3b
   8026a:	4c11      	ldr	r4, [pc, #68]	; (802b0 <board_init+0x68>)
   8026c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8026e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80272:	2055      	movs	r0, #85	; 0x55
   80274:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80276:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8027a:	2056      	movs	r0, #86	; 0x56
   8027c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8027e:	490d      	ldr	r1, [pc, #52]	; (802b4 <board_init+0x6c>)
   80280:	2068      	movs	r0, #104	; 0x68
   80282:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80284:	490c      	ldr	r1, [pc, #48]	; (802b8 <board_init+0x70>)
   80286:	205c      	movs	r0, #92	; 0x5c
   80288:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8028a:	4a0c      	ldr	r2, [pc, #48]	; (802bc <board_init+0x74>)
   8028c:	f44f 7140 	mov.w	r1, #768	; 0x300
   80290:	480b      	ldr	r0, [pc, #44]	; (802c0 <board_init+0x78>)
   80292:	4b0c      	ldr	r3, [pc, #48]	; (802c4 <board_init+0x7c>)
   80294:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80296:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8029a:	202b      	movs	r0, #43	; 0x2b
   8029c:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8029e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   802a2:	202a      	movs	r0, #42	; 0x2a
   802a4:	47a0      	blx	r4
   802a6:	bd10      	pop	{r4, pc}
   802a8:	400e1a50 	.word	0x400e1a50
   802ac:	00080675 	.word	0x00080675
   802b0:	00080375 	.word	0x00080375
   802b4:	28000079 	.word	0x28000079
   802b8:	28000001 	.word	0x28000001
   802bc:	08000001 	.word	0x08000001
   802c0:	400e0e00 	.word	0x400e0e00
   802c4:	00080449 	.word	0x00080449

000802c8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
   802c8:	6301      	str	r1, [r0, #48]	; 0x30
   802ca:	4770      	bx	lr

000802cc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
   802cc:	6341      	str	r1, [r0, #52]	; 0x34
   802ce:	4770      	bx	lr

000802d0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   802d0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   802d2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   802d6:	d016      	beq.n	80306 <pio_set_peripheral+0x36>
   802d8:	d804      	bhi.n	802e4 <pio_set_peripheral+0x14>
   802da:	b1c1      	cbz	r1, 8030e <pio_set_peripheral+0x3e>
   802dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   802e0:	d00a      	beq.n	802f8 <pio_set_peripheral+0x28>
   802e2:	e013      	b.n	8030c <pio_set_peripheral+0x3c>
   802e4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   802e8:	d011      	beq.n	8030e <pio_set_peripheral+0x3e>
   802ea:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   802ee:	d00e      	beq.n	8030e <pio_set_peripheral+0x3e>
   802f0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   802f4:	d10a      	bne.n	8030c <pio_set_peripheral+0x3c>
   802f6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   802f8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   802fa:	6f03      	ldr	r3, [r0, #112]	; 0x70
   802fc:	400b      	ands	r3, r1
   802fe:	ea23 0302 	bic.w	r3, r3, r2
   80302:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80304:	e002      	b.n	8030c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80306:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80308:	4313      	orrs	r3, r2
   8030a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8030c:	6042      	str	r2, [r0, #4]
   8030e:	4770      	bx	lr

00080310 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80310:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80312:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80316:	bf14      	ite	ne
   80318:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8031a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8031c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80320:	bf14      	ite	ne
   80322:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80324:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80326:	f012 0f02 	tst.w	r2, #2
   8032a:	d002      	beq.n	80332 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8032c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80330:	e004      	b.n	8033c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80332:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80336:	bf18      	it	ne
   80338:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8033c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8033e:	6001      	str	r1, [r0, #0]
   80340:	4770      	bx	lr
   80342:	bf00      	nop

00080344 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80344:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80346:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80348:	9c01      	ldr	r4, [sp, #4]
   8034a:	b10c      	cbz	r4, 80350 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8034c:	6641      	str	r1, [r0, #100]	; 0x64
   8034e:	e000      	b.n	80352 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80350:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80352:	b10b      	cbz	r3, 80358 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80354:	6501      	str	r1, [r0, #80]	; 0x50
   80356:	e000      	b.n	8035a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80358:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8035a:	b10a      	cbz	r2, 80360 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8035c:	6301      	str	r1, [r0, #48]	; 0x30
   8035e:	e000      	b.n	80362 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80360:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80362:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80364:	6001      	str	r1, [r0, #0]
}
   80366:	bc10      	pop	{r4}
   80368:	4770      	bx	lr
   8036a:	bf00      	nop

0008036c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8036c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8036e:	4770      	bx	lr

00080370 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80370:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80372:	4770      	bx	lr

00080374 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80374:	b570      	push	{r4, r5, r6, lr}
   80376:	b082      	sub	sp, #8
   80378:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8037a:	0943      	lsrs	r3, r0, #5
   8037c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80380:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80384:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80386:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8038a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8038e:	d030      	beq.n	803f2 <pio_configure_pin+0x7e>
   80390:	d806      	bhi.n	803a0 <pio_configure_pin+0x2c>
   80392:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80396:	d00a      	beq.n	803ae <pio_configure_pin+0x3a>
   80398:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8039c:	d018      	beq.n	803d0 <pio_configure_pin+0x5c>
   8039e:	e049      	b.n	80434 <pio_configure_pin+0xc0>
   803a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   803a4:	d030      	beq.n	80408 <pio_configure_pin+0x94>
   803a6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   803aa:	d02d      	beq.n	80408 <pio_configure_pin+0x94>
   803ac:	e042      	b.n	80434 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   803ae:	f000 001f 	and.w	r0, r0, #31
   803b2:	2601      	movs	r6, #1
   803b4:	4086      	lsls	r6, r0
   803b6:	4632      	mov	r2, r6
   803b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803bc:	4620      	mov	r0, r4
   803be:	4b1f      	ldr	r3, [pc, #124]	; (8043c <pio_configure_pin+0xc8>)
   803c0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803c2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   803c6:	bf14      	ite	ne
   803c8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803ca:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   803cc:	2001      	movs	r0, #1
   803ce:	e032      	b.n	80436 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   803d0:	f000 001f 	and.w	r0, r0, #31
   803d4:	2601      	movs	r6, #1
   803d6:	4086      	lsls	r6, r0
   803d8:	4632      	mov	r2, r6
   803da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   803de:	4620      	mov	r0, r4
   803e0:	4b16      	ldr	r3, [pc, #88]	; (8043c <pio_configure_pin+0xc8>)
   803e2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803e4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   803e8:	bf14      	ite	ne
   803ea:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803ec:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   803ee:	2001      	movs	r0, #1
   803f0:	e021      	b.n	80436 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   803f2:	f000 011f 	and.w	r1, r0, #31
   803f6:	2601      	movs	r6, #1
   803f8:	462a      	mov	r2, r5
   803fa:	fa06 f101 	lsl.w	r1, r6, r1
   803fe:	4620      	mov	r0, r4
   80400:	4b0f      	ldr	r3, [pc, #60]	; (80440 <pio_configure_pin+0xcc>)
   80402:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80404:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80406:	e016      	b.n	80436 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80408:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   8040c:	f000 011f 	and.w	r1, r0, #31
   80410:	2601      	movs	r6, #1
   80412:	ea05 0306 	and.w	r3, r5, r6
   80416:	9300      	str	r3, [sp, #0]
   80418:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8041c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80420:	bf14      	ite	ne
   80422:	2200      	movne	r2, #0
   80424:	2201      	moveq	r2, #1
   80426:	fa06 f101 	lsl.w	r1, r6, r1
   8042a:	4620      	mov	r0, r4
   8042c:	4c05      	ldr	r4, [pc, #20]	; (80444 <pio_configure_pin+0xd0>)
   8042e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80430:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80432:	e000      	b.n	80436 <pio_configure_pin+0xc2>

	default:
		return 0;
   80434:	2000      	movs	r0, #0
	}

	return 1;
}
   80436:	b002      	add	sp, #8
   80438:	bd70      	pop	{r4, r5, r6, pc}
   8043a:	bf00      	nop
   8043c:	000802d1 	.word	0x000802d1
   80440:	00080311 	.word	0x00080311
   80444:	00080345 	.word	0x00080345

00080448 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80448:	b570      	push	{r4, r5, r6, lr}
   8044a:	b082      	sub	sp, #8
   8044c:	4605      	mov	r5, r0
   8044e:	460e      	mov	r6, r1
   80450:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80452:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80456:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8045a:	d026      	beq.n	804aa <pio_configure_pin_group+0x62>
   8045c:	d806      	bhi.n	8046c <pio_configure_pin_group+0x24>
   8045e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80462:	d00a      	beq.n	8047a <pio_configure_pin_group+0x32>
   80464:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80468:	d013      	beq.n	80492 <pio_configure_pin_group+0x4a>
   8046a:	e034      	b.n	804d6 <pio_configure_pin_group+0x8e>
   8046c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80470:	d01f      	beq.n	804b2 <pio_configure_pin_group+0x6a>
   80472:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80476:	d01c      	beq.n	804b2 <pio_configure_pin_group+0x6a>
   80478:	e02d      	b.n	804d6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8047a:	460a      	mov	r2, r1
   8047c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80480:	4b16      	ldr	r3, [pc, #88]	; (804dc <pio_configure_pin_group+0x94>)
   80482:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80484:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80488:	bf14      	ite	ne
   8048a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8048c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8048e:	2001      	movs	r0, #1
   80490:	e022      	b.n	804d8 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80492:	460a      	mov	r2, r1
   80494:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80498:	4b10      	ldr	r3, [pc, #64]	; (804dc <pio_configure_pin_group+0x94>)
   8049a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8049c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   804a0:	bf14      	ite	ne
   804a2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   804a4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   804a6:	2001      	movs	r0, #1
   804a8:	e016      	b.n	804d8 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   804aa:	4b0d      	ldr	r3, [pc, #52]	; (804e0 <pio_configure_pin_group+0x98>)
   804ac:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   804ae:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   804b0:	e012      	b.n	804d8 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   804b2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   804b6:	f004 0301 	and.w	r3, r4, #1
   804ba:	9300      	str	r3, [sp, #0]
   804bc:	f3c4 0380 	ubfx	r3, r4, #2, #1
   804c0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   804c4:	bf14      	ite	ne
   804c6:	2200      	movne	r2, #0
   804c8:	2201      	moveq	r2, #1
   804ca:	4631      	mov	r1, r6
   804cc:	4628      	mov	r0, r5
   804ce:	4c05      	ldr	r4, [pc, #20]	; (804e4 <pio_configure_pin_group+0x9c>)
   804d0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   804d2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   804d4:	e000      	b.n	804d8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   804d6:	2000      	movs	r0, #0
	}

	return 1;
}
   804d8:	b002      	add	sp, #8
   804da:	bd70      	pop	{r4, r5, r6, pc}
   804dc:	000802d1 	.word	0x000802d1
   804e0:	00080311 	.word	0x00080311
   804e4:	00080345 	.word	0x00080345

000804e8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   804e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   804ec:	4604      	mov	r4, r0
   804ee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   804f0:	4b0e      	ldr	r3, [pc, #56]	; (8052c <pio_handler_process+0x44>)
   804f2:	4798      	blx	r3
   804f4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   804f6:	4620      	mov	r0, r4
   804f8:	4b0d      	ldr	r3, [pc, #52]	; (80530 <pio_handler_process+0x48>)
   804fa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   804fc:	4005      	ands	r5, r0
   804fe:	d013      	beq.n	80528 <pio_handler_process+0x40>
   80500:	4c0c      	ldr	r4, [pc, #48]	; (80534 <pio_handler_process+0x4c>)
   80502:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80506:	6823      	ldr	r3, [r4, #0]
   80508:	4543      	cmp	r3, r8
   8050a:	d108      	bne.n	8051e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8050c:	6861      	ldr	r1, [r4, #4]
   8050e:	4229      	tst	r1, r5
   80510:	d005      	beq.n	8051e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80512:	68e3      	ldr	r3, [r4, #12]
   80514:	4640      	mov	r0, r8
   80516:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80518:	6863      	ldr	r3, [r4, #4]
   8051a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8051e:	42b4      	cmp	r4, r6
   80520:	d002      	beq.n	80528 <pio_handler_process+0x40>
   80522:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80524:	2d00      	cmp	r5, #0
   80526:	d1ee      	bne.n	80506 <pio_handler_process+0x1e>
   80528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8052c:	0008036d 	.word	0x0008036d
   80530:	00080371 	.word	0x00080371
   80534:	20070574 	.word	0x20070574

00080538 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80538:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8053a:	210b      	movs	r1, #11
   8053c:	4801      	ldr	r0, [pc, #4]	; (80544 <PIOA_Handler+0xc>)
   8053e:	4b02      	ldr	r3, [pc, #8]	; (80548 <PIOA_Handler+0x10>)
   80540:	4798      	blx	r3
   80542:	bd08      	pop	{r3, pc}
   80544:	400e0e00 	.word	0x400e0e00
   80548:	000804e9 	.word	0x000804e9

0008054c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8054c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8054e:	210c      	movs	r1, #12
   80550:	4801      	ldr	r0, [pc, #4]	; (80558 <PIOB_Handler+0xc>)
   80552:	4b02      	ldr	r3, [pc, #8]	; (8055c <PIOB_Handler+0x10>)
   80554:	4798      	blx	r3
   80556:	bd08      	pop	{r3, pc}
   80558:	400e1000 	.word	0x400e1000
   8055c:	000804e9 	.word	0x000804e9

00080560 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80560:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80562:	210d      	movs	r1, #13
   80564:	4801      	ldr	r0, [pc, #4]	; (8056c <PIOC_Handler+0xc>)
   80566:	4b02      	ldr	r3, [pc, #8]	; (80570 <PIOC_Handler+0x10>)
   80568:	4798      	blx	r3
   8056a:	bd08      	pop	{r3, pc}
   8056c:	400e1200 	.word	0x400e1200
   80570:	000804e9 	.word	0x000804e9

00080574 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80574:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80576:	210e      	movs	r1, #14
   80578:	4801      	ldr	r0, [pc, #4]	; (80580 <PIOD_Handler+0xc>)
   8057a:	4b02      	ldr	r3, [pc, #8]	; (80584 <PIOD_Handler+0x10>)
   8057c:	4798      	blx	r3
   8057e:	bd08      	pop	{r3, pc}
   80580:	400e1400 	.word	0x400e1400
   80584:	000804e9 	.word	0x000804e9

00080588 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80588:	4a18      	ldr	r2, [pc, #96]	; (805ec <pmc_switch_mck_to_pllack+0x64>)
   8058a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8058c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80590:	4318      	orrs	r0, r3
   80592:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80594:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80596:	f013 0f08 	tst.w	r3, #8
   8059a:	d003      	beq.n	805a4 <pmc_switch_mck_to_pllack+0x1c>
   8059c:	e009      	b.n	805b2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8059e:	3b01      	subs	r3, #1
   805a0:	d103      	bne.n	805aa <pmc_switch_mck_to_pllack+0x22>
   805a2:	e01e      	b.n	805e2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   805a8:	4910      	ldr	r1, [pc, #64]	; (805ec <pmc_switch_mck_to_pllack+0x64>)
   805aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   805ac:	f012 0f08 	tst.w	r2, #8
   805b0:	d0f5      	beq.n	8059e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   805b2:	4a0e      	ldr	r2, [pc, #56]	; (805ec <pmc_switch_mck_to_pllack+0x64>)
   805b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   805b6:	f023 0303 	bic.w	r3, r3, #3
   805ba:	f043 0302 	orr.w	r3, r3, #2
   805be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805c0:	6e90      	ldr	r0, [r2, #104]	; 0x68
   805c2:	f010 0008 	ands.w	r0, r0, #8
   805c6:	d004      	beq.n	805d2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   805c8:	2000      	movs	r0, #0
   805ca:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   805cc:	3b01      	subs	r3, #1
   805ce:	d103      	bne.n	805d8 <pmc_switch_mck_to_pllack+0x50>
   805d0:	e009      	b.n	805e6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   805d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   805d6:	4905      	ldr	r1, [pc, #20]	; (805ec <pmc_switch_mck_to_pllack+0x64>)
   805d8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   805da:	f012 0f08 	tst.w	r2, #8
   805de:	d0f5      	beq.n	805cc <pmc_switch_mck_to_pllack+0x44>
   805e0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   805e2:	2001      	movs	r0, #1
   805e4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   805e6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   805e8:	4770      	bx	lr
   805ea:	bf00      	nop
   805ec:	400e0600 	.word	0x400e0600

000805f0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   805f0:	b138      	cbz	r0, 80602 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   805f2:	4911      	ldr	r1, [pc, #68]	; (80638 <pmc_switch_mainck_to_xtal+0x48>)
   805f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   805f6:	4a11      	ldr	r2, [pc, #68]	; (8063c <pmc_switch_mainck_to_xtal+0x4c>)
   805f8:	401a      	ands	r2, r3
   805fa:	4b11      	ldr	r3, [pc, #68]	; (80640 <pmc_switch_mainck_to_xtal+0x50>)
   805fc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   805fe:	620b      	str	r3, [r1, #32]
   80600:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80602:	480d      	ldr	r0, [pc, #52]	; (80638 <pmc_switch_mainck_to_xtal+0x48>)
   80604:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80606:	0209      	lsls	r1, r1, #8
   80608:	b289      	uxth	r1, r1
   8060a:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   8060e:	f023 0303 	bic.w	r3, r3, #3
   80612:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80616:	f043 0301 	orr.w	r3, r3, #1
   8061a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8061c:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8061e:	4602      	mov	r2, r0
   80620:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80622:	f013 0f01 	tst.w	r3, #1
   80626:	d0fb      	beq.n	80620 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80628:	4a03      	ldr	r2, [pc, #12]	; (80638 <pmc_switch_mainck_to_xtal+0x48>)
   8062a:	6a13      	ldr	r3, [r2, #32]
   8062c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80634:	6213      	str	r3, [r2, #32]
   80636:	4770      	bx	lr
   80638:	400e0600 	.word	0x400e0600
   8063c:	fec8fffc 	.word	0xfec8fffc
   80640:	01370002 	.word	0x01370002

00080644 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80644:	4b02      	ldr	r3, [pc, #8]	; (80650 <pmc_osc_is_ready_mainck+0xc>)
   80646:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80648:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8064c:	4770      	bx	lr
   8064e:	bf00      	nop
   80650:	400e0600 	.word	0x400e0600

00080654 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80654:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80658:	4b01      	ldr	r3, [pc, #4]	; (80660 <pmc_disable_pllack+0xc>)
   8065a:	629a      	str	r2, [r3, #40]	; 0x28
   8065c:	4770      	bx	lr
   8065e:	bf00      	nop
   80660:	400e0600 	.word	0x400e0600

00080664 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80664:	4b02      	ldr	r3, [pc, #8]	; (80670 <pmc_is_locked_pllack+0xc>)
   80666:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80668:	f000 0002 	and.w	r0, r0, #2
   8066c:	4770      	bx	lr
   8066e:	bf00      	nop
   80670:	400e0600 	.word	0x400e0600

00080674 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80674:	282c      	cmp	r0, #44	; 0x2c
   80676:	d81e      	bhi.n	806b6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80678:	281f      	cmp	r0, #31
   8067a:	d80c      	bhi.n	80696 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8067c:	4b11      	ldr	r3, [pc, #68]	; (806c4 <pmc_enable_periph_clk+0x50>)
   8067e:	699a      	ldr	r2, [r3, #24]
   80680:	2301      	movs	r3, #1
   80682:	4083      	lsls	r3, r0
   80684:	4393      	bics	r3, r2
   80686:	d018      	beq.n	806ba <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80688:	2301      	movs	r3, #1
   8068a:	fa03 f000 	lsl.w	r0, r3, r0
   8068e:	4b0d      	ldr	r3, [pc, #52]	; (806c4 <pmc_enable_periph_clk+0x50>)
   80690:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80692:	2000      	movs	r0, #0
   80694:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80696:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80698:	4b0a      	ldr	r3, [pc, #40]	; (806c4 <pmc_enable_periph_clk+0x50>)
   8069a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8069e:	2301      	movs	r3, #1
   806a0:	4083      	lsls	r3, r0
   806a2:	4393      	bics	r3, r2
   806a4:	d00b      	beq.n	806be <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   806a6:	2301      	movs	r3, #1
   806a8:	fa03 f000 	lsl.w	r0, r3, r0
   806ac:	4b05      	ldr	r3, [pc, #20]	; (806c4 <pmc_enable_periph_clk+0x50>)
   806ae:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   806b2:	2000      	movs	r0, #0
   806b4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   806b6:	2001      	movs	r0, #1
   806b8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   806ba:	2000      	movs	r0, #0
   806bc:	4770      	bx	lr
   806be:	2000      	movs	r0, #0
}
   806c0:	4770      	bx	lr
   806c2:	bf00      	nop
   806c4:	400e0600 	.word	0x400e0600

000806c8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   806c8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   806ca:	0189      	lsls	r1, r1, #6
   806cc:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   806ce:	2402      	movs	r4, #2
   806d0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   806d2:	f04f 31ff 	mov.w	r1, #4294967295
   806d6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   806d8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   806da:	605a      	str	r2, [r3, #4]
}
   806dc:	bc10      	pop	{r4}
   806de:	4770      	bx	lr

000806e0 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   806e0:	0189      	lsls	r1, r1, #6
   806e2:	2305      	movs	r3, #5
   806e4:	5043      	str	r3, [r0, r1]
   806e6:	4770      	bx	lr

000806e8 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   806e8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   806ec:	6908      	ldr	r0, [r1, #16]
}
   806ee:	4770      	bx	lr

000806f0 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   806f0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   806f4:	614a      	str	r2, [r1, #20]
   806f6:	4770      	bx	lr

000806f8 <tc_write_rb>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RB = ul_value;
   806f8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   806fc:	618a      	str	r2, [r1, #24]
   806fe:	4770      	bx	lr

00080700 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80700:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80704:	61ca      	str	r2, [r1, #28]
   80706:	4770      	bx	lr

00080708 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80708:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   8070c:	624a      	str	r2, [r1, #36]	; 0x24
   8070e:	4770      	bx	lr

00080710 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80710:	e7fe      	b.n	80710 <Dummy_Handler>
   80712:	bf00      	nop

00080714 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80714:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80716:	4b1e      	ldr	r3, [pc, #120]	; (80790 <Reset_Handler+0x7c>)
   80718:	4a1e      	ldr	r2, [pc, #120]	; (80794 <Reset_Handler+0x80>)
   8071a:	429a      	cmp	r2, r3
   8071c:	d003      	beq.n	80726 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8071e:	4b1e      	ldr	r3, [pc, #120]	; (80798 <Reset_Handler+0x84>)
   80720:	4a1b      	ldr	r2, [pc, #108]	; (80790 <Reset_Handler+0x7c>)
   80722:	429a      	cmp	r2, r3
   80724:	d304      	bcc.n	80730 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80726:	4b1d      	ldr	r3, [pc, #116]	; (8079c <Reset_Handler+0x88>)
   80728:	4a1d      	ldr	r2, [pc, #116]	; (807a0 <Reset_Handler+0x8c>)
   8072a:	429a      	cmp	r2, r3
   8072c:	d30f      	bcc.n	8074e <Reset_Handler+0x3a>
   8072e:	e01a      	b.n	80766 <Reset_Handler+0x52>
   80730:	4917      	ldr	r1, [pc, #92]	; (80790 <Reset_Handler+0x7c>)
   80732:	4b1c      	ldr	r3, [pc, #112]	; (807a4 <Reset_Handler+0x90>)
   80734:	1a5b      	subs	r3, r3, r1
   80736:	f023 0303 	bic.w	r3, r3, #3
   8073a:	3304      	adds	r3, #4
   8073c:	4a15      	ldr	r2, [pc, #84]	; (80794 <Reset_Handler+0x80>)
   8073e:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   80740:	f852 0b04 	ldr.w	r0, [r2], #4
   80744:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80748:	429a      	cmp	r2, r3
   8074a:	d1f9      	bne.n	80740 <Reset_Handler+0x2c>
   8074c:	e7eb      	b.n	80726 <Reset_Handler+0x12>
   8074e:	4b16      	ldr	r3, [pc, #88]	; (807a8 <Reset_Handler+0x94>)
   80750:	4a16      	ldr	r2, [pc, #88]	; (807ac <Reset_Handler+0x98>)
   80752:	1ad2      	subs	r2, r2, r3
   80754:	f022 0203 	bic.w	r2, r2, #3
   80758:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8075a:	3b04      	subs	r3, #4
		*pDest++ = 0;
   8075c:	2100      	movs	r1, #0
   8075e:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80762:	4293      	cmp	r3, r2
   80764:	d1fb      	bne.n	8075e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80766:	4b12      	ldr	r3, [pc, #72]	; (807b0 <Reset_Handler+0x9c>)
   80768:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8076c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80770:	4910      	ldr	r1, [pc, #64]	; (807b4 <Reset_Handler+0xa0>)
   80772:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80774:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80778:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8077c:	d203      	bcs.n	80786 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8077e:	688b      	ldr	r3, [r1, #8]
   80780:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80784:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80786:	4b0c      	ldr	r3, [pc, #48]	; (807b8 <Reset_Handler+0xa4>)
   80788:	4798      	blx	r3

	/* Branch to main function */
	main();
   8078a:	4b0c      	ldr	r3, [pc, #48]	; (807bc <Reset_Handler+0xa8>)
   8078c:	4798      	blx	r3
   8078e:	e7fe      	b.n	8078e <Reset_Handler+0x7a>
   80790:	20070000 	.word	0x20070000
   80794:	00081060 	.word	0x00081060
   80798:	20070558 	.word	0x20070558
   8079c:	20070e90 	.word	0x20070e90
   807a0:	20070558 	.word	0x20070558
   807a4:	20070557 	.word	0x20070557
   807a8:	2007055c 	.word	0x2007055c
   807ac:	20070e93 	.word	0x20070e93
   807b0:	00080000 	.word	0x00080000
   807b4:	e000ed00 	.word	0xe000ed00
   807b8:	00080eed 	.word	0x00080eed
   807bc:	00080dd5 	.word	0x00080dd5

000807c0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   807c0:	4b3e      	ldr	r3, [pc, #248]	; (808bc <SystemCoreClockUpdate+0xfc>)
   807c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   807c4:	f003 0303 	and.w	r3, r3, #3
   807c8:	2b03      	cmp	r3, #3
   807ca:	d85f      	bhi.n	8088c <SystemCoreClockUpdate+0xcc>
   807cc:	e8df f003 	tbb	[pc, r3]
   807d0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   807d4:	4b3a      	ldr	r3, [pc, #232]	; (808c0 <SystemCoreClockUpdate+0x100>)
   807d6:	695b      	ldr	r3, [r3, #20]
   807d8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   807dc:	bf14      	ite	ne
   807de:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   807e2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   807e6:	4b37      	ldr	r3, [pc, #220]	; (808c4 <SystemCoreClockUpdate+0x104>)
   807e8:	601a      	str	r2, [r3, #0]
   807ea:	e04f      	b.n	8088c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   807ec:	4b33      	ldr	r3, [pc, #204]	; (808bc <SystemCoreClockUpdate+0xfc>)
   807ee:	6a1b      	ldr	r3, [r3, #32]
   807f0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   807f4:	d003      	beq.n	807fe <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   807f6:	4a34      	ldr	r2, [pc, #208]	; (808c8 <SystemCoreClockUpdate+0x108>)
   807f8:	4b32      	ldr	r3, [pc, #200]	; (808c4 <SystemCoreClockUpdate+0x104>)
   807fa:	601a      	str	r2, [r3, #0]
   807fc:	e046      	b.n	8088c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   807fe:	4a33      	ldr	r2, [pc, #204]	; (808cc <SystemCoreClockUpdate+0x10c>)
   80800:	4b30      	ldr	r3, [pc, #192]	; (808c4 <SystemCoreClockUpdate+0x104>)
   80802:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80804:	4b2d      	ldr	r3, [pc, #180]	; (808bc <SystemCoreClockUpdate+0xfc>)
   80806:	6a1b      	ldr	r3, [r3, #32]
   80808:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8080c:	2b10      	cmp	r3, #16
   8080e:	d002      	beq.n	80816 <SystemCoreClockUpdate+0x56>
   80810:	2b20      	cmp	r3, #32
   80812:	d004      	beq.n	8081e <SystemCoreClockUpdate+0x5e>
   80814:	e03a      	b.n	8088c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80816:	4a2e      	ldr	r2, [pc, #184]	; (808d0 <SystemCoreClockUpdate+0x110>)
   80818:	4b2a      	ldr	r3, [pc, #168]	; (808c4 <SystemCoreClockUpdate+0x104>)
   8081a:	601a      	str	r2, [r3, #0]
				break;
   8081c:	e036      	b.n	8088c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8081e:	4a2a      	ldr	r2, [pc, #168]	; (808c8 <SystemCoreClockUpdate+0x108>)
   80820:	4b28      	ldr	r3, [pc, #160]	; (808c4 <SystemCoreClockUpdate+0x104>)
   80822:	601a      	str	r2, [r3, #0]
				break;
   80824:	e032      	b.n	8088c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80826:	4b25      	ldr	r3, [pc, #148]	; (808bc <SystemCoreClockUpdate+0xfc>)
   80828:	6a1b      	ldr	r3, [r3, #32]
   8082a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8082e:	d003      	beq.n	80838 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80830:	4a25      	ldr	r2, [pc, #148]	; (808c8 <SystemCoreClockUpdate+0x108>)
   80832:	4b24      	ldr	r3, [pc, #144]	; (808c4 <SystemCoreClockUpdate+0x104>)
   80834:	601a      	str	r2, [r3, #0]
   80836:	e012      	b.n	8085e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80838:	4a24      	ldr	r2, [pc, #144]	; (808cc <SystemCoreClockUpdate+0x10c>)
   8083a:	4b22      	ldr	r3, [pc, #136]	; (808c4 <SystemCoreClockUpdate+0x104>)
   8083c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8083e:	4b1f      	ldr	r3, [pc, #124]	; (808bc <SystemCoreClockUpdate+0xfc>)
   80840:	6a1b      	ldr	r3, [r3, #32]
   80842:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80846:	2b10      	cmp	r3, #16
   80848:	d002      	beq.n	80850 <SystemCoreClockUpdate+0x90>
   8084a:	2b20      	cmp	r3, #32
   8084c:	d004      	beq.n	80858 <SystemCoreClockUpdate+0x98>
   8084e:	e006      	b.n	8085e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80850:	4a1f      	ldr	r2, [pc, #124]	; (808d0 <SystemCoreClockUpdate+0x110>)
   80852:	4b1c      	ldr	r3, [pc, #112]	; (808c4 <SystemCoreClockUpdate+0x104>)
   80854:	601a      	str	r2, [r3, #0]
				break;
   80856:	e002      	b.n	8085e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80858:	4a1b      	ldr	r2, [pc, #108]	; (808c8 <SystemCoreClockUpdate+0x108>)
   8085a:	4b1a      	ldr	r3, [pc, #104]	; (808c4 <SystemCoreClockUpdate+0x104>)
   8085c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8085e:	4b17      	ldr	r3, [pc, #92]	; (808bc <SystemCoreClockUpdate+0xfc>)
   80860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80862:	f003 0303 	and.w	r3, r3, #3
   80866:	2b02      	cmp	r3, #2
   80868:	d10d      	bne.n	80886 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8086a:	4a14      	ldr	r2, [pc, #80]	; (808bc <SystemCoreClockUpdate+0xfc>)
   8086c:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8086e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80870:	4814      	ldr	r0, [pc, #80]	; (808c4 <SystemCoreClockUpdate+0x104>)
   80872:	f3c3 410a 	ubfx	r1, r3, #16, #11
   80876:	6803      	ldr	r3, [r0, #0]
   80878:	fb01 3303 	mla	r3, r1, r3, r3
   8087c:	b2d2      	uxtb	r2, r2
   8087e:	fbb3 f3f2 	udiv	r3, r3, r2
   80882:	6003      	str	r3, [r0, #0]
   80884:	e002      	b.n	8088c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80886:	4a13      	ldr	r2, [pc, #76]	; (808d4 <SystemCoreClockUpdate+0x114>)
   80888:	4b0e      	ldr	r3, [pc, #56]	; (808c4 <SystemCoreClockUpdate+0x104>)
   8088a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8088c:	4b0b      	ldr	r3, [pc, #44]	; (808bc <SystemCoreClockUpdate+0xfc>)
   8088e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80890:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80894:	2b70      	cmp	r3, #112	; 0x70
   80896:	d107      	bne.n	808a8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80898:	4a0a      	ldr	r2, [pc, #40]	; (808c4 <SystemCoreClockUpdate+0x104>)
   8089a:	6813      	ldr	r3, [r2, #0]
   8089c:	490e      	ldr	r1, [pc, #56]	; (808d8 <SystemCoreClockUpdate+0x118>)
   8089e:	fba1 1303 	umull	r1, r3, r1, r3
   808a2:	085b      	lsrs	r3, r3, #1
   808a4:	6013      	str	r3, [r2, #0]
   808a6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   808a8:	4b04      	ldr	r3, [pc, #16]	; (808bc <SystemCoreClockUpdate+0xfc>)
   808aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   808ac:	4905      	ldr	r1, [pc, #20]	; (808c4 <SystemCoreClockUpdate+0x104>)
   808ae:	f3c3 1202 	ubfx	r2, r3, #4, #3
   808b2:	680b      	ldr	r3, [r1, #0]
   808b4:	40d3      	lsrs	r3, r2
   808b6:	600b      	str	r3, [r1, #0]
   808b8:	4770      	bx	lr
   808ba:	bf00      	nop
   808bc:	400e0600 	.word	0x400e0600
   808c0:	400e1a10 	.word	0x400e1a10
   808c4:	2007012c 	.word	0x2007012c
   808c8:	00b71b00 	.word	0x00b71b00
   808cc:	003d0900 	.word	0x003d0900
   808d0:	007a1200 	.word	0x007a1200
   808d4:	0e4e1c00 	.word	0x0e4e1c00
   808d8:	aaaaaaab 	.word	0xaaaaaaab

000808dc <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   808dc:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   808de:	2025      	movs	r0, #37	; 0x25
   808e0:	4b15      	ldr	r3, [pc, #84]	; (80938 <adc_initialize+0x5c>)
   808e2:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   808e4:	4c15      	ldr	r4, [pc, #84]	; (8093c <adc_initialize+0x60>)
   808e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   808ea:	4a15      	ldr	r2, [pc, #84]	; (80940 <adc_initialize+0x64>)
   808ec:	4915      	ldr	r1, [pc, #84]	; (80944 <adc_initialize+0x68>)
   808ee:	4620      	mov	r0, r4
   808f0:	4d15      	ldr	r5, [pc, #84]	; (80948 <adc_initialize+0x6c>)
   808f2:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   808f4:	2301      	movs	r3, #1
   808f6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   808fa:	4619      	mov	r1, r3
   808fc:	4620      	mov	r0, r4
   808fe:	4d13      	ldr	r5, [pc, #76]	; (8094c <adc_initialize+0x70>)
   80900:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);
   80902:	2100      	movs	r1, #0
   80904:	4620      	mov	r0, r4
   80906:	4b12      	ldr	r3, [pc, #72]	; (80950 <adc_initialize+0x74>)
   80908:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   8090a:	2200      	movs	r2, #0
   8090c:	4611      	mov	r1, r2
   8090e:	4620      	mov	r0, r4
   80910:	4b10      	ldr	r3, [pc, #64]	; (80954 <adc_initialize+0x78>)
   80912:	4798      	blx	r3
	adc_enable_tag(ADC);
   80914:	4620      	mov	r0, r4
   80916:	4b10      	ldr	r3, [pc, #64]	; (80958 <adc_initialize+0x7c>)
   80918:	4798      	blx	r3
   8091a:	2300      	movs	r3, #0
	
	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   8091c:	4c0f      	ldr	r4, [pc, #60]	; (8095c <adc_initialize+0x80>)
   8091e:	4619      	mov	r1, r3
		AdcData[i] = 0;
   80920:	480f      	ldr	r0, [pc, #60]	; (80960 <adc_initialize+0x84>)
	adc_enable_tag(ADC);
	
	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80922:	b2da      	uxtb	r2, r3
   80924:	2a04      	cmp	r2, #4
			AdcChannels[i] = 0;
   80926:	bf98      	it	ls
   80928:	54e1      	strbls	r1, [r4, r3]
		AdcData[i] = 0;
   8092a:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
   8092e:	3301      	adds	r3, #1
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
	adc_enable_tag(ADC);
	
	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80930:	2b0f      	cmp	r3, #15
   80932:	d1f6      	bne.n	80922 <adc_initialize+0x46>
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
		AdcData[i] = 0;
	}
}
   80934:	bd38      	pop	{r3, r4, r5, pc}
   80936:	bf00      	nop
   80938:	00080675 	.word	0x00080675
   8093c:	400c0000 	.word	0x400c0000
   80940:	000f4240 	.word	0x000f4240
   80944:	0a037a00 	.word	0x0a037a00
   80948:	00080151 	.word	0x00080151
   8094c:	000801a5 	.word	0x000801a5
   80950:	00080185 	.word	0x00080185
   80954:	00080195 	.word	0x00080195
   80958:	000801d5 	.word	0x000801d5
   8095c:	20070e88 	.word	0x20070e88
   80960:	20070e5c 	.word	0x20070e5c

00080964 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80968:	4689      	mov	r9, r1
   8096a:	4692      	mov	sl, r2
   8096c:	1e45      	subs	r5, r0, #1
   8096e:	2400      	movs	r4, #0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80970:	f8df 803c 	ldr.w	r8, [pc, #60]	; 809b0 <adc_turn_on_multiple_channels+0x4c>
   80974:	4f0c      	ldr	r7, [pc, #48]	; (809a8 <adc_turn_on_multiple_channels+0x44>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80976:	4e0d      	ldr	r6, [pc, #52]	; (809ac <adc_turn_on_multiple_channels+0x48>)
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80978:	f815 1f01 	ldrb.w	r1, [r5, #1]!
   8097c:	4640      	mov	r0, r8
   8097e:	47b8      	blx	r7
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80980:	782b      	ldrb	r3, [r5, #0]
   80982:	5533      	strb	r3, [r6, r4]
   80984:	3401      	adds	r4, #1
	}
}
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80986:	2c05      	cmp	r4, #5
   80988:	d1f6      	bne.n	80978 <adc_turn_on_multiple_channels+0x14>
		adc_enable_channel(ADC, ChannelNumber[i]);
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   8098a:	f1b9 0f00 	cmp.w	r9, #0
   8098e:	d008      	beq.n	809a2 <adc_turn_on_multiple_channels+0x3e>
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80990:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80994:	4806      	ldr	r0, [pc, #24]	; (809b0 <adc_turn_on_multiple_channels+0x4c>)
   80996:	4b07      	ldr	r3, [pc, #28]	; (809b4 <adc_turn_on_multiple_channels+0x50>)
   80998:	4798      	blx	r3
		enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   8099a:	4651      	mov	r1, sl
   8099c:	2025      	movs	r0, #37	; 0x25
   8099e:	4b06      	ldr	r3, [pc, #24]	; (809b8 <adc_turn_on_multiple_channels+0x54>)
   809a0:	4798      	blx	r3
   809a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   809a6:	bf00      	nop
   809a8:	000801c9 	.word	0x000801c9
   809ac:	20070e88 	.word	0x20070e88
   809b0:	400c0000 	.word	0x400c0000
   809b4:	000801e1 	.word	0x000801e1
   809b8:	00080a01 	.word	0x00080a01

000809bc <ADC_Handler>:
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   809bc:	4b06      	ldr	r3, [pc, #24]	; (809d8 <ADC_Handler+0x1c>)
   809be:	6a1b      	ldr	r3, [r3, #32]
   809c0:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber] = (0x0FFF & Result); // Discard channel number from results
   809c2:	0b19      	lsrs	r1, r3, #12
   809c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
   809c8:	4a04      	ldr	r2, [pc, #16]	; (809dc <ADC_Handler+0x20>)
   809ca:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	AdcFlag = TRUE;
   809ce:	2201      	movs	r2, #1
   809d0:	4b03      	ldr	r3, [pc, #12]	; (809e0 <ADC_Handler+0x24>)
   809d2:	701a      	strb	r2, [r3, #0]
   809d4:	4770      	bx	lr
   809d6:	bf00      	nop
   809d8:	400c0000 	.word	0x400c0000
   809dc:	20070e5c 	.word	0x20070e5c
   809e0:	20070e86 	.word	0x20070e86

000809e4 <global_init>:
#include "global.h"

void global_init(void)
{
	// TODO: Read from EEPROM
	GlobalTimerFreqADCScaler = 1;
   809e4:	2301      	movs	r3, #1
   809e6:	4a03      	ldr	r2, [pc, #12]	; (809f4 <global_init+0x10>)
   809e8:	8013      	strh	r3, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   809ea:	4a03      	ldr	r2, [pc, #12]	; (809f8 <global_init+0x14>)
   809ec:	8013      	strh	r3, [r2, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   809ee:	4a03      	ldr	r2, [pc, #12]	; (809fc <global_init+0x18>)
   809f0:	8013      	strh	r3, [r2, #0]
   809f2:	4770      	bx	lr
   809f4:	20070e7c 	.word	0x20070e7c
   809f8:	20070e7a 	.word	0x20070e7a
   809fc:	20070e84 	.word	0x20070e84

00080a00 <enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void enable_interrupt_vector(uint32_t irqn, uint32_t priority)
{
   80a00:	b410      	push	{r4}
	NVIC_DisableIRQ(irqn);
   80a02:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   80a04:	b2c0      	uxtb	r0, r0
   80a06:	f000 041f 	and.w	r4, r0, #31
   80a0a:	2301      	movs	r3, #1
   80a0c:	fa03 f404 	lsl.w	r4, r3, r4
   80a10:	0953      	lsrs	r3, r2, #5
   80a12:	009b      	lsls	r3, r3, #2
   80a14:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a18:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   80a1c:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   80a20:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   80a24:	2a00      	cmp	r2, #0
   80a26:	da06      	bge.n	80a36 <enable_interrupt_vector+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   80a28:	f000 000f 	and.w	r0, r0, #15
   80a2c:	0109      	lsls	r1, r1, #4
   80a2e:	b2c9      	uxtb	r1, r1
   80a30:	4a06      	ldr	r2, [pc, #24]	; (80a4c <enable_interrupt_vector+0x4c>)
   80a32:	5411      	strb	r1, [r2, r0]
   80a34:	e007      	b.n	80a46 <enable_interrupt_vector+0x46>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   80a36:	0109      	lsls	r1, r1, #4
   80a38:	b2c9      	uxtb	r1, r1
   80a3a:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80a3e:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   80a42:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80a46:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(irqn);
	NVIC_SetPriority(irqn, priority); 
	NVIC_EnableIRQ(irqn);
   80a48:	bc10      	pop	{r4}
   80a4a:	4770      	bx	lr
   80a4c:	e000ed14 	.word	0xe000ed14

00080a50 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   80a50:	2808      	cmp	r0, #8
   80a52:	d833      	bhi.n	80abc <timer_init+0x6c>
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
}

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
   80a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80a58:	461f      	mov	r7, r3
   80a5a:	4616      	mov	r6, r2
   80a5c:	4688      	mov	r8, r1
   80a5e:	4605      	mov	r5, r0
	// Check if the programmer is screwed
	if (TimerChannel > 8)
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   80a60:	f100 0a1b 	add.w	sl, r0, #27
   80a64:	4650      	mov	r0, sl
   80a66:	4b16      	ldr	r3, [pc, #88]	; (80ac0 <timer_init+0x70>)
   80a68:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   80a6a:	2d02      	cmp	r5, #2
   80a6c:	d906      	bls.n	80a7c <timer_init+0x2c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   80a6e:	4b15      	ldr	r3, [pc, #84]	; (80ac4 <timer_init+0x74>)
   80a70:	4a15      	ldr	r2, [pc, #84]	; (80ac8 <timer_init+0x78>)
   80a72:	2d05      	cmp	r5, #5
   80a74:	bf94      	ite	ls
   80a76:	4691      	movls	r9, r2
   80a78:	4699      	movhi	r9, r3
   80a7a:	e001      	b.n	80a80 <timer_init+0x30>
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
		Timer = TC0; 
   80a7c:	f8df 9064 	ldr.w	r9, [pc, #100]	; 80ae4 <timer_init+0x94>
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   80a80:	4c12      	ldr	r4, [pc, #72]	; (80acc <timer_init+0x7c>)
   80a82:	fba4 3405 	umull	r3, r4, r4, r5
   80a86:	0864      	lsrs	r4, r4, #1
   80a88:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   80a8c:	1b2c      	subs	r4, r5, r4
   80a8e:	4642      	mov	r2, r8
   80a90:	4621      	mov	r1, r4
   80a92:	4648      	mov	r0, r9
   80a94:	4b0e      	ldr	r3, [pc, #56]	; (80ad0 <timer_init+0x80>)
   80a96:	4798      	blx	r3
	
	enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   80a98:	4639      	mov	r1, r7
   80a9a:	4650      	mov	r0, sl
   80a9c:	4b0d      	ldr	r3, [pc, #52]	; (80ad4 <timer_init+0x84>)
   80a9e:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   80aa0:	4632      	mov	r2, r6
   80aa2:	4621      	mov	r1, r4
   80aa4:	4648      	mov	r0, r9
   80aa6:	4b0c      	ldr	r3, [pc, #48]	; (80ad8 <timer_init+0x88>)
   80aa8:	4798      	blx	r3
	
	tc_start(Timer, (TimerChannel%3));
   80aaa:	4621      	mov	r1, r4
   80aac:	4648      	mov	r0, r9
   80aae:	4b0b      	ldr	r3, [pc, #44]	; (80adc <timer_init+0x8c>)
   80ab0:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   80ab2:	2200      	movs	r2, #0
   80ab4:	4b0a      	ldr	r3, [pc, #40]	; (80ae0 <timer_init+0x90>)
   80ab6:	701a      	strb	r2, [r3, #0]
   80ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80abc:	4770      	bx	lr
   80abe:	bf00      	nop
   80ac0:	00080675 	.word	0x00080675
   80ac4:	40088000 	.word	0x40088000
   80ac8:	40084000 	.word	0x40084000
   80acc:	aaaaaaab 	.word	0xaaaaaaab
   80ad0:	000806c9 	.word	0x000806c9
   80ad4:	00080a01 	.word	0x00080a01
   80ad8:	00080709 	.word	0x00080709
   80adc:	000806e1 	.word	0x000806e1
   80ae0:	20070604 	.word	0x20070604
   80ae4:	40080000 	.word	0x40080000

00080ae8 <TC0_Handler>:
	CPCS: RC Compare Status                                             */
/************************************************************************/

// CYLINDER_1_TIMER
void TC0_Handler(void)
{
   80ae8:	4770      	bx	lr
   80aea:	bf00      	nop

00080aec <TC1_Handler>:
	
}
// CYLINDER_2_TIMER
void TC1_Handler(void)
{
   80aec:	4770      	bx	lr
   80aee:	bf00      	nop

00080af0 <TC2_Handler>:
	
}
// CYLINDER_3_TIMER
void TC2_Handler(void)
{
   80af0:	4770      	bx	lr
   80af2:	bf00      	nop

00080af4 <TC3_Handler>:
	
}
// CYLINDER_4_TIMER
void TC3_Handler(void)
{
   80af4:	4770      	bx	lr
   80af6:	bf00      	nop

00080af8 <TC4_Handler>:
	
}
// CYLINDER_5_TIMER
void TC4_Handler(void)
{
   80af8:	4770      	bx	lr
   80afa:	bf00      	nop

00080afc <TC5_Handler>:
	
}
// CYLINDER_6_TIMER
void TC5_Handler(void)
{
   80afc:	4770      	bx	lr
   80afe:	bf00      	nop

00080b00 <TC6_Handler>:
	
}
// CYLINDER_7_TIMER
void TC6_Handler(void)
{
   80b00:	4770      	bx	lr
   80b02:	bf00      	nop

00080b04 <TC7_Handler>:
	
}
// CYLINDER_8_TIMER
void TC7_Handler(void)
{
   80b04:	4770      	bx	lr
   80b06:	bf00      	nop

00080b08 <TC8_Handler>:
	
}
// GLOBAL_TIMER
void TC8_Handler(void)
{
   80b08:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = tc_read_cv(TC2, 2);
   80b0a:	4c25      	ldr	r4, [pc, #148]	; (80ba0 <TC8_Handler+0x98>)
   80b0c:	2102      	movs	r1, #2
   80b0e:	4620      	mov	r0, r4
   80b10:	4b24      	ldr	r3, [pc, #144]	; (80ba4 <TC8_Handler+0x9c>)
   80b12:	4798      	blx	r3
   80b14:	4605      	mov	r5, r0
	// Read the current TC8 Status, Compare or overflow
	uint32_t tc_status = TC2->TC_CHANNEL[2].TC_SR;
   80b16:	f8d4 40a0 	ldr.w	r4, [r4, #160]	; 0xa0
	if (tc_status & TC_SR_CPAS)
   80b1a:	f014 0f04 	tst.w	r4, #4
   80b1e:	d00c      	beq.n	80b3a <TC8_Handler+0x32>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   80b20:	4b21      	ldr	r3, [pc, #132]	; (80ba8 <TC8_Handler+0xa0>)
   80b22:	881a      	ldrh	r2, [r3, #0]
   80b24:	4b21      	ldr	r3, [pc, #132]	; (80bac <TC8_Handler+0xa4>)
   80b26:	fb93 f2f2 	sdiv	r2, r3, r2
   80b2a:	4402      	add	r2, r0
   80b2c:	2102      	movs	r1, #2
   80b2e:	481c      	ldr	r0, [pc, #112]	; (80ba0 <TC8_Handler+0x98>)
   80b30:	4b1f      	ldr	r3, [pc, #124]	; (80bb0 <TC8_Handler+0xa8>)
   80b32:	4798      	blx	r3
		adc_start(ADC);
   80b34:	481f      	ldr	r0, [pc, #124]	; (80bb4 <TC8_Handler+0xac>)
   80b36:	4b20      	ldr	r3, [pc, #128]	; (80bb8 <TC8_Handler+0xb0>)
   80b38:	4798      	blx	r3
		//uart_transfer('a');
	}
	if (tc_status & TC_SR_CPBS)
   80b3a:	f014 0f08 	tst.w	r4, #8
   80b3e:	d009      	beq.n	80b54 <TC8_Handler+0x4c>
	{
		tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
   80b40:	4b1e      	ldr	r3, [pc, #120]	; (80bbc <TC8_Handler+0xb4>)
   80b42:	881a      	ldrh	r2, [r3, #0]
   80b44:	4b19      	ldr	r3, [pc, #100]	; (80bac <TC8_Handler+0xa4>)
   80b46:	fb93 f2f2 	sdiv	r2, r3, r2
   80b4a:	442a      	add	r2, r5
   80b4c:	2102      	movs	r1, #2
   80b4e:	4814      	ldr	r0, [pc, #80]	; (80ba0 <TC8_Handler+0x98>)
   80b50:	4b1b      	ldr	r3, [pc, #108]	; (80bc0 <TC8_Handler+0xb8>)
   80b52:	4798      	blx	r3
		// TODO: START UART
		//uart_transfer('b');
	}
	if (tc_status & TC_SR_CPCS)
   80b54:	f014 0f10 	tst.w	r4, #16
   80b58:	d009      	beq.n	80b6e <TC8_Handler+0x66>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
   80b5a:	4b1a      	ldr	r3, [pc, #104]	; (80bc4 <TC8_Handler+0xbc>)
   80b5c:	881a      	ldrh	r2, [r3, #0]
   80b5e:	4b13      	ldr	r3, [pc, #76]	; (80bac <TC8_Handler+0xa4>)
   80b60:	fb93 f2f2 	sdiv	r2, r3, r2
   80b64:	442a      	add	r2, r5
   80b66:	2102      	movs	r1, #2
   80b68:	480d      	ldr	r0, [pc, #52]	; (80ba0 <TC8_Handler+0x98>)
   80b6a:	4b17      	ldr	r3, [pc, #92]	; (80bc8 <TC8_Handler+0xc0>)
   80b6c:	4798      	blx	r3
	}
	if (tc_status & TC_SR_COVFS)
   80b6e:	f014 0f01 	tst.w	r4, #1
   80b72:	d014      	beq.n	80b9e <TC8_Handler+0x96>
	{
		TC8_Overflow = TRUE;
   80b74:	2201      	movs	r2, #1
   80b76:	4b15      	ldr	r3, [pc, #84]	; (80bcc <TC8_Handler+0xc4>)
   80b78:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   80b7a:	4b0b      	ldr	r3, [pc, #44]	; (80ba8 <TC8_Handler+0xa0>)
   80b7c:	881a      	ldrh	r2, [r3, #0]
   80b7e:	4d0b      	ldr	r5, [pc, #44]	; (80bac <TC8_Handler+0xa4>)
   80b80:	4c07      	ldr	r4, [pc, #28]	; (80ba0 <TC8_Handler+0x98>)
   80b82:	fb95 f2f2 	sdiv	r2, r5, r2
   80b86:	2102      	movs	r1, #2
   80b88:	4620      	mov	r0, r4
   80b8a:	4b09      	ldr	r3, [pc, #36]	; (80bb0 <TC8_Handler+0xa8>)
   80b8c:	4798      	blx	r3
		tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
   80b8e:	4b0b      	ldr	r3, [pc, #44]	; (80bbc <TC8_Handler+0xb4>)
   80b90:	881a      	ldrh	r2, [r3, #0]
   80b92:	fb95 f2f2 	sdiv	r2, r5, r2
   80b96:	2102      	movs	r1, #2
   80b98:	4620      	mov	r0, r4
   80b9a:	4b09      	ldr	r3, [pc, #36]	; (80bc0 <TC8_Handler+0xb8>)
   80b9c:	4798      	blx	r3
   80b9e:	bd38      	pop	{r3, r4, r5, pc}
   80ba0:	40088000 	.word	0x40088000
   80ba4:	000806e9 	.word	0x000806e9
   80ba8:	20070e7c 	.word	0x20070e7c
   80bac:	00280de8 	.word	0x00280de8
   80bb0:	000806f1 	.word	0x000806f1
   80bb4:	400c0000 	.word	0x400c0000
   80bb8:	000801c1 	.word	0x000801c1
   80bbc:	20070e7a 	.word	0x20070e7a
   80bc0:	000806f9 	.word	0x000806f9
   80bc4:	20070e84 	.word	0x20070e84
   80bc8:	00080701 	.word	0x00080701
   80bcc:	20070604 	.word	0x20070604

00080bd0 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   80bd0:	f44f 7280 	mov.w	r2, #256	; 0x100
   80bd4:	4b07      	ldr	r3, [pc, #28]	; (80bf4 <uart_init+0x24>)
   80bd6:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80bd8:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80bdc:	2250      	movs	r2, #80	; 0x50
   80bde:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   80be0:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80be4:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   80be6:	222d      	movs	r2, #45	; 0x2d
   80be8:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   80bea:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80bee:	60da      	str	r2, [r3, #12]
   80bf0:	4770      	bx	lr
   80bf2:	bf00      	nop
   80bf4:	400e0600 	.word	0x400e0600

00080bf8 <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   80bf8:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   80bfa:	210c      	movs	r1, #12
   80bfc:	2008      	movs	r0, #8
   80bfe:	4b0b      	ldr	r3, [pc, #44]	; (80c2c <uart_tx_interrupt_init+0x34>)
   80c00:	4798      	blx	r3
   80c02:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   80c04:	480a      	ldr	r0, [pc, #40]	; (80c30 <uart_tx_interrupt_init+0x38>)
   80c06:	461a      	mov	r2, r3
		RxString[i] = NULL;
   80c08:	490a      	ldr	r1, [pc, #40]	; (80c34 <uart_tx_interrupt_init+0x3c>)
	enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   80c0a:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   80c0c:	54ca      	strb	r2, [r1, r3]
   80c0e:	3301      	adds	r3, #1
	//UART->UART_IER = UART_IER_TXRDY;
	
	enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   80c10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   80c14:	d1f9      	bne.n	80c0a <uart_tx_interrupt_init+0x12>
	{
		TxString[i] = NULL;
		RxString[i] = NULL;
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   80c16:	2300      	movs	r3, #0
   80c18:	4a07      	ldr	r2, [pc, #28]	; (80c38 <uart_tx_interrupt_init+0x40>)
   80c1a:	8013      	strh	r3, [r2, #0]
   80c1c:	4a07      	ldr	r2, [pc, #28]	; (80c3c <uart_tx_interrupt_init+0x44>)
   80c1e:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   80c20:	4a07      	ldr	r2, [pc, #28]	; (80c40 <uart_tx_interrupt_init+0x48>)
   80c22:	8013      	strh	r3, [r2, #0]
   80c24:	4a07      	ldr	r2, [pc, #28]	; (80c44 <uart_tx_interrupt_init+0x4c>)
   80c26:	8013      	strh	r3, [r2, #0]
   80c28:	bd08      	pop	{r3, pc}
   80c2a:	bf00      	nop
   80c2c:	00080a01 	.word	0x00080a01
   80c30:	20070608 	.word	0x20070608
   80c34:	20070a48 	.word	0x20070a48
   80c38:	20070600 	.word	0x20070600
   80c3c:	20070602 	.word	0x20070602
   80c40:	20070e48 	.word	0x20070e48
   80c44:	20070e5a 	.word	0x20070e5a

00080c48 <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   80c48:	7803      	ldrb	r3, [r0, #0]
   80c4a:	b303      	cbz	r3, 80c8e <uart_interrupt_transfer+0x46>
   80c4c:	4b12      	ldr	r3, [pc, #72]	; (80c98 <uart_interrupt_transfer+0x50>)
   80c4e:	881b      	ldrh	r3, [r3, #0]
   80c50:	b29b      	uxth	r3, r3
   80c52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   80c56:	d21a      	bcs.n	80c8e <uart_interrupt_transfer+0x46>
	TxStringHead = TxStringTail = 0;
	RxStringHead = RxStringTail = 0;
}

void uart_interrupt_transfer(char * str)
{
   80c58:	b470      	push	{r4, r5, r6}
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   80c5a:	4605      	mov	r5, r0
   80c5c:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   80c5e:	4c0e      	ldr	r4, [pc, #56]	; (80c98 <uart_interrupt_transfer+0x50>)
   80c60:	4e0e      	ldr	r6, [pc, #56]	; (80c9c <uart_interrupt_transfer+0x54>)
   80c62:	8822      	ldrh	r2, [r4, #0]
   80c64:	b292      	uxth	r2, r2
   80c66:	1c51      	adds	r1, r2, #1
   80c68:	b289      	uxth	r1, r1
   80c6a:	8021      	strh	r1, [r4, #0]
   80c6c:	3301      	adds	r3, #1
   80c6e:	b29b      	uxth	r3, r3
   80c70:	7829      	ldrb	r1, [r5, #0]
   80c72:	54b1      	strb	r1, [r6, r2]
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   80c74:	18c5      	adds	r5, r0, r3
   80c76:	5cc2      	ldrb	r2, [r0, r3]
   80c78:	b122      	cbz	r2, 80c84 <uart_interrupt_transfer+0x3c>
   80c7a:	8822      	ldrh	r2, [r4, #0]
   80c7c:	b292      	uxth	r2, r2
   80c7e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   80c82:	d3ee      	bcc.n	80c62 <uart_interrupt_transfer+0x1a>
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
   80c84:	2202      	movs	r2, #2
   80c86:	4b06      	ldr	r3, [pc, #24]	; (80ca0 <uart_interrupt_transfer+0x58>)
   80c88:	609a      	str	r2, [r3, #8]
}
   80c8a:	bc70      	pop	{r4, r5, r6}
   80c8c:	4770      	bx	lr
void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
		TxString[TxStringHead++] = str[i++];
	UART->UART_IER = UART_IER_TXRDY;
   80c8e:	2202      	movs	r2, #2
   80c90:	4b03      	ldr	r3, [pc, #12]	; (80ca0 <uart_interrupt_transfer+0x58>)
   80c92:	609a      	str	r2, [r3, #8]
   80c94:	4770      	bx	lr
   80c96:	bf00      	nop
   80c98:	20070602 	.word	0x20070602
   80c9c:	20070608 	.word	0x20070608
   80ca0:	400e0800 	.word	0x400e0800

00080ca4 <uart_rx_interrupt_init>:
}

void uart_rx_interrupt_init(void)
{
   80ca4:	b508      	push	{r3, lr}
	enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   80ca6:	210c      	movs	r1, #12
   80ca8:	2008      	movs	r0, #8
   80caa:	4b03      	ldr	r3, [pc, #12]	; (80cb8 <uart_rx_interrupt_init+0x14>)
   80cac:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   80cae:	2201      	movs	r2, #1
   80cb0:	4b02      	ldr	r3, [pc, #8]	; (80cbc <uart_rx_interrupt_init+0x18>)
   80cb2:	609a      	str	r2, [r3, #8]
   80cb4:	bd08      	pop	{r3, pc}
   80cb6:	bf00      	nop
   80cb8:	00080a01 	.word	0x00080a01
   80cbc:	400e0800 	.word	0x400e0800

00080cc0 <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   80cc0:	4b11      	ldr	r3, [pc, #68]	; (80d08 <uart_rx_read_buffer+0x48>)
   80cc2:	881a      	ldrh	r2, [r3, #0]
   80cc4:	b292      	uxth	r2, r2
   80cc6:	4b11      	ldr	r3, [pc, #68]	; (80d0c <uart_rx_read_buffer+0x4c>)
   80cc8:	881b      	ldrh	r3, [r3, #0]
   80cca:	b29b      	uxth	r3, r3
   80ccc:	429a      	cmp	r2, r3
   80cce:	d105      	bne.n	80cdc <uart_rx_read_buffer+0x1c>
	{
		RxStringTail = RxStringHead = 0;
   80cd0:	2300      	movs	r3, #0
   80cd2:	4a0e      	ldr	r2, [pc, #56]	; (80d0c <uart_rx_read_buffer+0x4c>)
   80cd4:	8013      	strh	r3, [r2, #0]
   80cd6:	4a0c      	ldr	r2, [pc, #48]	; (80d08 <uart_rx_read_buffer+0x48>)
   80cd8:	8013      	strh	r3, [r2, #0]
   80cda:	4770      	bx	lr
	enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
	UART->UART_IER = UART_IER_RXRDY;
}

void uart_rx_read_buffer(void)
{
   80cdc:	b510      	push	{r4, lr}
	if (RxStringTail == RxStringHead)
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	uint8_t read = RxString[RxStringTail++];
   80cde:	490a      	ldr	r1, [pc, #40]	; (80d08 <uart_rx_read_buffer+0x48>)
   80ce0:	880b      	ldrh	r3, [r1, #0]
   80ce2:	b29b      	uxth	r3, r3
   80ce4:	1c5a      	adds	r2, r3, #1
   80ce6:	b292      	uxth	r2, r2
   80ce8:	800a      	strh	r2, [r1, #0]
   80cea:	4a09      	ldr	r2, [pc, #36]	; (80d10 <uart_rx_read_buffer+0x50>)
   80cec:	5cd4      	ldrb	r4, [r2, r3]
   80cee:	b2e4      	uxtb	r4, r4
	pio_set(PIOC, IGN1_OUT);
   80cf0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   80cf4:	4807      	ldr	r0, [pc, #28]	; (80d14 <uart_rx_read_buffer+0x54>)
   80cf6:	4b08      	ldr	r3, [pc, #32]	; (80d18 <uart_rx_read_buffer+0x58>)
   80cf8:	4798      	blx	r3
	if (read == 'A')
   80cfa:	2c41      	cmp	r4, #65	; 0x41
   80cfc:	d102      	bne.n	80d04 <uart_rx_read_buffer+0x44>
	{
		uart_interrupt_transfer("ER");
   80cfe:	4807      	ldr	r0, [pc, #28]	; (80d1c <uart_rx_read_buffer+0x5c>)
   80d00:	4b07      	ldr	r3, [pc, #28]	; (80d20 <uart_rx_read_buffer+0x60>)
   80d02:	4798      	blx	r3
   80d04:	bd10      	pop	{r4, pc}
   80d06:	bf00      	nop
   80d08:	20070e48 	.word	0x20070e48
   80d0c:	20070e5a 	.word	0x20070e5a
   80d10:	20070a48 	.word	0x20070a48
   80d14:	400e1200 	.word	0x400e1200
   80d18:	000802c9 	.word	0x000802c9
   80d1c:	00081028 	.word	0x00081028
   80d20:	00080c49 	.word	0x00080c49

00080d24 <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   80d24:	4b1e      	ldr	r3, [pc, #120]	; (80da0 <UART_Handler+0x7c>)
   80d26:	695b      	ldr	r3, [r3, #20]
	
	// Transmit data from buffer
	if (status & UART_SR_TXRDY)
   80d28:	f013 0f02 	tst.w	r3, #2
   80d2c:	d019      	beq.n	80d62 <UART_Handler+0x3e>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   80d2e:	491d      	ldr	r1, [pc, #116]	; (80da4 <UART_Handler+0x80>)
   80d30:	880a      	ldrh	r2, [r1, #0]
   80d32:	b292      	uxth	r2, r2
   80d34:	481c      	ldr	r0, [pc, #112]	; (80da8 <UART_Handler+0x84>)
   80d36:	5c82      	ldrb	r2, [r0, r2]
   80d38:	b2d2      	uxtb	r2, r2
   80d3a:	4819      	ldr	r0, [pc, #100]	; (80da0 <UART_Handler+0x7c>)
   80d3c:	61c2      	str	r2, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   80d3e:	880a      	ldrh	r2, [r1, #0]
   80d40:	3201      	adds	r2, #1
   80d42:	b292      	uxth	r2, r2
   80d44:	800a      	strh	r2, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   80d46:	8809      	ldrh	r1, [r1, #0]
   80d48:	b289      	uxth	r1, r1
   80d4a:	4a18      	ldr	r2, [pc, #96]	; (80dac <UART_Handler+0x88>)
   80d4c:	8812      	ldrh	r2, [r2, #0]
   80d4e:	b292      	uxth	r2, r2
   80d50:	4291      	cmp	r1, r2
   80d52:	d306      	bcc.n	80d62 <UART_Handler+0x3e>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   80d54:	2200      	movs	r2, #0
   80d56:	4915      	ldr	r1, [pc, #84]	; (80dac <UART_Handler+0x88>)
   80d58:	800a      	strh	r2, [r1, #0]
   80d5a:	4912      	ldr	r1, [pc, #72]	; (80da4 <UART_Handler+0x80>)
   80d5c:	800a      	strh	r2, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   80d5e:	2102      	movs	r1, #2
   80d60:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   80d62:	f013 0f01 	tst.w	r3, #1
   80d66:	d019      	beq.n	80d9c <UART_Handler+0x78>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   80d68:	4a0d      	ldr	r2, [pc, #52]	; (80da0 <UART_Handler+0x7c>)
   80d6a:	6992      	ldr	r2, [r2, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   80d6c:	f013 0fa0 	tst.w	r3, #160	; 0xa0
   80d70:	d004      	beq.n	80d7c <UART_Handler+0x58>
		{
			// TODO: Send an error to computer
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
   80d72:	f44f 7280 	mov.w	r2, #256	; 0x100
   80d76:	4b0a      	ldr	r3, [pc, #40]	; (80da0 <UART_Handler+0x7c>)
   80d78:	601a      	str	r2, [r3, #0]
			return;
   80d7a:	4770      	bx	lr
		}
		
		RxString[RxStringHead++] = receive;
   80d7c:	490c      	ldr	r1, [pc, #48]	; (80db0 <UART_Handler+0x8c>)
   80d7e:	880b      	ldrh	r3, [r1, #0]
   80d80:	b29b      	uxth	r3, r3
   80d82:	1c58      	adds	r0, r3, #1
   80d84:	b280      	uxth	r0, r0
   80d86:	8008      	strh	r0, [r1, #0]
	}
	if (status & UART_SR_RXRDY)
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   80d88:	b2d2      	uxtb	r2, r2
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   80d8a:	480a      	ldr	r0, [pc, #40]	; (80db4 <UART_Handler+0x90>)
   80d8c:	54c2      	strb	r2, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   80d8e:	880b      	ldrh	r3, [r1, #0]
   80d90:	b29b      	uxth	r3, r3
   80d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   80d96:	d301      	bcc.n	80d9c <UART_Handler+0x78>
		{
			RxStringHead = 0;
   80d98:	2200      	movs	r2, #0
   80d9a:	800a      	strh	r2, [r1, #0]
   80d9c:	4770      	bx	lr
   80d9e:	bf00      	nop
   80da0:	400e0800 	.word	0x400e0800
   80da4:	20070600 	.word	0x20070600
   80da8:	20070608 	.word	0x20070608
   80dac:	20070602 	.word	0x20070602
   80db0:	20070e5a 	.word	0x20070e5a
   80db4:	20070a48 	.word	0x20070a48

00080db8 <waste_of_time_delay>:
#include <asf.h>
#include "include/global.h"

void waste_of_time_delay(uint32_t delay)
{
	for (uint32_t i = 0; i < delay; i++)
   80db8:	4601      	mov	r1, r0
   80dba:	2200      	movs	r2, #0
   80dbc:	b938      	cbnz	r0, 80dce <waste_of_time_delay+0x16>
   80dbe:	4770      	bx	lr
	{
		for (uint32_t j = 0; j < 1978; j++)
		{
			__asm__("nop");
   80dc0:	bf00      	nop

void waste_of_time_delay(uint32_t delay)
{
	for (uint32_t i = 0; i < delay; i++)
	{
		for (uint32_t j = 0; j < 1978; j++)
   80dc2:	3b01      	subs	r3, #1
   80dc4:	d1fc      	bne.n	80dc0 <waste_of_time_delay+0x8>
#include <asf.h>
#include "include/global.h"

void waste_of_time_delay(uint32_t delay)
{
	for (uint32_t i = 0; i < delay; i++)
   80dc6:	3201      	adds	r2, #1
   80dc8:	4291      	cmp	r1, r2
   80dca:	d100      	bne.n	80dce <waste_of_time_delay+0x16>
   80dcc:	4770      	bx	lr
 */
#include <asf.h>
#include "include/global.h"

void waste_of_time_delay(uint32_t delay)
{
   80dce:	f240 73ba 	movw	r3, #1978	; 0x7ba
   80dd2:	e7f5      	b.n	80dc0 <waste_of_time_delay+0x8>

00080dd4 <main>:
}

#define test 13

int main (void)
{
   80dd4:	b570      	push	{r4, r5, r6, lr}
   80dd6:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   80dd8:	4b2d      	ldr	r3, [pc, #180]	; (80e90 <main+0xbc>)
   80dda:	4798      	blx	r3
	board_init();
   80ddc:	4b2d      	ldr	r3, [pc, #180]	; (80e94 <main+0xc0>)
   80dde:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   80de0:	200d      	movs	r0, #13
   80de2:	4b2d      	ldr	r3, [pc, #180]	; (80e98 <main+0xc4>)
   80de4:	4798      	blx	r3
	// Configure pin as output
	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
   80de6:	4d2d      	ldr	r5, [pc, #180]	; (80e9c <main+0xc8>)
   80de8:	2400      	movs	r4, #0
   80dea:	9400      	str	r4, [sp, #0]
   80dec:	4623      	mov	r3, r4
   80dee:	4622      	mov	r2, r4
   80df0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   80df4:	4628      	mov	r0, r5
   80df6:	4e2a      	ldr	r6, [pc, #168]	; (80ea0 <main+0xcc>)
   80df8:	47b0      	blx	r6
	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
   80dfa:	9400      	str	r4, [sp, #0]
   80dfc:	4623      	mov	r3, r4
   80dfe:	4622      	mov	r2, r4
   80e00:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   80e04:	4628      	mov	r0, r5
   80e06:	47b0      	blx	r6
	
	pio_clear(PIOC, IGN1_OUT);
   80e08:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   80e0c:	4628      	mov	r0, r5
   80e0e:	4c25      	ldr	r4, [pc, #148]	; (80ea4 <main+0xd0>)
   80e10:	47a0      	blx	r4
	pio_clear(PIOC, IGN2_OUT);
   80e12:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   80e16:	4628      	mov	r0, r5
   80e18:	47a0      	blx	r4
	
	
	// Initialize necessary global parameters
	global_init();
   80e1a:	4b23      	ldr	r3, [pc, #140]	; (80ea8 <main+0xd4>)
   80e1c:	4798      	blx	r3
	// Initialize UART communication
	uart_init();
   80e1e:	4b23      	ldr	r3, [pc, #140]	; (80eac <main+0xd8>)
   80e20:	4798      	blx	r3
	// Initialize Analog to Digital Converter
	adc_initialize();
   80e22:	4b23      	ldr	r3, [pc, #140]	; (80eb0 <main+0xdc>)
   80e24:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {4, 6, 1, 2, 12};
   80e26:	4b23      	ldr	r3, [pc, #140]	; (80eb4 <main+0xe0>)
   80e28:	6818      	ldr	r0, [r3, #0]
   80e2a:	9002      	str	r0, [sp, #8]
   80e2c:	791b      	ldrb	r3, [r3, #4]
   80e2e:	f88d 300c 	strb.w	r3, [sp, #12]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   80e32:	220a      	movs	r2, #10
   80e34:	2101      	movs	r1, #1
   80e36:	a802      	add	r0, sp, #8
   80e38:	4b1f      	ldr	r3, [pc, #124]	; (80eb8 <main+0xe4>)
   80e3a:	4798      	blx	r3
	adc_start(ADC);
   80e3c:	481f      	ldr	r0, [pc, #124]	; (80ebc <main+0xe8>)
   80e3e:	4b20      	ldr	r3, [pc, #128]	; (80ec0 <main+0xec>)
   80e40:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS, TC8_PRIORITY);
   80e42:	2309      	movs	r3, #9
   80e44:	2205      	movs	r2, #5
   80e46:	f248 0102 	movw	r1, #32770	; 0x8002
   80e4a:	2008      	movs	r0, #8
   80e4c:	4c1d      	ldr	r4, [pc, #116]	; (80ec4 <main+0xf0>)
   80e4e:	47a0      	blx	r4
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   80e50:	4b1d      	ldr	r3, [pc, #116]	; (80ec8 <main+0xf4>)
   80e52:	881b      	ldrh	r3, [r3, #0]
   80e54:	4a1d      	ldr	r2, [pc, #116]	; (80ecc <main+0xf8>)
   80e56:	fb92 f2f3 	sdiv	r2, r2, r3
   80e5a:	2102      	movs	r1, #2
   80e5c:	481c      	ldr	r0, [pc, #112]	; (80ed0 <main+0xfc>)
   80e5e:	4b1d      	ldr	r3, [pc, #116]	; (80ed4 <main+0x100>)
   80e60:	4798      	blx	r3
	
	
	
	// UART test, test interrupting to transmit data
	uart_tx_interrupt_init();
   80e62:	4b1d      	ldr	r3, [pc, #116]	; (80ed8 <main+0x104>)
   80e64:	4798      	blx	r3
	uart_rx_interrupt_init();
   80e66:	4b1d      	ldr	r3, [pc, #116]	; (80edc <main+0x108>)
   80e68:	4798      	blx	r3
	
	while (1)
	{
		uart_rx_read_buffer();
   80e6a:	4e1d      	ldr	r6, [pc, #116]	; (80ee0 <main+0x10c>)
		waste_of_time_delay(10000);
   80e6c:	4d1d      	ldr	r5, [pc, #116]	; (80ee4 <main+0x110>)
		//uart_print_string("RxStringHead "); uart_print_int(RxStringHead); uart_new_line();
		//uart_print_string("RxStringTail "); uart_print_int(RxStringTail); uart_new_line();
		
		if (AdcFlag)
   80e6e:	4c1e      	ldr	r4, [pc, #120]	; (80ee8 <main+0x114>)
	uart_tx_interrupt_init();
	uart_rx_interrupt_init();
	
	while (1)
	{
		uart_rx_read_buffer();
   80e70:	47b0      	blx	r6
		waste_of_time_delay(10000);
   80e72:	f242 7010 	movw	r0, #10000	; 0x2710
   80e76:	47a8      	blx	r5
		//uart_print_string("RxStringHead "); uart_print_int(RxStringHead); uart_new_line();
		//uart_print_string("RxStringTail "); uart_print_int(RxStringTail); uart_new_line();
		
		if (AdcFlag)
   80e78:	7823      	ldrb	r3, [r4, #0]
   80e7a:	f013 0fff 	tst.w	r3, #255	; 0xff
   80e7e:	d0f7      	beq.n	80e70 <main+0x9c>
		{
			AdcFlag = FALSE;
   80e80:	2300      	movs	r3, #0
   80e82:	7023      	strb	r3, [r4, #0]
			for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++)
			{
				//uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(AdcData[AdcChannels[i]]); uart_new_line();
				__asm__("nop");
   80e84:	bf00      	nop
   80e86:	bf00      	nop
   80e88:	bf00      	nop
   80e8a:	bf00      	nop
   80e8c:	bf00      	nop
   80e8e:	e7ef      	b.n	80e70 <main+0x9c>
   80e90:	000801e5 	.word	0x000801e5
   80e94:	00080249 	.word	0x00080249
   80e98:	00080675 	.word	0x00080675
   80e9c:	400e1200 	.word	0x400e1200
   80ea0:	00080345 	.word	0x00080345
   80ea4:	000802cd 	.word	0x000802cd
   80ea8:	000809e5 	.word	0x000809e5
   80eac:	00080bd1 	.word	0x00080bd1
   80eb0:	000808dd 	.word	0x000808dd
   80eb4:	0008102c 	.word	0x0008102c
   80eb8:	00080965 	.word	0x00080965
   80ebc:	400c0000 	.word	0x400c0000
   80ec0:	000801c1 	.word	0x000801c1
   80ec4:	00080a51 	.word	0x00080a51
   80ec8:	20070e7c 	.word	0x20070e7c
   80ecc:	00280de8 	.word	0x00280de8
   80ed0:	40088000 	.word	0x40088000
   80ed4:	000806f1 	.word	0x000806f1
   80ed8:	00080bf9 	.word	0x00080bf9
   80edc:	00080ca5 	.word	0x00080ca5
   80ee0:	00080cc1 	.word	0x00080cc1
   80ee4:	00080db9 	.word	0x00080db9
   80ee8:	20070e86 	.word	0x20070e86

00080eec <__libc_init_array>:
   80eec:	b570      	push	{r4, r5, r6, lr}
   80eee:	4e0f      	ldr	r6, [pc, #60]	; (80f2c <__libc_init_array+0x40>)
   80ef0:	4d0f      	ldr	r5, [pc, #60]	; (80f30 <__libc_init_array+0x44>)
   80ef2:	1b76      	subs	r6, r6, r5
   80ef4:	10b6      	asrs	r6, r6, #2
   80ef6:	bf18      	it	ne
   80ef8:	2400      	movne	r4, #0
   80efa:	d005      	beq.n	80f08 <__libc_init_array+0x1c>
   80efc:	3401      	adds	r4, #1
   80efe:	f855 3b04 	ldr.w	r3, [r5], #4
   80f02:	4798      	blx	r3
   80f04:	42a6      	cmp	r6, r4
   80f06:	d1f9      	bne.n	80efc <__libc_init_array+0x10>
   80f08:	4e0a      	ldr	r6, [pc, #40]	; (80f34 <__libc_init_array+0x48>)
   80f0a:	4d0b      	ldr	r5, [pc, #44]	; (80f38 <__libc_init_array+0x4c>)
   80f0c:	f000 f896 	bl	8103c <_init>
   80f10:	1b76      	subs	r6, r6, r5
   80f12:	10b6      	asrs	r6, r6, #2
   80f14:	bf18      	it	ne
   80f16:	2400      	movne	r4, #0
   80f18:	d006      	beq.n	80f28 <__libc_init_array+0x3c>
   80f1a:	3401      	adds	r4, #1
   80f1c:	f855 3b04 	ldr.w	r3, [r5], #4
   80f20:	4798      	blx	r3
   80f22:	42a6      	cmp	r6, r4
   80f24:	d1f9      	bne.n	80f1a <__libc_init_array+0x2e>
   80f26:	bd70      	pop	{r4, r5, r6, pc}
   80f28:	bd70      	pop	{r4, r5, r6, pc}
   80f2a:	bf00      	nop
   80f2c:	00081048 	.word	0x00081048
   80f30:	00081048 	.word	0x00081048
   80f34:	00081050 	.word	0x00081050
   80f38:	00081048 	.word	0x00081048

00080f3c <register_fini>:
   80f3c:	4b02      	ldr	r3, [pc, #8]	; (80f48 <register_fini+0xc>)
   80f3e:	b113      	cbz	r3, 80f46 <register_fini+0xa>
   80f40:	4802      	ldr	r0, [pc, #8]	; (80f4c <register_fini+0x10>)
   80f42:	f000 b805 	b.w	80f50 <atexit>
   80f46:	4770      	bx	lr
   80f48:	00000000 	.word	0x00000000
   80f4c:	00080f5d 	.word	0x00080f5d

00080f50 <atexit>:
   80f50:	2300      	movs	r3, #0
   80f52:	4601      	mov	r1, r0
   80f54:	461a      	mov	r2, r3
   80f56:	4618      	mov	r0, r3
   80f58:	f000 b814 	b.w	80f84 <__register_exitproc>

00080f5c <__libc_fini_array>:
   80f5c:	b538      	push	{r3, r4, r5, lr}
   80f5e:	4d07      	ldr	r5, [pc, #28]	; (80f7c <__libc_fini_array+0x20>)
   80f60:	4c07      	ldr	r4, [pc, #28]	; (80f80 <__libc_fini_array+0x24>)
   80f62:	1b2c      	subs	r4, r5, r4
   80f64:	10a4      	asrs	r4, r4, #2
   80f66:	d005      	beq.n	80f74 <__libc_fini_array+0x18>
   80f68:	3c01      	subs	r4, #1
   80f6a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   80f6e:	4798      	blx	r3
   80f70:	2c00      	cmp	r4, #0
   80f72:	d1f9      	bne.n	80f68 <__libc_fini_array+0xc>
   80f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80f78:	f000 b86a 	b.w	81050 <_fini>
   80f7c:	00081060 	.word	0x00081060
   80f80:	0008105c 	.word	0x0008105c

00080f84 <__register_exitproc>:
   80f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80f88:	4c25      	ldr	r4, [pc, #148]	; (81020 <__register_exitproc+0x9c>)
   80f8a:	4606      	mov	r6, r0
   80f8c:	6825      	ldr	r5, [r4, #0]
   80f8e:	4688      	mov	r8, r1
   80f90:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   80f94:	4692      	mov	sl, r2
   80f96:	4699      	mov	r9, r3
   80f98:	b3c4      	cbz	r4, 8100c <__register_exitproc+0x88>
   80f9a:	6860      	ldr	r0, [r4, #4]
   80f9c:	281f      	cmp	r0, #31
   80f9e:	dc17      	bgt.n	80fd0 <__register_exitproc+0x4c>
   80fa0:	1c41      	adds	r1, r0, #1
   80fa2:	b176      	cbz	r6, 80fc2 <__register_exitproc+0x3e>
   80fa4:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   80fa8:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   80fac:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   80fb0:	2201      	movs	r2, #1
   80fb2:	4082      	lsls	r2, r0
   80fb4:	4315      	orrs	r5, r2
   80fb6:	2e02      	cmp	r6, #2
   80fb8:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   80fbc:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   80fc0:	d01e      	beq.n	81000 <__register_exitproc+0x7c>
   80fc2:	1c83      	adds	r3, r0, #2
   80fc4:	6061      	str	r1, [r4, #4]
   80fc6:	2000      	movs	r0, #0
   80fc8:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   80fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80fd0:	4b14      	ldr	r3, [pc, #80]	; (81024 <__register_exitproc+0xa0>)
   80fd2:	b303      	cbz	r3, 81016 <__register_exitproc+0x92>
   80fd4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80fd8:	f3af 8000 	nop.w
   80fdc:	4604      	mov	r4, r0
   80fde:	b1d0      	cbz	r0, 81016 <__register_exitproc+0x92>
   80fe0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   80fe4:	2700      	movs	r7, #0
   80fe6:	e884 0088 	stmia.w	r4, {r3, r7}
   80fea:	4638      	mov	r0, r7
   80fec:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   80ff0:	2101      	movs	r1, #1
   80ff2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   80ff6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   80ffa:	2e00      	cmp	r6, #0
   80ffc:	d0e1      	beq.n	80fc2 <__register_exitproc+0x3e>
   80ffe:	e7d1      	b.n	80fa4 <__register_exitproc+0x20>
   81000:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81004:	431a      	orrs	r2, r3
   81006:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   8100a:	e7da      	b.n	80fc2 <__register_exitproc+0x3e>
   8100c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   81010:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   81014:	e7c1      	b.n	80f9a <__register_exitproc+0x16>
   81016:	f04f 30ff 	mov.w	r0, #4294967295
   8101a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8101e:	bf00      	nop
   81020:	00081038 	.word	0x00081038
   81024:	00000000 	.word	0x00000000
   81028:	00005245 	.word	0x00005245
   8102c:	02010604 	.word	0x02010604
   81030:	0000000c 	.word	0x0000000c
   81034:	00000043 	.word	0x00000043

00081038 <_global_impure_ptr>:
   81038:	20070130                                0.. 

0008103c <_init>:
   8103c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8103e:	bf00      	nop
   81040:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81042:	bc08      	pop	{r3}
   81044:	469e      	mov	lr, r3
   81046:	4770      	bx	lr

00081048 <__init_array_start>:
   81048:	00080f3d 	.word	0x00080f3d

0008104c <__frame_dummy_init_array_entry>:
   8104c:	00080119                                ....

00081050 <_fini>:
   81050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81052:	bf00      	nop
   81054:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81056:	bc08      	pop	{r3}
   81058:	469e      	mov	lr, r3
   8105a:	4770      	bx	lr

0008105c <__fini_array_start>:
   8105c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <impure_data>:
20070130:	00000000 2007041c 20070484 200704ec     ....... ... ... 
	...
20070164:	00081034 00000000 00000000 00000000     4...............
	...
200701d8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701e8:	0005deec 0000000b 00000000 00000000     ................
	...
