Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 28 for port 'ms' [C:/Users/anyel/Downloads/floating_point_archivos/floating_point_archivos.srcs/sources_1/imports/pipeline/Suma16Bits.v:180]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'AddExp' [C:/Users/anyel/Downloads/floating_point_archivos/floating_point_archivos.srcs/sources_1/imports/pipeline/ProductHP.v:124]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
