# CECS_301
Computer Logic Design II

Final Lab of Computer Logic Design II Course.
Includes souces files, Lab descriptions and write ups.

To compile use Xilinx ISE and add all verilog files to generate a bit file.
This lab was demonstrated on the Nexys4 DDR board.
