
ubuntu-preinstalled/sg_start:     file format elf32-littlearm


Disassembly of section .init:

00000774 <.init>:
 774:	push	{r3, lr}
 778:	bl	c38 <abort@plt+0x3b4>
 77c:	pop	{r3, pc}

Disassembly of section .plt:

00000780 <strcmp@plt-0x14>:
 780:	push	{lr}		; (str lr, [sp, #-4]!)
 784:	ldr	lr, [pc, #4]	; 790 <strcmp@plt-0x4>
 788:	add	lr, pc, lr
 78c:	ldr	pc, [lr, #8]!
 790:	andeq	r2, r1, r8, ror #15

00000794 <strcmp@plt>:
 794:	add	ip, pc, #0, 12
 798:	add	ip, ip, #73728	; 0x12000
 79c:	ldr	pc, [ip, #2024]!	; 0x7e8

000007a0 <__cxa_finalize@plt>:
 7a0:	add	ip, pc, #0, 12
 7a4:	add	ip, ip, #73728	; 0x12000
 7a8:	ldr	pc, [ip, #2016]!	; 0x7e0

000007ac <sg_cmds_close_device@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #73728	; 0x12000
 7b4:	ldr	pc, [ip, #2008]!	; 0x7d8

000007b8 <__stack_chk_fail@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #73728	; 0x12000
 7c0:	ldr	pc, [ip, #2000]!	; 0x7d0

000007c4 <pr2serr@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #73728	; 0x12000
 7cc:	ldr	pc, [ip, #1992]!	; 0x7c8

000007d0 <getenv@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #73728	; 0x12000
 7d8:	ldr	pc, [ip, #1984]!	; 0x7c0

000007dc <__libc_start_main@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #73728	; 0x12000
 7e4:	ldr	pc, [ip, #1976]!	; 0x7b8

000007e8 <__gmon_start__@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #73728	; 0x12000
 7f0:	ldr	pc, [ip, #1968]!	; 0x7b0

000007f4 <getopt_long@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #73728	; 0x12000
 7fc:	ldr	pc, [ip, #1960]!	; 0x7a8

00000800 <strlen@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #73728	; 0x12000
 808:	ldr	pc, [ip, #1952]!	; 0x7a0

0000080c <sg_if_can2stderr@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #73728	; 0x12000
 814:	ldr	pc, [ip, #1944]!	; 0x798

00000818 <__isoc99_sscanf@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #73728	; 0x12000
 820:	ldr	pc, [ip, #1936]!	; 0x790

00000824 <memset@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #73728	; 0x12000
 82c:	ldr	pc, [ip, #1928]!	; 0x788

00000830 <sg_convert_errno@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #73728	; 0x12000
 838:	ldr	pc, [ip, #1920]!	; 0x780

0000083c <sg_ll_start_stop_unit@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #73728	; 0x12000
 844:	ldr	pc, [ip, #1912]!	; 0x778

00000848 <safe_strerror@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #73728	; 0x12000
 850:	ldr	pc, [ip, #1904]!	; 0x770

00000854 <sg_get_category_sense_str@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #73728	; 0x12000
 85c:	ldr	pc, [ip, #1896]!	; 0x768

00000860 <sg_get_num@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #73728	; 0x12000
 868:	ldr	pc, [ip, #1888]!	; 0x760

0000086c <sg_cmds_open_device@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #73728	; 0x12000
 874:	ldr	pc, [ip, #1880]!	; 0x758

00000878 <strncmp@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #73728	; 0x12000
 880:	ldr	pc, [ip, #1872]!	; 0x750

00000884 <abort@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #73728	; 0x12000
 88c:	ldr	pc, [ip, #1864]!	; 0x748

Disassembly of section .text:

00000890 <.text>:
     890:	strdlt	fp, [r7], r0	; <UNPREDICTABLE>
     894:	svcge	0x00084cc1
     898:	eorcs	r4, r4, #197632	; 0x30400
     89c:			; <UNDEFINED> instruction: 0x4605447c
     8a0:	ldrtmi	r4, [r8], -lr, lsl #12
     8a4:	smlattcs	r0, r3, r8, r5
     8a8:			; <UNDEFINED> instruction: 0x9325681b
     8ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     8b0:	svc	0x00b8f7ff
     8b4:			; <UNDEFINED> instruction: 0xf04f48bb
     8b8:	movwls	r3, #46079	; 0xb3ff
     8bc:			; <UNDEFINED> instruction: 0xf7ff4478
     8c0:	ldrtmi	lr, [r2], -r8, lsl #31
     8c4:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
     8c8:			; <UNDEFINED> instruction: 0x4638d07d
     8cc:			; <UNDEFINED> instruction: 0xf88d2300
     8d0:			; <UNDEFINED> instruction: 0xf0003028
     8d4:			; <UNDEFINED> instruction: 0x4604fbbd
     8d8:	cmnle	r8, r0, lsl #16
     8dc:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
     8e0:			; <UNDEFINED> instruction: 0xf0402b00
     8e4:	blls	320c6c <abort@plt+0x3203e8>
     8e8:			; <UNDEFINED> instruction: 0xf0402b00
     8ec:			; <UNDEFINED> instruction: 0xf89d80d2
     8f0:	blcs	c99c <abort@plt+0xc118>
     8f4:	addhi	pc, r1, r0
     8f8:	mlacc	sl, sp, r8, pc	; <UNPREDICTABLE>
     8fc:	cmnle	r8, r0, lsl #22
     900:	mlacc	r6, sp, r8, pc	; <UNPREDICTABLE>
     904:			; <UNDEFINED> instruction: 0xf89db123
     908:	bcs	89ac <abort@plt+0x8128>
     90c:	rscshi	pc, sp, r0, asr #32
     910:	mlacs	r2, sp, r8, pc	; <UNPREDICTABLE>
     914:	mlane	r0, sp, r8, pc	; <UNPREDICTABLE>
     918:	rsbsle	r2, fp, r0, lsl #20
     91c:			; <UNDEFINED> instruction: 0xf0402900
     920:	movwcs	r8, #4398	; 0x112e
     924:	eorcc	pc, r6, sp, lsl #17
     928:	stmdacs	r0, {r4, fp, ip, pc}
     92c:	addshi	pc, r2, r0
     930:	blcs	27564 <abort@plt+0x26ce0>
     934:			; <UNDEFINED> instruction: 0xf89ddb08
     938:	blcs	c9d8 <abort@plt+0xc154>
     93c:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
     940:	blcs	27580 <abort@plt+0x26cfc>
     944:	mrshi	pc, SP_svc	; <UNPREDICTABLE>
     948:			; <UNDEFINED> instruction: 0xf89d9a0f
     94c:			; <UNDEFINED> instruction: 0xf7ff1025
     950:	cdpne	15, 0, cr14, cr5, cr14, {4}
     954:	sbcshi	pc, r1, r0, asr #5
     958:			; <UNDEFINED> instruction: 0xf89d9a0b
     95c:	bcs	49e8 <abort@plt+0x4164>
     960:	vmull.s8	<illegal reg q4.5>, d0, d15
     964:	blls	3a0c68 <abort@plt+0x3a03e4>
     968:	mlacs	r4, sp, r8, pc	; <UNPREDICTABLE>
     96c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
     970:	strls	r8, [r4], #-222	; 0xffffff22
     974:	andls	r2, r0, #16777216	; 0x1000000
     978:	stmib	sp, {r9, sp}^
     97c:	andls	r2, r1, #33554432	; 0x2000000
     980:			; <UNDEFINED> instruction: 0xf7ff9a0d
     984:			; <UNDEFINED> instruction: 0x4604ef5c
     988:			; <UNDEFINED> instruction: 0xf0402c00
     98c:			; <UNDEFINED> instruction: 0x46288093
     990:	svc	0x000cf7ff
     994:	ble	ca99c <abort@plt+0xca118>
     998:			; <UNDEFINED> instruction: 0xf7ff4240
     99c:	strmi	lr, [r4], -sl, asr #30
     9a0:	blcs	275e4 <abort@plt+0x26d60>
     9a4:	addshi	pc, r1, r0
     9a8:	svclt	0x00b82c00
     9ac:	bmi	1f89b40 <abort@plt+0x1f892bc>
     9b0:	ldrbtmi	r4, [sl], #-2939	; 0xfffff485
     9b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     9b8:	subsmi	r9, sl, r5, lsr #22
     9bc:	rschi	pc, fp, r0, asr #32
     9c0:	eorlt	r4, r7, r0, lsr #12
     9c4:			; <UNDEFINED> instruction: 0x4638bdf0
     9c8:			; <UNDEFINED> instruction: 0xf88d2301
     9cc:			; <UNDEFINED> instruction: 0xf0003028
     9d0:			; <UNDEFINED> instruction: 0x4604f997
     9d4:	mvnle	r2, r0, lsl #16
     9d8:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
     9dc:	suble	r2, r8, r0, lsl #22
     9e0:	blcs	27618 <abort@plt+0x26d94>
     9e4:	ldmdami	r1!, {r0, r1, r7, ip, lr, pc}^
     9e8:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     9ec:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     9f0:	stmdami	pc!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
     9f4:			; <UNDEFINED> instruction: 0xf7ff4478
     9f8:			; <UNDEFINED> instruction: 0xf89deee6
     9fc:	blcs	caac <abort@plt+0xc228>
     a00:	svcge	0x007ef43f
     a04:	strcs	r4, [r0], #-2411	; 0xfffff695
     a08:	ldrbtmi	r4, [r9], #-2155	; 0xfffff795
     a0c:			; <UNDEFINED> instruction: 0xf7ff4478
     a10:			; <UNDEFINED> instruction: 0xe7cceeda
     a14:	cmple	r2, r0, lsl #18
     a18:	mlacs	r7, sp, r8, pc	; <UNPREDICTABLE>
     a1c:	teqle	lr, r0, lsl #20
     a20:	mlane	r8, sp, r8, pc	; <UNPREDICTABLE>
     a24:	mlacs	r3, sp, r8, pc	; <UNPREDICTABLE>
     a28:	bcs	6ceb4 <abort@plt+0x6c630>
     a2c:	blcs	34e3c <abort@plt+0x345b8>
     a30:	svcge	0x0077f43f
     a34:			; <UNDEFINED> instruction: 0xf47f2a00
     a38:	blls	2ec81c <abort@plt+0x2ebf98>
     a3c:			; <UNDEFINED> instruction: 0xf47f3301
     a40:	blls	3ac814 <abort@plt+0x3abf90>
     a44:	movwcs	fp, #6419	; 0x1913
     a48:	eorcc	pc, r6, sp, lsl #17
     a4c:	stmdacs	r0, {r4, fp, ip, pc}
     a50:	svcge	0x007af47f
     a54:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
     a58:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     a5c:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
     a60:			; <UNDEFINED> instruction: 0xf0002b00
     a64:	ldmdami	r6, {r1, r4, r7, pc}^
     a68:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     a6c:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     a70:			; <UNDEFINED> instruction: 0x4632e79d
     a74:	ldrtmi	r4, [r8], -r9, lsr #12
     a78:	blx	ffabca80 <abort@plt+0xffabc1fc>
     a7c:	stccs	6, cr4, [r0], {4}
     a80:	blls	3350dc <abort@plt+0x334858>
     a84:			; <UNDEFINED> instruction: 0xf43f2b00
     a88:			; <UNDEFINED> instruction: 0xf89daf32
     a8c:	blcs	cb34 <abort@plt+0xc2b0>
     a90:	stmdami	ip, {r0, r3, r5, r7, r8, ip, lr, pc}^
     a94:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     a98:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
     a9c:	movwcs	lr, #1927	; 0x787
     aa0:	eorcc	pc, r6, sp, lsl #17
     aa4:	ldrtmi	lr, [r2], -r0, asr #14
     aa8:	ldrtmi	r4, [r8], -r9, lsr #12
     aac:			; <UNDEFINED> instruction: 0xf928f000
     ab0:	strb	r4, [r4, r4, lsl #12]!
     ab4:	blcs	676f8 <abort@plt+0x66e74>
     ab8:	stmdami	r3, {r0, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
     abc:			; <UNDEFINED> instruction: 0xf7ff4478
     ac0:	strtmi	lr, [r8], -r2, lsl #29
     ac4:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     ac8:	stmdami	r0, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
     acc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     ad0:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
     ad4:			; <UNDEFINED> instruction: 0xf47f2800
     ad8:	ldmdami	sp!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
     adc:			; <UNDEFINED> instruction: 0xf7ff4478
     ae0:			; <UNDEFINED> instruction: 0xe761ee72
     ae4:	movwcs	r9, #1028	; 0x404
     ae8:	strls	r2, [r3], #-1025	; 0xfffffbff
     aec:	strmi	lr, [r1], #-2509	; 0xfffff633
     af0:			; <UNDEFINED> instruction: 0xf7ff9400
     af4:	strmi	lr, [r4], -r4, lsr #29
     af8:	blls	3fa818 <abort@plt+0x3f9f94>
     afc:	ldmdblt	r3, {r0, r2, r3, r5, r6, r9, lr}^
     b00:			; <UNDEFINED> instruction: 0xf7ff4628
     b04:			; <UNDEFINED> instruction: 0x4604ee96
     b08:	ldmdami	r2!, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
     b0c:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
     b10:	mrc	7, 2, APSR_nzcv, cr8, cr15, {7}
     b14:	ldmdbls	r0, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
     b18:	tstls	r7, r8, lsr #12
     b1c:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
     b20:	strmi	r9, [r2], -r7, lsl #18
     b24:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
     b28:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     b2c:			; <UNDEFINED> instruction: 0xf89de7e8
     b30:	movwcs	r7, #38	; 0x26
     b34:	mlavs	r3, sp, r8, pc	; <UNPREDICTABLE>
     b38:	strcs	r9, [r1], #-1028	; 0xfffffbfc
     b3c:	ldrmi	r9, [sl], -r0, lsl #4
     b40:	strls	r9, [r2, -r3, lsl #8]
     b44:			; <UNDEFINED> instruction: 0xf7ff9601
     b48:			; <UNDEFINED> instruction: 0x4604ee7a
     b4c:	stmdami	r3!, {r2, r3, r4, r8, r9, sl, sp, lr, pc}
     b50:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
     b54:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     b58:	stmdami	r1!, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
     b5c:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
     b60:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     b64:	cdpge	7, 1, cr14, cr1, cr3, {1}
     b68:			; <UNDEFINED> instruction: 0x46202150
     b6c:			; <UNDEFINED> instruction: 0xf7ff4632
     b70:	ldmdami	ip, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     b74:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
     b78:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b7c:	ldmdami	sl, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
     b80:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
     b84:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     b88:	ldmdami	r8, {r0, r4, r8, r9, sl, sp, lr, pc}
     b8c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     b90:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
     b94:			; <UNDEFINED> instruction: 0xf7ffe70b
     b98:	svclt	0x0000ee10
     b9c:	ldrdeq	r2, [r1], -r8
     ba0:	andeq	r0, r0, ip, rrx
     ba4:	muleq	r0, r0, sl
     ba8:	andeq	r2, r1, r2, asr #11
     bac:	andeq	r0, r0, r2, lsl #23
     bb0:	andeq	r1, r0, ip, ror #18
     bb4:	andeq	r1, r0, sl, lsl #19
     bb8:	muleq	r0, r8, r9
     bbc:	andeq	r1, r0, r2, asr #19
     bc0:	andeq	r0, r0, r2, lsl #22
     bc4:	andeq	r1, r0, r2, asr #3
     bc8:	andeq	r1, r0, r4, lsl sl
     bcc:	andeq	r1, r0, r2, lsr #20
     bd0:	andeq	r1, r0, r8, lsr #20
     bd4:	andeq	r1, r0, sl, lsr #17
     bd8:	andeq	r1, r0, sl, lsl #19
     bdc:	andeq	r1, r0, lr, lsl r9
     be0:	ldrdeq	r1, [r0], -r6
     be4:	andeq	r1, r0, lr, lsr r8
     be8:	andeq	r1, r0, r6, ror #16
     bec:	andeq	r1, r0, sl, asr #1
     bf0:	bleq	3cd34 <abort@plt+0x3c4b0>
     bf4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     bf8:	strbtmi	fp, [sl], -r2, lsl #24
     bfc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     c00:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     c04:	ldrmi	sl, [sl], #776	; 0x308
     c08:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     c0c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     c10:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     c14:			; <UNDEFINED> instruction: 0xf85a4b06
     c18:	stmdami	r6, {r0, r1, ip, sp}
     c1c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     c20:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     c24:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c28:	andeq	r2, r1, r0, asr r3
     c2c:	andeq	r0, r0, r0, rrx
     c30:	andeq	r0, r0, r8, ror r0
     c34:	andeq	r0, r0, ip, ror r0
     c38:	ldr	r3, [pc, #20]	; c54 <abort@plt+0x3d0>
     c3c:	ldr	r2, [pc, #20]	; c58 <abort@plt+0x3d4>
     c40:	add	r3, pc, r3
     c44:	ldr	r2, [r3, r2]
     c48:	cmp	r2, #0
     c4c:	bxeq	lr
     c50:	b	7e8 <__gmon_start__@plt>
     c54:	andeq	r2, r1, r0, lsr r3
     c58:	andeq	r0, r0, r4, ror r0
     c5c:	blmi	1d2c7c <abort@plt+0x1d23f8>
     c60:	bmi	1d1e48 <abort@plt+0x1d15c4>
     c64:	addmi	r4, r3, #2063597568	; 0x7b000000
     c68:	andle	r4, r3, sl, ror r4
     c6c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     c70:	ldrmi	fp, [r8, -r3, lsl #2]
     c74:	svclt	0x00004770
     c78:			; <UNDEFINED> instruction: 0x000124b4
     c7c:			; <UNDEFINED> instruction: 0x000124b0
     c80:	andeq	r2, r1, ip, lsl #6
     c84:	andeq	r0, r0, r8, rrx
     c88:	stmdbmi	r9, {r3, fp, lr}
     c8c:	bmi	251e74 <abort@plt+0x2515f0>
     c90:	bne	251e7c <abort@plt+0x2515f8>
     c94:	svceq	0x00cb447a
     c98:			; <UNDEFINED> instruction: 0x01a1eb03
     c9c:	andle	r1, r3, r9, asr #32
     ca0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     ca4:	ldrmi	fp, [r8, -r3, lsl #2]
     ca8:	svclt	0x00004770
     cac:	andeq	r2, r1, r8, lsl #9
     cb0:	andeq	r2, r1, r4, lsl #9
     cb4:	andeq	r2, r1, r0, ror #5
     cb8:	andeq	r0, r0, r0, lsl #1
     cbc:	blmi	2ae0e4 <abort@plt+0x2ad860>
     cc0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     cc4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     cc8:	blmi	26f27c <abort@plt+0x26e9f8>
     ccc:	ldrdlt	r5, [r3, -r3]!
     cd0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     cd4:			; <UNDEFINED> instruction: 0xf7ff6818
     cd8:			; <UNDEFINED> instruction: 0xf7ffed64
     cdc:	blmi	1c0be0 <abort@plt+0x1c035c>
     ce0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     ce4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     ce8:	andeq	r2, r1, r2, asr r4
     cec:			; <UNDEFINED> instruction: 0x000122b0
     cf0:	andeq	r0, r0, r4, rrx
     cf4:	andeq	r2, r1, lr, lsr #6
     cf8:	andeq	r2, r1, r2, lsr r4
     cfc:	svclt	0x0000e7c4
     d00:	svcmi	0x00f0e92d
     d04:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
     d08:	strmi	r8, [r5], -r2, lsl #22
     d0c:			; <UNDEFINED> instruction: 0x460e4bbc
     d10:	ldrbtmi	r4, [fp], #-2748	; 0xfffff544
     d14:	rscslt	pc, r0, #14614528	; 0xdf0000
     d18:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
     d1c:	rscls	pc, ip, #14614528	; 0xdf0000
     d20:	movwls	r4, #13563	; 0x34fb
     d24:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
     d28:	ldrbtmi	r4, [r9], #3001	; 0xbb9
     d2c:	rscge	pc, r4, #14614528	; 0xdf0000
     d30:	ldrbtmi	r5, [sl], #2259	; 0x8d3
     d34:	movwls	r6, #22555	; 0x581b
     d38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     d3c:			; <UNDEFINED> instruction: 0x464a465b
     d40:			; <UNDEFINED> instruction: 0x46304639
     d44:	andhi	pc, r0, sp, asr #17
     d48:	strls	r2, [r4], #-1024	; 0xfffffc00
     d4c:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     d50:			; <UNDEFINED> instruction: 0xf0001c43
     d54:			; <UNDEFINED> instruction: 0xf1a080e5
     d58:	bcs	dc165c <abort@plt+0xdc0dd8>
     d5c:	sbcshi	pc, r1, r0, lsl #4
     d60:			; <UNDEFINED> instruction: 0xf853a302
     d64:	ldrmi	r2, [r3], #-34	; 0xffffffde
     d68:	svclt	0x00004718
     d6c:	andeq	r0, r0, pc, lsl #3
     d70:	muleq	r0, r7, r1
     d74:	muleq	r0, r7, r1
     d78:	muleq	r0, r7, r1
     d7c:	muleq	r0, r7, r1
     d80:	muleq	r0, r7, r1
     d84:	muleq	r0, r7, r1
     d88:	muleq	r0, r7, r1
     d8c:	muleq	r0, r7, r1
     d90:	muleq	r0, r7, r1
     d94:	muleq	r0, r7, r1
     d98:	muleq	r0, r7, r1
     d9c:	muleq	r0, r7, r1
     da0:	andeq	r0, r0, r9, lsl #3
     da4:	muleq	r0, r7, r1
     da8:			; <UNDEFINED> instruction: 0xffffffd1
     dac:	andeq	r0, r0, r9, ror #2
     db0:	muleq	r0, r7, r1
     db4:	muleq	r0, r7, r1
     db8:	muleq	r0, r7, r1
     dbc:	andeq	r0, r0, r3, ror #2
     dc0:	muleq	r0, r7, r1
     dc4:	muleq	r0, r7, r1
     dc8:	andeq	r0, r0, sp, asr r1
     dcc:	muleq	r0, r7, r1
     dd0:	muleq	r0, r7, r1
     dd4:	muleq	r0, r7, r1
     dd8:	muleq	r0, r7, r1
     ddc:	muleq	r0, r7, r1
     de0:	muleq	r0, r7, r1
     de4:	muleq	r0, r7, r1
     de8:	muleq	r0, r7, r1
     dec:	muleq	r0, r7, r1
     df0:	muleq	r0, r7, r1
     df4:	muleq	r0, r7, r1
     df8:	muleq	r0, r7, r1
     dfc:	muleq	r0, r7, r1
     e00:	muleq	r0, r7, r1
     e04:	andeq	r0, r0, r5, asr r1
     e08:	andeq	r0, r0, r9, lsr r1
     e0c:	muleq	r0, r7, r1
     e10:	andeq	r0, r0, pc, lsl #3
     e14:	andeq	r0, r0, r3, lsr r1
     e18:	muleq	r0, r7, r1
     e1c:	muleq	r0, r7, r1
     e20:	andeq	r0, r0, fp, lsr #2
     e24:	andeq	r0, r0, r5, lsl r1
     e28:	andeq	r0, r0, pc, lsl #2
     e2c:	muleq	r0, r7, r1
     e30:	strdeq	r0, [r0], -r9
     e34:	muleq	r0, r7, r1
     e38:	strdeq	r0, [r0], -r3
     e3c:	andeq	r0, r0, sp, ror #1
     e40:	muleq	r0, r7, r1
     e44:	muleq	r0, r7, r1
     e48:	andeq	r0, r0, r1, ror #1
     e4c:	andcs	r6, r1, #3850240	; 0x3ac000
     e50:	ldrmi	r7, [r3], #-618	; 0xfffffd96
     e54:	ldrb	r6, [r1, -fp, ror #3]!
     e58:			; <UNDEFINED> instruction: 0x71ab2301
     e5c:	movwcs	lr, #5998	; 0x176e
     e60:	strb	r7, [fp, -fp, ror #2]!
     e64:			; <UNDEFINED> instruction: 0xf85a4b6c
     e68:	ldmdavs	r8, {r0, r1, ip, sp}
     e6c:	ldcl	7, cr15, [r8], #1020	; 0x3fc
     e70:	vadd.i8	d2, d0, d15
     e74:	strhvs	r8, [r8, r9]!
     e78:	movwcs	lr, #5984	; 0x1760
     e7c:	ldrb	r7, [sp, -fp, lsr #2]
     e80:			; <UNDEFINED> instruction: 0xf85a4b65
     e84:	ldmdavs	r8, {r0, r1, ip, sp}
     e88:	stcl	7, cr15, [sl], #1020	; 0x3fc
     e8c:	vadd.i8	d2, d0, d15
     e90:	cmnvs	r8, r1, lsr #1
     e94:	vaba.s8	q15, q0, q1
     e98:	rsbhi	r1, fp, r1, lsl #6
     e9c:	movwcs	lr, #5966	; 0x174e
     ea0:	strb	r7, [fp, -fp, rrx]
     ea4:			; <UNDEFINED> instruction: 0xf85a4b5c
     ea8:	ldmdavs	r8, {r0, r1, ip, sp}
     eac:	ldcl	7, cr15, [r8], {255}	; 0xff
     eb0:	vadd.i8	d2, d0, d3
     eb4:	movwcs	r8, #4229	; 0x1085
     eb8:	rscvc	r6, fp, r8, ror #1
     ebc:	ldr	r7, [sp, -fp, lsr #3]!
     ec0:	eorvc	r2, fp, r1, lsl #6
     ec4:	ldr	r7, [r9, -fp, ror #1]!
     ec8:	adcvc	r2, fp, #67108864	; 0x4000000
     ecc:	movwcs	lr, #5942	; 0x1736
     ed0:	ldr	r7, [r3, -fp, ror #3]!
     ed4:	eorvc	r2, r8, #0
     ed8:	blmi	1353820 <abort@plt+0x1352f9c>
     edc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     ee0:	blls	15af50 <abort@plt+0x15a6cc>
     ee4:			; <UNDEFINED> instruction: 0xf040405a
     ee8:	andlt	r8, r7, r9, lsl #1
     eec:	blhi	bc1e8 <abort@plt+0xbb964>
     ef0:	svchi	0x00f0e8bd
     ef4:	rscvc	r2, fp, r1, lsl #6
     ef8:	stmdbvs	fp!, {r5, r8, r9, sl, sp, lr, pc}
     efc:			; <UNDEFINED> instruction: 0x612b3301
     f00:			; <UNDEFINED> instruction: 0x4602e71c
     f04:	stmdals	r3, {r0, r9, sl, lr}
     f08:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
     f0c:	blcs	1b3c0 <abort@plt+0x1ab3c>
     f10:	svcge	0x0014f47f
     f14:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
     f18:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
     f1c:	ldrb	r2, [fp, r1]
     f20:			; <UNDEFINED> instruction: 0xf85a4b40
     f24:			; <UNDEFINED> instruction: 0xf8d88003
     f28:	addsmi	r3, lr, #0
     f2c:			; <UNDEFINED> instruction: 0xf8dfdd2d
     f30:	bmi	fa9318 <abort@plt+0xfa8a94>
     f34:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
     f38:	ldrbtmi	r4, [sl], #-1274	; 0xfffffb06
     f3c:	mcr	4, 0, r4, cr8, cr9, {7}
     f40:	vmov	s16, sl
     f44:	mul	fp, r0, sl
     f48:			; <UNDEFINED> instruction: 0x46484659
     f4c:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
     f50:			; <UNDEFINED> instruction: 0xf8d83401
     f54:	movwcc	r3, #4096	; 0x1000
     f58:	andcc	pc, r0, r8, asr #17
     f5c:	ble	4d1a30 <abort@plt+0x4d11ac>
     f60:	eorlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     f64:			; <UNDEFINED> instruction: 0xf7ff4658
     f68:	stmdacs	r1, {r2, r3, r6, sl, fp, sp, lr, pc}
     f6c:	andle	r4, lr, r2, lsl #13
     f70:	blcs	1b824 <abort@plt+0x1afa0>
     f74:			; <UNDEFINED> instruction: 0xf8d8d1e8
     f78:			; <UNDEFINED> instruction: 0xf8c53000
     f7c:	movwcc	fp, #4128	; 0x1020
     f80:	andcc	pc, r0, r8, asr #17
     f84:	blle	ffad1a58 <abort@plt+0xffad11d4>
     f88:	andcs	fp, r0, r4, lsr #19
     f8c:	cdp	7, 1, cr14, cr8, cr4, {5}
     f90:			; <UNDEFINED> instruction: 0x46590a10
     f94:	bl	fffbef98 <abort@plt+0xfffbe714>
     f98:	mnfem	f3, #0.0
     f9c:			; <UNDEFINED> instruction: 0x46590a90
     fa0:	bl	ffe3efa4 <abort@plt+0xffe3e720>
     fa4:	mvnle	r2, r0, lsl #16
     fa8:	andge	pc, r6, r5, lsl #17
     fac:			; <UNDEFINED> instruction: 0xf885e7d1
     fb0:	strb	sl, [lr, r7]
     fb4:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
     fb8:	stc	7, cr15, [r4], {255}	; 0xff
     fbc:	str	r2, [fp, r1]
     fc0:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
     fc4:	bl	fffbefc8 <abort@plt+0xfffbe744>
     fc8:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
     fcc:	bl	ffebefd0 <abort@plt+0xffebe74c>
     fd0:	str	r2, [r1, r1]
     fd4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
     fd8:	bl	ffd3efdc <abort@plt+0xffd3e758>
     fdc:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
     fe0:	bl	ffc3efe4 <abort@plt+0xffc3e760>
     fe4:	ldrb	r2, [r7, -r1]!
     fe8:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
     fec:	bl	ffabeff0 <abort@plt+0xffabe76c>
     ff0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
     ff4:	bl	ff9beff8 <abort@plt+0xff9be774>
     ff8:	strb	r2, [sp, -r1]!
     ffc:	bl	ff73f000 <abort@plt+0xff73e77c>
    1000:	andeq	r0, r0, sl, asr #29
    1004:	andeq	r2, r1, sl, asr r2
    1008:	andeq	r2, r1, r4, ror #5
    100c:	andeq	r0, r0, r2, lsl r8
    1010:	andeq	r0, r0, ip, rrx
    1014:	andeq	r2, r1, r2, asr #4
    1018:	andeq	r0, r0, r4, lsl #1
    101c:	muleq	r1, r8, r0
    1020:	andeq	r0, r0, r6, asr r6
    1024:	andeq	r0, r0, r0, ror r0
    1028:	andeq	r0, r0, r8, asr #25
    102c:	andeq	r0, r0, sl, asr #25
    1030:	andeq	r0, r0, ip, asr #25
    1034:			; <UNDEFINED> instruction: 0x000005b6
    1038:	andeq	r0, r0, lr, lsl #11
    103c:	andeq	r0, r0, r2, lsr #11
    1040:	andeq	r0, r0, lr, asr #23
    1044:	andeq	r0, r0, lr, lsl #11
    1048:	ldrdeq	r0, [r0], -r6
    104c:	andeq	r0, r0, sl, ror r5
    1050:	svcmi	0x00f0e92d
    1054:			; <UNDEFINED> instruction: 0xf8df4688
    1058:			; <UNDEFINED> instruction: 0xf1b81418
    105c:			; <UNDEFINED> instruction: 0xf8df0f01
    1060:	addlt	r3, r3, r4, lsl r4
    1064:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1068:	movwls	r6, #6171	; 0x181b
    106c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1070:	strcs	sp, [r1], #-3380	; 0xfffff2cc
    1074:	strmi	r2, [r6], -r0, lsl #14
    1078:	ssatmi	r4, #3, r5, lsl #12
    107c:			; <UNDEFINED> instruction: 0xe00d46b9
    1080:	mulcc	r1, fp, r8
    1084:	b	66f778 <abort@plt+0x66eef4>
    1088:	teqle	r7, r7, lsl #30
    108c:			; <UNDEFINED> instruction: 0xf04f2701
    1090:			; <UNDEFINED> instruction: 0xf8860900
    1094:	strcc	sl, [r1], #-7
    1098:	andsle	r4, pc, r0, lsr #11
    109c:	svclt	0x0004f855
    10a0:			; <UNDEFINED> instruction: 0xf7ff4658
    10a4:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    10a8:			; <UNDEFINED> instruction: 0xf89bd0f5
    10ac:	blcs	b4d0b4 <abort@plt+0xb4c830>
    10b0:	blcs	c351cc <abort@plt+0xc34948>
    10b4:			; <UNDEFINED> instruction: 0xf89bd0e4
    10b8:	blcs	c4d0c0 <abort@plt+0xc4c83c>
    10bc:			; <UNDEFINED> instruction: 0xf89bd133
    10c0:	bllt	fe0cd0cc <abort@plt+0xfe0cc848>
    10c4:	stmdbeq	r1, {r0, r3, r7, ip, sp, lr, pc}
    10c8:	svceq	0x0009ea17
    10cc:	strcc	sp, [r1], #-278	; 0xfffffeea
    10d0:	strmi	r2, [r0, #1793]!	; 0x701
    10d4:			; <UNDEFINED> instruction: 0xf88646b9
    10d8:	bicsle	sl, pc, r6
    10dc:	ands	r2, r6, r0
    10e0:	andcs	r4, r4, #3751936	; 0x394000
    10e4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    10e8:	bl	ff1bf0ec <abort@plt+0xff1be868>
    10ec:			; <UNDEFINED> instruction: 0xf0402800
    10f0:			; <UNDEFINED> instruction: 0xf1b98194
    10f4:	sbcle	r0, r9, r0, lsl #30
    10f8:	sbcle	r2, r7, r0, lsl #30
    10fc:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    1100:	bl	183f104 <abort@plt+0x183e880>
    1104:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    1108:	bl	173f10c <abort@plt+0x173e888>
    110c:	bmi	ff749190 <abort@plt+0xff74890c>
    1110:	ldrbtmi	r4, [sl], #-3032	; 0xfffff428
    1114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1118:	subsmi	r9, sl, r1, lsl #22
    111c:	orrshi	pc, r1, r0, asr #32
    1120:	pop	{r0, r1, ip, sp, pc}
    1124:	bvs	c650ec <abort@plt+0xc64868>
    1128:			; <UNDEFINED> instruction: 0xf0402900
    112c:			; <UNDEFINED> instruction: 0xf8c68115
    1130:	svccs	0x0000b020
    1134:			; <UNDEFINED> instruction: 0xf1b9d0af
    1138:	bicle	r0, r8, r0, lsl #30
    113c:			; <UNDEFINED> instruction: 0xf10be7a6
    1140:	stmdacc	r1, {r0, r9}
    1144:	ldrmi	sp, [r3], r7, lsr #1
    1148:	blcc	7f198 <abort@plt+0x7e914>
    114c:			; <UNDEFINED> instruction: 0xf0002b2d
    1150:	blcc	fe13b0 <abort@plt+0xfe0b2c>
    1154:	ldmdbcs	r7!, {r0, r3, r4, r6, r7, r9, ip, sp, pc}
    1158:	addshi	pc, r5, r0, lsl #4
    115c:	vpadd.i8	d2, d0, d23
    1160:	swpge	r8, r2, [r2]	; <UNPREDICTABLE>
    1164:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1168:	smladmi	r8, r9, r4, r4
    116c:	andeq	r0, r0, fp, lsl #2
    1170:	andeq	r0, r0, fp, lsl r1
    1174:	andeq	r0, r0, fp, lsl r1
    1178:	andeq	r0, r0, fp, lsl r1
    117c:	andeq	r0, r0, fp, lsl r1
    1180:	andeq	r0, r0, fp, lsl r1
    1184:	andeq	r0, r0, fp, lsl r1
    1188:	andeq	r0, r0, fp, lsl r1
    118c:	andeq	r0, r0, fp, lsl r1
    1190:	andeq	r0, r0, fp, lsl r1
    1194:	andeq	r0, r0, fp, lsl r1
    1198:	andeq	r0, r0, fp, lsl r1
    119c:	andeq	r0, r0, fp, lsl r1
    11a0:	andeq	r0, r0, fp, lsl r1
    11a4:	andeq	r0, r0, fp, lsl r1
    11a8:	andeq	r0, r0, r3, lsl #2
    11ac:			; <UNDEFINED> instruction: 0xffffffd7
    11b0:	andeq	r0, r0, fp, lsl r1
    11b4:	andeq	r0, r0, fp, lsl r1
    11b8:	andeq	r0, r0, fp, lsl r1
    11bc:	andeq	r0, r0, fp, lsl r1
    11c0:	andeq	r0, r0, fp, lsl r1
    11c4:	andeq	r0, r0, fp, lsl r1
    11c8:	strdeq	r0, [r0], -sp
    11cc:	andeq	r0, r0, fp, lsl r1
    11d0:	andeq	r0, r0, fp, lsl r1
    11d4:	andeq	r0, r0, fp, lsl r1
    11d8:	andeq	r0, r0, fp, lsl r1
    11dc:	andeq	r0, r0, fp, lsl r1
    11e0:	andeq	r0, r0, fp, lsl r1
    11e4:	andeq	r0, r0, fp, lsl r1
    11e8:	andeq	r0, r0, fp, lsl r1
    11ec:	andeq	r0, r0, fp, lsl r1
    11f0:	andeq	r0, r0, fp, lsl r1
    11f4:	andeq	r0, r0, fp, lsl r1
    11f8:	andeq	r0, r0, fp, lsl r1
    11fc:	andeq	r0, r0, fp, lsl r1
    1200:	andeq	r0, r0, fp, lsl r1
    1204:	andeq	r0, r0, fp, lsl r1
    1208:	andeq	r0, r0, fp, lsl r1
    120c:	andeq	r0, r0, fp, lsl r1
    1210:	andeq	r0, r0, fp, lsl #2
    1214:	strdeq	r0, [r0], -r3
    1218:	andeq	r0, r0, fp, lsl r1
    121c:	andeq	r0, r0, fp, lsl r1
    1220:	andeq	r0, r0, fp, lsl r1
    1224:	andeq	r0, r0, fp, lsl r1
    1228:	andeq	r0, r0, fp, lsl r1
    122c:	andeq	r0, r0, fp, lsl r1
    1230:	andeq	r0, r0, fp, lsl r1
    1234:	andeq	r0, r0, fp, lsl r1
    1238:	andeq	r0, r0, sp, ror #1
    123c:	andeq	r0, r0, fp, lsl r1
    1240:	andeq	r0, r0, fp, lsl r1
    1244:	andeq	r0, r0, fp, lsl r1
    1248:	andeq	r0, r0, r1, ror #1
    124c:			; <UNDEFINED> instruction: 0xf88669f3
    1250:	movwcc	sl, #4105	; 0x1009
    1254:			; <UNDEFINED> instruction: 0xe77461f3
    1258:	andge	pc, r5, r6, lsl #17
    125c:	ldmdavc	r3, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    1260:			; <UNDEFINED> instruction: 0xf886b98b
    1264:	strb	sl, [ip, -r1]!
    1268:	andge	pc, sl, r6, lsl #17
    126c:	movwcs	lr, #5993	; 0x1769
    1270:	eorsvc	r2, r3, #0
    1274:	ldmdbvs	r3!, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
    1278:	teqvs	r3, r1, lsl #6
    127c:	stmdacs	r1, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
    1280:			; <UNDEFINED> instruction: 0xf43f4693
    1284:	stmibmi	r0, {r3, r8, r9, sl, fp, sp, pc}
    1288:	ldrbmi	r2, [r8], -r5, lsl #4
    128c:			; <UNDEFINED> instruction: 0xf7ff4479
    1290:	tstlt	r8, #244, 20	; 0xf4000
    1294:	andcs	r4, r3, #8192000	; 0x7d0000
    1298:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    129c:	b	ffb3f2a0 <abort@plt+0xffb3ea1c>
    12a0:	ldmdami	fp!, {r4, r5, r8, r9, ip, sp, pc}^
    12a4:	ldrbmi	r2, [r9], -r4, lsl #4
    12a8:			; <UNDEFINED> instruction: 0xf7ff4478
    12ac:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    12b0:	ldmdbmi	r8!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}^
    12b4:	ldrbmi	r2, [r8], -r4, lsl #4
    12b8:			; <UNDEFINED> instruction: 0xf7ff4479
    12bc:			; <UNDEFINED> instruction: 0xb320eade
    12c0:	andcs	r4, r4, #1916928	; 0x1d4000
    12c4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    12c8:	b	ff5bf2cc <abort@plt+0xff5bea48>
    12cc:	cmple	lr, r0, lsl #16
    12d0:	andge	pc, r3, r6, lsl #17
    12d4:			; <UNDEFINED> instruction: 0xf43f2f00
    12d8:			; <UNDEFINED> instruction: 0xe72caede
    12dc:	andge	pc, r3, r6, lsl #17
    12e0:	svceq	0x0000f1b9
    12e4:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {1}
    12e8:			; <UNDEFINED> instruction: 0xf43f2f00
    12ec:	str	sl, [r5, -pc, asr #29]
    12f0:			; <UNDEFINED> instruction: 0xf10b496a
    12f4:	strbtmi	r0, [sl], -r3
    12f8:			; <UNDEFINED> instruction: 0xf7ff4479
    12fc:	stmdacs	r1, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    1300:	blls	3573c <abort@plt+0x34eb8>
    1304:	ldrshtvs	r7, [r3], #0
    1308:			; <UNDEFINED> instruction: 0xf886e6e1
    130c:			; <UNDEFINED> instruction: 0xf1b9a003
    1310:			; <UNDEFINED> instruction: 0xf47f0f00
    1314:	svccs	0x0000aedc
    1318:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {1}
    131c:	stmdami	r0!, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1320:			; <UNDEFINED> instruction: 0xf7ff4478
    1324:	ldmdami	pc, {r4, r6, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1328:			; <UNDEFINED> instruction: 0xf7ff4478
    132c:	andcs	lr, r1, ip, asr #20
    1330:	ldmdbmi	sp, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1334:	andeq	pc, r4, fp, lsl #2
    1338:	ldrbtmi	r4, [r9], #-1642	; 0xfffff996
    133c:	b	1b3f340 <abort@plt+0x1b3eabc>
    1340:	cmnle	r0, r1, lsl #16
    1344:	blcs	67f4c <abort@plt+0x676c8>
    1348:			; <UNDEFINED> instruction: 0xf003d85d
    134c:	rsbsvc	r0, r3, r1, lsl #6
    1350:			; <UNDEFINED> instruction: 0xf43f2f00
    1354:	strbt	sl, [lr], r0, lsr #29
    1358:			; <UNDEFINED> instruction: 0x465a4854
    135c:			; <UNDEFINED> instruction: 0xf7ff4478
    1360:	ldmdami	r3, {r1, r4, r5, r9, fp, sp, lr, pc}^
    1364:			; <UNDEFINED> instruction: 0xf7ff4478
    1368:	andcs	lr, r1, lr, lsr #20
    136c:	ldmdami	r1, {r0, r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    1370:	ldrbmi	r2, [r9], -r3, lsl #4
    1374:			; <UNDEFINED> instruction: 0xf7ff4478
    1378:	orrslt	lr, r8, r0, lsl #21
    137c:	andcs	r4, r4, #5111808	; 0x4e0000
    1380:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1384:	b	1e3f388 <abort@plt+0x1e3eb04>
    1388:	stmdbmi	ip, {r4, r5, r6, r8, r9, ip, sp, pc}^
    138c:	ldrbmi	r2, [r8], -r7, lsl #4
    1390:			; <UNDEFINED> instruction: 0xf7ff4479
    1394:	ldmiblt	r0!, {r1, r4, r5, r6, r9, fp, sp, lr, pc}
    1398:	andge	pc, r4, r6, lsl #17
    139c:			; <UNDEFINED> instruction: 0xf43f2f00
    13a0:			; <UNDEFINED> instruction: 0xe6c8ae7a
    13a4:			; <UNDEFINED> instruction: 0xf10b4946
    13a8:	strbtmi	r0, [sl], -r3
    13ac:			; <UNDEFINED> instruction: 0xf7ff4479
    13b0:	stmdacs	r1, {r2, r4, r5, r9, fp, sp, lr, pc}
    13b4:	blls	358d8 <abort@plt+0x35054>
    13b8:	stmdale	r4, {r0, r1, r2, r3, r8, r9, fp, sp}^
    13bc:	svccs	0x000061b3
    13c0:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    13c4:	ldmdbmi	pc!, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    13c8:	ldrbmi	r2, [r8], -r5, lsl #4
    13cc:			; <UNDEFINED> instruction: 0xf7ff4479
    13d0:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
    13d4:	mcrge	4, 4, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    13d8:	svceq	0x0000f1b9
    13dc:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
    13e0:			; <UNDEFINED> instruction: 0xf43f2f00
    13e4:			; <UNDEFINED> instruction: 0xe689ae74
    13e8:			; <UNDEFINED> instruction: 0xf10b4937
    13ec:	strbtmi	r0, [sl], -r3
    13f0:			; <UNDEFINED> instruction: 0xf7ff4479
    13f4:	stmdacs	r1, {r1, r4, r9, fp, sp, lr, pc}
    13f8:	blls	358bc <abort@plt+0x35038>
    13fc:	svccs	0x00006173
    1400:	mcrge	4, 2, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    1404:	ldmdami	r1!, {r0, r1, r2, r4, r7, r9, sl, sp, lr, pc}
    1408:			; <UNDEFINED> instruction: 0xf7ff4478
    140c:	ldmdami	r0!, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1410:			; <UNDEFINED> instruction: 0xf7ff4478
    1414:	ldrdcs	lr, [r1], -r8
    1418:	stmdbmi	lr!, {r0, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    141c:	ldrbmi	r2, [r8], -r3, lsl #4
    1420:			; <UNDEFINED> instruction: 0xf7ff4479
    1424:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
    1428:	mcrge	4, 4, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    142c:	ldrbmi	r4, [r9], -sl, lsr #16
    1430:			; <UNDEFINED> instruction: 0xf7ff4478
    1434:	stmdami	r9!, {r3, r6, r7, r8, fp, sp, lr, pc}
    1438:			; <UNDEFINED> instruction: 0xf7ff4478
    143c:	andcs	lr, r1, r4, asr #19
    1440:			; <UNDEFINED> instruction: 0xf7ffe665
    1444:	stmdami	r6!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    1448:			; <UNDEFINED> instruction: 0xf7ff4478
    144c:	stmdami	r5!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    1450:			; <UNDEFINED> instruction: 0xf7ff4478
    1454:			; <UNDEFINED> instruction: 0x2001e9b8
    1458:	stmdami	r3!, {r0, r3, r4, r6, r9, sl, sp, lr, pc}
    145c:			; <UNDEFINED> instruction: 0xf7ff4478
    1460:	stmdami	r2!, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    1464:			; <UNDEFINED> instruction: 0xf7ff4478
    1468:	andcs	lr, r1, lr, lsr #19
    146c:	svclt	0x0000e64f
    1470:	andeq	r1, r1, r0, lsl pc
    1474:	andeq	r0, r0, ip, rrx
    1478:	andeq	r1, r0, lr, asr #3
    147c:	andeq	r1, r0, lr, lsl #4
    1480:	andeq	r0, r0, r2, asr fp
    1484:	andeq	r1, r1, r2, ror #28
    1488:	muleq	r0, ip, r9
    148c:	muleq	r0, r6, r9
    1490:	andeq	r0, r0, r4, ror pc
    1494:	andeq	r0, r0, ip, lsl #31
    1498:	andeq	r0, r0, r6, lsl #31
    149c:	andeq	r0, r0, ip, lsr r9
    14a0:	andeq	r0, r0, r8, lsl r9
    14a4:	andeq	r0, r0, r0, lsr r9
    14a8:	strdeq	r0, [r0], -sl
    14ac:	andeq	r0, r0, r0, lsl #31
    14b0:	strdeq	r0, [r0], -r4
    14b4:	andeq	r0, r0, r0, ror #29
    14b8:	strdeq	r0, [r0], -sl
    14bc:	andeq	r0, r0, r4, lsl pc
    14c0:	andeq	r0, r0, r8, lsl #17
    14c4:	andeq	r0, r0, r0, ror #29
    14c8:	andeq	r0, r0, r4, asr #16
    14cc:	andeq	r0, r0, ip, lsl lr
    14d0:	andeq	r0, r0, r8, asr #16
    14d4:	muleq	r0, ip, lr
    14d8:	muleq	r0, r0, lr
    14dc:	andeq	r0, r0, r0, lsr #16
    14e0:	andeq	r0, r0, r0, lsl lr
    14e4:	andeq	r0, r0, r8, lsl #16
    14e8:	andeq	r0, r0, r8, lsr #28
    14ec:	strdeq	r0, [r0], -r4
    14f0:	mvnsmi	lr, #737280	; 0xb4000
    14f4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    14f8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    14fc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1500:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1504:	blne	1d92700 <abort@plt+0x1d91e7c>
    1508:	strhle	r1, [sl], -r6
    150c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1510:	svccc	0x0004f855
    1514:	strbmi	r3, [sl], -r1, lsl #8
    1518:	ldrtmi	r4, [r8], -r1, asr #12
    151c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1520:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1524:	svclt	0x000083f8
    1528:	andeq	r1, r1, sl, ror #18
    152c:	andeq	r1, r1, r0, ror #18
    1530:	svclt	0x00004770

Disassembly of section .fini:

00001534 <.fini>:
    1534:	push	{r3, lr}
    1538:	pop	{r3, pc}
