// Seed: 2587620448
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1), .id_1(1), .id_2(id_3 - 1), .id_3(id_1 + 1), .id_4(id_3), .id_5(1)
  );
  always_latch @(posedge id_2) id_4 = id_4;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input  tri0 id_3
);
  wire id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
