// Seed: 259832383
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    input id_11,
    input logic id_12,
    output id_13
);
  assign id_13[1] = 1 < id_10 ? ((1)) : id_10;
  assign id_8 = id_4;
endmodule
