12
1
12
00000004
1
./src/MUX_EXTEND.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
8 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 4
4
68
0
1
12 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 11 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 12 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 12 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 13 5
5
67
0
1
12 ~ ~ 11 3
0
15 ieee std_logic_1164 5 3
0
0
0
_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 4
4
68
0
1
12 ~ ~ 12 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 15 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 16 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 17 5
5
68
0
1
12 ~ ~ 15 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 18 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 19 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 20 6
6
68
0
1
12 ~ ~ 18 6
0
15 ieee std_logic_1164 5 3
0
0
0
