$date
	Fri Aug 10 00:46:01 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MULTI2TEST $end
$var wire 4 ! s [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$var integer 32 & k [31:0] $end
$var integer 32 ' m [31:0] $end
$scope module bbb $end
$var wire 2 ( a [1:0] $end
$var wire 2 ) b [1:0] $end
$var wire 4 * s [3:0] $end
$var wire 4 + t [3:0] $end
$scope module gt1 $end
$var wire 1 , a0 $end
$var wire 1 - a1 $end
$var wire 1 . b $end
$var wire 1 / out0 $end
$var wire 1 0 out1 $end
$scope module b1 $end
$var wire 1 , A $end
$var wire 1 . B $end
$var wire 1 / X $end
$upscope $end
$scope module b0 $end
$var wire 1 - A $end
$var wire 1 . B $end
$var wire 1 0 X $end
$upscope $end
$upscope $end
$scope module gt2 $end
$var wire 1 1 a0 $end
$var wire 1 2 a1 $end
$var wire 1 3 b $end
$var wire 1 4 out0 $end
$var wire 1 5 out1 $end
$scope module b1 $end
$var wire 1 1 A $end
$var wire 1 3 B $end
$var wire 1 4 X $end
$upscope $end
$scope module b0 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 5 X $end
$upscope $end
$upscope $end
$scope module bbb $end
$var wire 1 6 c $end
$var wire 1 7 count0 $end
$var wire 1 8 count1 $end
$var wire 1 9 count2 $end
$var wire 1 : count3 $end
$var wire 4 ; d [3:0] $end
$var wire 4 < t [3:0] $end
$var wire 4 = x [3:0] $end
$scope module b3 $end
$var wire 1 > A $end
$var wire 1 6 B $end
$var wire 1 ? X $end
$upscope $end
$scope module b2 $end
$var wire 1 @ A $end
$var wire 1 6 B $end
$var wire 1 A X $end
$upscope $end
$scope module b1 $end
$var wire 1 B A $end
$var wire 1 6 B $end
$var wire 1 C X $end
$upscope $end
$scope module b0 $end
$var wire 1 D A $end
$var wire 1 6 B $end
$var wire 1 E X $end
$upscope $end
$scope module bb0 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H c1 $end
$var wire 1 I c2 $end
$var wire 1 J cin $end
$var wire 1 7 cout $end
$var wire 1 K s $end
$var wire 1 L s1 $end
$scope module half1 $end
$var wire 1 L X $end
$var wire 1 H Y $end
$var wire 1 F a $end
$var wire 1 G b $end
$scope module aaa $end
$var wire 1 F A $end
$var wire 1 G B $end
$var wire 1 L X $end
$upscope $end
$scope module bbb $end
$var wire 1 F A $end
$var wire 1 G B $end
$var wire 1 H X $end
$upscope $end
$upscope $end
$scope module half2 $end
$var wire 1 K X $end
$var wire 1 I Y $end
$var wire 1 J a $end
$var wire 1 L b $end
$scope module aaa $end
$var wire 1 J A $end
$var wire 1 L B $end
$var wire 1 K X $end
$upscope $end
$scope module bbb $end
$var wire 1 J A $end
$var wire 1 L B $end
$var wire 1 I X $end
$upscope $end
$upscope $end
$scope module b3 $end
$var wire 1 H A $end
$var wire 1 I B $end
$var wire 1 7 X $end
$upscope $end
$upscope $end
$scope module bb1 $end
$var wire 1 M a $end
$var wire 1 N b $end
$var wire 1 O c1 $end
$var wire 1 P c2 $end
$var wire 1 7 cin $end
$var wire 1 8 cout $end
$var wire 1 Q s $end
$var wire 1 R s1 $end
$scope module half1 $end
$var wire 1 R X $end
$var wire 1 O Y $end
$var wire 1 M a $end
$var wire 1 N b $end
$scope module aaa $end
$var wire 1 M A $end
$var wire 1 N B $end
$var wire 1 R X $end
$upscope $end
$scope module bbb $end
$var wire 1 M A $end
$var wire 1 N B $end
$var wire 1 O X $end
$upscope $end
$upscope $end
$scope module half2 $end
$var wire 1 Q X $end
$var wire 1 P Y $end
$var wire 1 7 a $end
$var wire 1 R b $end
$scope module aaa $end
$var wire 1 7 A $end
$var wire 1 R B $end
$var wire 1 Q X $end
$upscope $end
$scope module bbb $end
$var wire 1 7 A $end
$var wire 1 R B $end
$var wire 1 P X $end
$upscope $end
$upscope $end
$scope module b3 $end
$var wire 1 O A $end
$var wire 1 P B $end
$var wire 1 8 X $end
$upscope $end
$upscope $end
$scope module bb2 $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 U c1 $end
$var wire 1 V c2 $end
$var wire 1 8 cin $end
$var wire 1 9 cout $end
$var wire 1 W s $end
$var wire 1 X s1 $end
$scope module half1 $end
$var wire 1 X X $end
$var wire 1 U Y $end
$var wire 1 S a $end
$var wire 1 T b $end
$scope module aaa $end
$var wire 1 S A $end
$var wire 1 T B $end
$var wire 1 X X $end
$upscope $end
$scope module bbb $end
$var wire 1 S A $end
$var wire 1 T B $end
$var wire 1 U X $end
$upscope $end
$upscope $end
$scope module half2 $end
$var wire 1 W X $end
$var wire 1 V Y $end
$var wire 1 8 a $end
$var wire 1 X b $end
$scope module aaa $end
$var wire 1 8 A $end
$var wire 1 X B $end
$var wire 1 W X $end
$upscope $end
$scope module bbb $end
$var wire 1 8 A $end
$var wire 1 X B $end
$var wire 1 V X $end
$upscope $end
$upscope $end
$scope module b3 $end
$var wire 1 U A $end
$var wire 1 V B $end
$var wire 1 9 X $end
$upscope $end
$upscope $end
$scope module bb3 $end
$var wire 1 Y a $end
$var wire 1 Z b $end
$var wire 1 [ c1 $end
$var wire 1 \ c2 $end
$var wire 1 9 cin $end
$var wire 1 : cout $end
$var wire 1 ] s $end
$var wire 1 ^ s1 $end
$scope module half1 $end
$var wire 1 ^ X $end
$var wire 1 [ Y $end
$var wire 1 Y a $end
$var wire 1 Z b $end
$scope module aaa $end
$var wire 1 Y A $end
$var wire 1 Z B $end
$var wire 1 ^ X $end
$upscope $end
$scope module bbb $end
$var wire 1 Y A $end
$var wire 1 Z B $end
$var wire 1 [ X $end
$upscope $end
$upscope $end
$scope module half2 $end
$var wire 1 ] X $end
$var wire 1 \ Y $end
$var wire 1 9 a $end
$var wire 1 ^ b $end
$scope module aaa $end
$var wire 1 9 A $end
$var wire 1 ^ B $end
$var wire 1 ] X $end
$upscope $end
$scope module bbb $end
$var wire 1 9 A $end
$var wire 1 ^ B $end
$var wire 1 \ X $end
$upscope $end
$upscope $end
$scope module b3 $end
$var wire 1 [ A $end
$var wire 1 \ B $end
$var wire 1 : X $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1^
0]
1\
0[
1Z
0Y
1X
0W
1V
0U
1T
0S
1R
0Q
1P
0O
1N
0M
1L
0K
1J
1I
0H
1G
0F
1E
0D
1C
0B
1A
0@
1?
0>
b1111 =
b0 <
b0 ;
1:
19
18
17
16
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 '
b0 "
b0 #
#20
1,
11
b1 &
b0 '
b1 "
b1 (
b0 #
#30
1-
12
0,
01
b1 '
b10 "
b10 (
b0 #
#40
1,
11
b1 %
b0 &
b0 '
b11 "
b11 (
b0 #
#50
0-
02
0,
01
13
b1 '
b0 "
b0 (
b1 #
b1 )
#60
0:
1]
0\
09
1W
0V
08
1Q
0P
07
1K
b1111 !
b1111 *
b1111 ;
0I
0L
0G
0E
b1110 =
1D
14
b1 +
b1 <
1,
11
b1 &
b0 '
b1 "
b1 (
b1 #
#70
17
1Q
0K
b1110 !
b1110 *
b1110 ;
1I
0R
1L
0N
1G
0C
1E
b1101 =
1B
0D
15
04
b10 +
b10 <
1-
12
0,
01
b1 '
b10 "
b10 (
b1 #
#80
0Q
07
1K
b1101 !
b1101 *
b1101 ;
0I
0L
0G
0E
b1100 =
1D
14
b11 +
b11 <
1,
11
b1 $
b0 %
b0 &
b0 '
b11 "
b11 (
b1 #
#90
1:
0]
1\
19
0W
1V
18
1P
17
0K
1I
0Q
b0 !
b0 *
b0 ;
1L
1R
1G
1N
1E
1C
b1111 =
0D
0B
04
05
b0 +
b0 <
0-
02
0,
01
1.
03
b1 '
b0 "
b0 (
b10 #
b10 )
#100
1W
b100 !
b100 *
b100 ;
0V
0X
1U
1S
1/
b100 +
b100 <
1,
11
b1 &
b0 '
b1 "
b1 (
b10 #
#110
1:
0]
1\
1Q
0P
0W
b10 !
b10 *
b10 ;
1V
19
0R
1O
1X
0U
1M
0S
10
0/
b1000 +
b1000 <
1-
12
0,
01
b1 '
b10 "
b10 (
b10 #
#120
1W
b110 !
b110 *
b110 ;
0V
0X
1U
1S
1/
b1100 +
b1100 <
1,
11
b1 %
b0 &
b0 '
b11 "
b11 (
b10 #
#130
1:
0]
1\
0Q
1P
18
0W
b0 !
b0 *
b0 ;
1V
19
1R
0O
1X
0U
0M
0S
00
0/
b0 +
b0 <
0-
02
0,
01
13
b1 '
b0 "
b0 (
b11 #
b11 )
#140
08
1Q
0P
07
1K
0I
0L
0W
b11 !
b11 *
b11 ;
0V
0G
0X
1U
0E
b1110 =
1S
1D
1/
14
b101 +
b101 <
1,
11
b1 &
b0 '
b1 "
b1 (
b11 #
#150
1P
17
1:
0K
1I
1V
0]
1\
1L
0Q
18
0N
0W
b0 !
b0 *
b0 ;
19
1G
1R
0O
0C
1X
0U
1E
b1101 =
1M
1B
0S
0D
10
15
0/
04
b1010 +
b1010 <
1-
12
0,
01
b1 '
b10 "
b10 (
b11 #
#160
08
1Q
0P
07
1K
0I
0L
0W
b11 !
b11 *
b11 ;
0V
0G
0X
1U
0E
b1100 =
1S
1D
1/
14
b1111 +
b1111 <
1,
11
b10 $
b10 %
b10 &
b10 '
b11 "
b11 (
b11 #
#170
