library ieee;
use ieee.std_logic_1164.all;

entity counter is
	port (clk: in bit;
			reset: in bit;
			data: in bit_vector (799 downto 0);
			q: in bit_vector (799 downto 0));
end counter;

architecture behavior of counter is
begin
	counter_process: process(clk, reset)
		variable q_var: bit_vector (799 downto 0);
		begin
			if(reset = '1') then
				q_var := 0;
			elsif(clk' event and clk = '1') then
				if(q_var = 0) then q_var := 799;
				else q_var := q_var -1;
				end if;
			end if;
		q <= q_var;
	end process;
end behavior;
