$date
	Wed Aug 15 18:38:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vector0_tb $end
$var reg 3 ! vec [2:0] $end
$upscope $end
$scope module vector0_tb $end
$var wire 3 " outv [2:0] $end
$upscope $end
$scope module vector0_tb $end
$var wire 1 # o2 $end
$upscope $end
$scope module vector0_tb $end
$var wire 1 $ o1 $end
$upscope $end
$scope module vector0_tb $end
$var wire 1 % o0 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
b0 "
b0 !
$end
#10
1%
b1 "
b1 !
#20
1$
0%
b10 "
b10 !
#30
1%
b11 "
b11 !
#40
1#
0$
0%
b100 "
b100 !
#50
1%
b101 "
b101 !
#60
1$
0%
b110 "
b110 !
#70
1%
b111 "
b111 !
#80
