library IEEE;
use ieee.std_logic_1164.all;

entity BiestD8 is
port (
clk: in std_logic;
reset_n: in std_logic;
q: in std_logic_vector(7 downto 0);
d: out std_logic_vector(7 downto 0)
);
end BIestD8;
architecture behavioural of BiestD8 is 
begin 
process(clk,reset_n)
begin 
if reset_n='0' then 
d<=(others=>'0');
elsif clk' event and clk='1' then 
	q<=d;
end if;
