###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18824   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12738   # Number of read row buffer hits
num_read_cmds                  =        18824   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6091   # Number of ACT commands
num_pre_cmds                   =         6078   # Number of PRE commands
num_ondemand_pres              =         1618   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      3361691   # Cyles of rank active rank.0
rank_active_cycles.1           =      2717270   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      6638309   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7282730   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16660   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           79   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           16   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            3   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            7   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            3   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         2047   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8677   # Read request latency (cycles)
read_latency[40-59]            =         5221   # Read request latency (cycles)
read_latency[60-79]            =         1959   # Read request latency (cycles)
read_latency[80-99]            =          439   # Read request latency (cycles)
read_latency[100-119]          =          439   # Read request latency (cycles)
read_latency[120-139]          =          329   # Read request latency (cycles)
read_latency[140-159]          =          174   # Read request latency (cycles)
read_latency[160-179]          =          156   # Read request latency (cycles)
read_latency[180-199]          =          151   # Read request latency (cycles)
read_latency[200-]             =         1279   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.58984e+07   # Read energy
act_energy                     =   1.6665e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.18639e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49571e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   2.0977e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.69558e+09   # Active standby energy rank.1
average_read_latency           =      75.2838   # Average read request latency (cycles)
average_interarrival           =      531.173   # Average request interarrival latency (cycles)
total_energy                   =  1.12726e+10   # Total energy (pJ)
average_power                  =      1127.26   # Average power (mW)
average_bandwidth              =     0.160631   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19246   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13583   # Number of read row buffer hits
num_read_cmds                  =        19246   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5669   # Number of ACT commands
num_pre_cmds                   =         5653   # Number of PRE commands
num_ondemand_pres              =           40   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2878015   # Cyles of rank active rank.0
rank_active_cycles.1           =      2970713   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7121985   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7029287   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17155   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           64   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           19   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            5   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            4   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            3   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1988   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9246   # Read request latency (cycles)
read_latency[40-59]            =         6266   # Read request latency (cycles)
read_latency[60-79]            =         1367   # Read request latency (cycles)
read_latency[80-99]            =          408   # Read request latency (cycles)
read_latency[100-119]          =          238   # Read request latency (cycles)
read_latency[120-139]          =          170   # Read request latency (cycles)
read_latency[140-159]          =          152   # Read request latency (cycles)
read_latency[160-179]          =          145   # Read request latency (cycles)
read_latency[180-199]          =          150   # Read request latency (cycles)
read_latency[200-]             =         1104   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.75999e+07   # Read energy
act_energy                     =  1.55104e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.41855e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.37406e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.79588e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.85372e+09   # Active standby energy rank.1
average_read_latency           =      62.1812   # Average read request latency (cycles)
average_interarrival           =      519.527   # Average request interarrival latency (cycles)
total_energy                   =    1.124e+10   # Total energy (pJ)
average_power                  =         1124   # Average power (mW)
average_bandwidth              =     0.164233   # Average bandwidth
