DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "UNISIM"
unitName "Vcomponents"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "work"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "Uibufgds"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 2774,0
)
(Instance
name "Ugt11clk_mgt0a"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
mwi 0
uid 8521,0
)
(Instance
name "Uob0"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 18627,0
)
(Instance
name "Uob1"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 18636,0
)
(Instance
name "Uob3"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 18678,0
)
(Instance
name "Uob4"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 18699,0
)
(Instance
name "Uibd0"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 18732,0
)
(Instance
name "Uibd1"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 18741,0
)
(Instance
name "Unet_usb_top"
duLibraryName "hsio"
duName "net_usb_top"
elements [
]
mwi 0
uid 65391,0
)
(Instance
name "Uob6"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 72321,0
)
(Instance
name "Uob7"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 72376,0
)
(Instance
name "Uob8"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 72431,0
)
(Instance
name "Uob9"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 72492,0
)
(Instance
name "Uibd2"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 72525,0
)
(Instance
name "Uibd3"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 72558,0
)
(Instance
name "Uinv5"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 72910,0
)
(Instance
name "U_28"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 72934,0
)
(Instance
name "Uinv6"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 75091,0
)
(Instance
name "U_25"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 75115,0
)
(Instance
name "Um_power"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 80525,0
)
(Instance
name "Uclockstop"
duLibraryName "hsio"
duName "clocks_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
mwi 0
uid 82551,0
)
(Instance
name "U_2"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 85836,0
)
(Instance
name "Umd_tribuf1"
duLibraryName "moduleware"
duName "tribuf"
elements [
]
mwi 1
uid 89921,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 90219,0
)
(Instance
name "Ugt11clk_mgt0b"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"DISABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"ENABLE\""
)
]
mwi 0
uid 91519,0
)
(Instance
name "Ubufg2"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 91544,0
)
(Instance
name "Uibufgds1"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 91767,0
)
(Instance
name "Umain"
duLibraryName "hsio"
duName "main_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
]
mwi 0
uid 92144,0
)
(Instance
name "Uob11"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92186,0
)
(Instance
name "Uob12"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92207,0
)
(Instance
name "Uob10"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92228,0
)
(Instance
name "Uob13"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92249,0
)
(Instance
name "Uob19"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92330,0
)
(Instance
name "Uob18"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92351,0
)
(Instance
name "Uob17"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92372,0
)
(Instance
name "Uob14"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92393,0
)
(Instance
name "Ugt11clk_mgt1b"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"DISABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"ENABLE\""
)
]
mwi 0
uid 93017,0
)
(Instance
name "Ugt11clk_mgt1a"
duLibraryName "unisim"
duName "GT11CLK_MGT"
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
mwi 0
uid 93097,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "3"
insts [
(Instance
name "Umd_tribuf"
duLibraryName "moduleware"
duName "tribuf"
elements [
]
mwi 1
uid 89779,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 91662,0
)
]
)
(FrameInstance
name "gdot1"
insts [
(Instance
name "Uibd4"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92165,0
)
]
)
(FrameInstance
name "gdo1"
insts [
(Instance
name "Uibd6"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 92414,0
)
]
)
]
libraryRefs [
"ieee"
"UNISIM"
"utils"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top"
)
(vvPair
variable "date"
value "05/25/12"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "hsio_c00_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "hsio_c00_top"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:21:35"
)
(vvPair
variable "unit"
value "hsio_c00_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2423,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-146000,-112375,-144500,-111625"
)
(Line
uid 12,0
sl 0
ro 270
xt "-144500,-112000,-144000,-112000"
pts [
"-144500,-112000"
"-144000,-112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "-153700,-112500,-147000,-111500"
st "clk_xtal_125_mi"
ju 2
blo "-147000,-111700"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 15,0
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,86375,41300,88775"
st "-- CLOCKS
clk_xtal_125_mi        : std_logic --CRYSTAL_CLK_M"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-146000,-113375,-144500,-112625"
)
(Line
uid 26,0
sl 0
ro 270
xt "-144500,-113000,-144000,-113000"
pts [
"-144500,-113000"
"-144000,-113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "-153600,-113500,-147000,-112500"
st "clk_xtal_125_pi"
ju 2
blo "-147000,-112700"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 29,0
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,88775,40700,89975"
st "clk_xtal_125_pi        : std_logic --CRYSTAL_CLK_P"
)
)
*5 (Net
uid 925,0
lang 2
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 31
suid 66,0
)
declText (MLText
uid 926,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,169175,36700,171575"
st "-- DISPLAY
disp_clk_o             : std_logic --DISP_CLK"
)
)
*6 (Net
uid 939,0
lang 2
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 32
suid 67,0
)
declText (MLText
uid 940,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,171575,37000,172775"
st "disp_dat_o             : std_logic --DISP_DAT"
)
)
*7 (Net
uid 967,0
lang 2
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 33
suid 69,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,173975,38000,175175"
st "disp_rst_no            : std_logic --DISP_RST_N"
)
)
*8 (PortIoOut
uid 989,0
shape (CompositeShape
uid 990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 991,0
sl 0
ro 90
xt "-44000,-33375,-42500,-32625"
)
(Line
uid 992,0
sl 0
ro 90
xt "-42500,-33000,-42000,-33000"
pts [
"-42000,-33000"
"-42500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "-50100,-33500,-45000,-32500"
st "eth_coma_o"
ju 2
blo "-45000,-32700"
tm "WireNameMgr"
)
)
)
*9 (Net
uid 995,0
lang 2
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 4
suid 71,0
)
declText (MLText
uid 996,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,177575,38300,178775"
st "eth_coma_o             : std_logic --ETH_COMA"
)
)
*10 (PortIoIn
uid 1003,0
shape (CompositeShape
uid 1004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1005,0
sl 0
ro 270
xt "-44000,-34375,-42500,-33625"
)
(Line
uid 1006,0
sl 0
ro 270
xt "-42500,-34000,-42000,-34000"
pts [
"-42500,-34000"
"-42000,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
isHidden 1
)
xt "-48500,-34500,-45000,-33500"
st "eth_crs_i"
ju 2
blo "-45000,-33700"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 1009,0
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 72,0
)
declText (MLText
uid 1010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,178775,36000,179975"
st "eth_crs_i              : std_logic --ETH_CRS"
)
)
*12 (PortIoOut
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 90
xt "-44000,-40375,-42500,-39625"
)
(Line
uid 1020,0
sl 0
ro 90
xt "-42500,-40000,-42000,-40000"
pts [
"-42000,-40000"
"-42500,-40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
isHidden 1
)
xt "-52200,-40500,-45000,-39500"
st "eth_gtxclk_txc_o"
ju 2
blo "-45000,-39700"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "-44000,-35375,-42500,-34625"
)
(Line
uid 1034,0
sl 0
ro 270
xt "-42500,-35000,-42000,-35000"
pts [
"-42500,-35000"
"-42000,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
isHidden 1
)
xt "-49400,-35500,-45000,-34500"
st "eth_int_ni"
ju 2
blo "-45000,-34700"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 90
xt "-44000,-31375,-42500,-30625"
)
(Line
uid 1048,0
sl 0
ro 90
xt "-42500,-31000,-42000,-31000"
pts [
"-42000,-31000"
"-42500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "-49200,-31500,-45000,-30500"
st "eth_mdc_o"
ju 2
blo "-45000,-30700"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 1051,0
lang 2
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 8
suid 75,0
)
declText (MLText
uid 1052,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,182375,37400,183575"
st "eth_mdc_o              : std_logic --ETH_MDC"
)
)
*16 (PortIoInOut
uid 1059,0
shape (CompositeShape
uid 1060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1061,0
sl 0
ro 180
xt "-85000,-34375,-83500,-33625"
)
(Line
uid 1062,0
sl 0
ro 180
xt "-83500,-34000,-83000,-34000"
pts [
"-83000,-34000"
"-83500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
isHidden 1
)
xt "-90000,-34500,-86000,-33500"
st "eth_md_io"
ju 2
blo "-86000,-33700"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 1065,0
lang 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
suid 76,0
)
declText (MLText
uid 1066,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,183575,37700,184775"
st "eth_md_io              : std_logic --ETH_MDIO"
)
)
*18 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 90
xt "-44000,-37375,-42500,-36625"
)
(Line
uid 1076,0
sl 0
ro 90
xt "-42500,-37000,-42000,-37000"
pts [
"-42000,-37000"
"-42500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "-50500,-37500,-45000,-36500"
st "eth_reset_no"
ju 2
blo "-45000,-36700"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 1087,0
shape (CompositeShape
uid 1088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1089,0
sl 0
ro 270
xt "-44000,-49375,-42500,-48625"
)
(Line
uid 1090,0
sl 0
ro 270
xt "-42500,-49000,-42000,-49000"
pts [
"-42500,-49000"
"-42000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
isHidden 1
)
xt "-51900,-49500,-45000,-48500"
st "eth_rx_clk_rxc_i"
ju 2
blo "-45000,-48700"
tm "WireNameMgr"
)
)
)
*20 (PortIoIn
uid 1101,0
shape (CompositeShape
uid 1102,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1103,0
sl 0
ro 270
xt "-44000,-48375,-42500,-47625"
)
(Line
uid 1104,0
sl 0
ro 270
xt "-42500,-48000,-42000,-48000"
pts [
"-42500,-48000"
"-42000,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1105,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
isHidden 1
)
xt "-51600,-48500,-45000,-47500"
st "eth_rx_dv_ctl_i"
ju 2
blo "-45000,-47700"
tm "WireNameMgr"
)
)
)
*21 (PortIoIn
uid 1115,0
shape (CompositeShape
uid 1116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1117,0
sl 0
ro 270
xt "-44000,-47375,-42500,-46625"
)
(Line
uid 1118,0
sl 0
ro 270
xt "-42500,-47000,-42000,-47000"
pts [
"-42500,-47000"
"-42000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1119,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1120,0
va (VaSet
isHidden 1
)
xt "-49900,-47500,-45000,-46500"
st "eth_rx_er_i"
ju 2
blo "-45000,-46700"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 1121,0
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 13
suid 80,0
)
declText (MLText
uid 1122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,188375,37500,189575"
st "eth_rx_er_i            : std_logic --ETH_RX_ER"
)
)
*23 (PortIoIn
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1131,0
sl 0
ro 270
xt "-44000,-46375,-42500,-45625"
)
(Line
uid 1132,0
sl 0
ro 270
xt "-42500,-46000,-42000,-46000"
pts [
"-42500,-46000"
"-42000,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
isHidden 1
)
xt "-48700,-46500,-45000,-45500"
st "eth_rxd_i"
ju 2
blo "-45000,-45700"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 1135,0
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 14
suid 81,0
)
declText (MLText
uid 1136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,189575,46900,190775"
st "eth_rxd_i              : std_logic_vector(7 downto 0) --ETH_RXD_7"
)
)
*25 (PortIoOut
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 90
xt "-44000,-52375,-42500,-51625"
)
(Line
uid 1146,0
sl 0
ro 90
xt "-42500,-52000,-42000,-52000"
pts [
"-42000,-52000"
"-42500,-52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "-50500,-52500,-45000,-51500"
st "eth_tx_clk_o"
ju 2
blo "-45000,-51700"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 1149,0
lang 2
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 15
suid 82,0
)
declText (MLText
uid 1150,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,190775,38300,191975"
st "eth_tx_clk_o           : std_logic --ETH_TX_CLK"
)
)
*27 (PortIoOut
uid 1157,0
shape (CompositeShape
uid 1158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1159,0
sl 0
ro 90
xt "-44000,-41375,-42500,-40625"
)
(Line
uid 1160,0
sl 0
ro 90
xt "-42500,-41000,-42000,-41000"
pts [
"-42000,-41000"
"-42500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
isHidden 1
)
xt "-51800,-41500,-45000,-40500"
st "eth_tx_en_ctl_o"
ju 2
blo "-45000,-40700"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1173,0
sl 0
ro 90
xt "-44000,-42375,-42500,-41625"
)
(Line
uid 1174,0
sl 0
ro 90
xt "-42500,-42000,-42000,-42000"
pts [
"-42000,-42000"
"-42500,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
isHidden 1
)
xt "-50200,-42500,-45000,-41500"
st "eth_tx_er_o"
ju 2
blo "-45000,-41700"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 1177,0
lang 2
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 17
suid 84,0
)
declText (MLText
uid 1178,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,193175,37600,194375"
st "eth_tx_er_o            : std_logic --ETH_TX_ER"
)
)
*30 (PortIoOut
uid 1185,0
shape (CompositeShape
uid 1186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1187,0
sl 0
ro 90
xt "-44000,-39375,-42500,-38625"
)
(Line
uid 1188,0
sl 0
ro 90
xt "-42500,-39000,-42000,-39000"
pts [
"-42000,-39000"
"-42500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
)
xt "-49000,-39500,-45000,-38500"
st "eth_txd_o"
ju 2
blo "-45000,-38700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 1191,0
lang 2
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 18
suid 85,0
)
declText (MLText
uid 1192,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,194375,47000,195575"
st "eth_txd_o              : std_logic_vector(7 downto 0) --ETH_TXD_7"
)
)
*32 (Net
uid 1555,0
lang 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 20
suid 111,0
)
declText (MLText
uid 1556,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,230375,45600,232775"
st "-- IDC CONNECTORS (P2-5)
idc_p2_io              : std_logic_vector(31 downto 0) --IDC_P2"
)
)
*33 (Net
uid 1569,0
lang 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 22
suid 112,0
)
declText (MLText
uid 1570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,232775,45600,233975"
st "idc_p3_io              : std_logic_vector(31 downto 0) --IDC_P3"
)
)
*34 (Net
uid 1583,0
lang 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 23
suid 113,0
)
declText (MLText
uid 1584,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,233975,45600,235175"
st "idc_p4_io              : std_logic_vector(31 downto 0) --IDC_P4"
)
)
*35 (PortIoOut
uid 1675,0
shape (CompositeShape
uid 1676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1677,0
sl 0
ro 270
xt "87500,-117375,89000,-116625"
)
(Line
uid 1678,0
sl 0
ro 270
xt "87000,-117000,87500,-117000"
pts [
"87000,-117000"
"87500,-117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1680,0
va (VaSet
isHidden 1
)
xt "90000,-117500,95300,-116500"
st "led_status_o"
blo "90000,-116700"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 1681,0
lang 2
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 24
suid 120,0
)
declText (MLText
uid 1682,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,243575,41500,244775"
st "led_status_o           : std_logic --LED_FPGA_STATUS"
)
)
*37 (PortIoIn
uid 1689,0
shape (CompositeShape
uid 1690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1691,0
sl 0
ro 270
xt "-103000,-102375,-101500,-101625"
)
(Line
uid 1692,0
sl 0
ro 270
xt "-101500,-102000,-101000,-102000"
pts [
"-101500,-102000"
"-101000,-102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
)
xt "-110500,-102500,-104000,-101500"
st "rst_poweron_ni"
ju 2
blo "-104000,-101700"
tm "WireNameMgr"
)
)
)
*38 (PortIoInOut
uid 1703,0
shape (CompositeShape
uid 1704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1705,0
sl 0
ro 180
xt "-44000,-21375,-42500,-20625"
)
(Line
uid 1706,0
sl 0
ro 180
xt "-42500,-21000,-42000,-21000"
pts [
"-42000,-21000"
"-42500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1707,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1708,0
va (VaSet
isHidden 1
)
xt "-48500,-21500,-45000,-20500"
st "usb_d_io"
ju 2
blo "-45000,-20700"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 1709,0
lang 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 26
suid 122,0
)
declText (MLText
uid 1710,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,245975,45300,248375"
st "-- USB INTERFACE
usb_d_io               : std_logic_vector(7 downto 0) --USB_D7"
)
)
*40 (PortIoOut
uid 1717,0
shape (CompositeShape
uid 1718,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1719,0
sl 0
ro 90
xt "-44000,-20375,-42500,-19625"
)
(Line
uid 1720,0
sl 0
ro 90
xt "-42500,-20000,-42000,-20000"
pts [
"-42000,-20000"
"-42500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1721,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1722,0
va (VaSet
isHidden 1
)
xt "-48600,-20500,-45000,-19500"
st "usb_rd_o"
ju 2
blo "-45000,-19700"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 1723,0
lang 2
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 27
suid 123,0
)
declText (MLText
uid 1724,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,248375,37200,249575"
st "usb_rd_o               : std_logic --USB_RD_N"
)
)
*42 (PortIoIn
uid 1731,0
shape (CompositeShape
uid 1732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1733,0
sl 0
ro 270
xt "-44000,-22375,-42500,-21625"
)
(Line
uid 1734,0
sl 0
ro 270
xt "-42500,-22000,-42000,-22000"
pts [
"-42500,-22000"
"-42000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1735,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "-48600,-22500,-45000,-21500"
st "usb_rxf_i"
ju 2
blo "-45000,-21700"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 1737,0
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 28
suid 124,0
)
declText (MLText
uid 1738,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,249575,37200,250775"
st "usb_rxf_i              : std_logic --USB_RXF_N"
)
)
*44 (PortIoIn
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 270
xt "-44000,-23375,-42500,-22625"
)
(Line
uid 1748,0
sl 0
ro 270
xt "-42500,-23000,-42000,-23000"
pts [
"-42500,-23000"
"-42000,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1750,0
va (VaSet
isHidden 1
)
xt "-48700,-23500,-45000,-22500"
st "usb_txe_i"
ju 2
blo "-45000,-22700"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 1751,0
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 29
suid 125,0
)
declText (MLText
uid 1752,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,250775,37200,251975"
st "usb_txe_i              : std_logic --USB_TXE_N"
)
)
*46 (PortIoOut
uid 1759,0
shape (CompositeShape
uid 1760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1761,0
sl 0
ro 90
xt "-44000,-19375,-42500,-18625"
)
(Line
uid 1762,0
sl 0
ro 90
xt "-42500,-19000,-42000,-19000"
pts [
"-42000,-19000"
"-42500,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1763,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1764,0
va (VaSet
isHidden 1
)
xt "-48700,-19500,-45000,-18500"
st "usb_wr_o"
ju 2
blo "-45000,-18700"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 1765,0
lang 2
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 30
suid 126,0
)
declText (MLText
uid 1766,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,251975,36400,253175"
st "usb_wr_o               : std_logic --USB_WR"
)
)
*48 (CommentText
uid 2076,0
shape (Rectangle
uid 2077,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-19000,29000,-13000"
)
text (MLText
uid 2078,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-3800,-18800,27700,-14000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:13:50 06/02/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl/hsio_top_rtl.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*49 (CommentText
uid 2079,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2080,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "31000,-17000,46000,-13000"
)
text (MLText
uid 2081,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "31200,-16800,40400,-15600"
st "
 hds interface_end

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*50 (Grouping
uid 2082,0
optionalChildren [
*51 (CommentText
uid 2084,0
shape (Rectangle
uid 2085,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,17000,-38000,18000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2086,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-54800,17000,-44400,18000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 2087,0
shape (Rectangle
uid 2088,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-38000,13000,-34000,14000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2089,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-37800,13000,-34900,14000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*53 (CommentText
uid 2090,0
shape (Rectangle
uid 2091,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,15000,-38000,16000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2092,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-54800,15000,-44900,16000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*54 (CommentText
uid 2093,0
shape (Rectangle
uid 2094,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-59000,15000,-55000,16000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2095,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-58800,15000,-57100,16000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*55 (CommentText
uid 2096,0
shape (Rectangle
uid 2097,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-38000,14000,-18000,18000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2098,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-37800,14200,-28700,15200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*56 (CommentText
uid 2099,0
shape (Rectangle
uid 2100,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-34000,13000,-18000,14000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2101,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-33800,13000,-32200,14000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*57 (CommentText
uid 2102,0
shape (Rectangle
uid 2103,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-59000,13000,-38000,15000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2104,0
va (VaSet
fg "32768,0,0"
)
xt "-51950,13500,-45050,14500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*58 (CommentText
uid 2105,0
shape (Rectangle
uid 2106,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-59000,16000,-55000,17000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2107,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-58800,16000,-56800,17000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*59 (CommentText
uid 2108,0
shape (Rectangle
uid 2109,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-59000,17000,-55000,18000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2110,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-58800,17000,-56100,18000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*60 (CommentText
uid 2111,0
shape (Rectangle
uid 2112,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-55000,16000,-38000,17000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2113,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-54800,16000,-44900,17000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2083,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-59000,13000,-18000,18000"
)
oxt "14000,66000,55000,71000"
)
*61 (SaComponent
uid 2774,0
optionalChildren [
*62 (CptPort
uid 2783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125000,-113375,-124250,-112625"
)
tg (CPTG
uid 2785,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2786,0
va (VaSet
)
xt "-126600,-113500,-126000,-112500"
st "O"
ju 2
blo "-126000,-112700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*63 (CptPort
uid 2787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-113375,-133000,-112625"
)
tg (CPTG
uid 2789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2790,0
va (VaSet
)
xt "-132000,-113500,-131800,-112500"
st "I"
blo "-132000,-112700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*64 (CptPort
uid 2791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-112375,-133000,-111625"
)
tg (CPTG
uid 2793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2794,0
va (VaSet
)
xt "-132000,-112500,-131200,-111500"
st "IB"
blo "-132000,-111700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 2775,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-133000,-114000,-125000,-111000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 2777,0
va (VaSet
font "helvetica,8,1"
)
xt "-130850,-114000,-128250,-113000"
st "unisim"
blo "-130850,-113200"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 2778,0
va (VaSet
font "helvetica,8,1"
)
xt "-130850,-113000,-127150,-112000"
st "IBUFGDS"
blo "-130850,-112200"
tm "CptNameMgr"
)
*67 (Text
uid 2779,0
va (VaSet
font "helvetica,8,1"
)
xt "-130850,-112000,-127250,-111000"
st "Uibufgds"
blo "-130850,-111200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2781,0
text (MLText
uid 2782,0
va (VaSet
font "clean,8,0"
)
xt "-133000,-117200,-109000,-114000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*68 (Net
uid 2989,0
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 25
suid 154,0
)
declText (MLText
uid 2990,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*69 (PortIoIn
uid 3199,0
shape (CompositeShape
uid 3200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3201,0
sl 0
ro 270
xt "-44000,-36375,-42500,-35625"
)
(Line
uid 3202,0
sl 0
ro 270
xt "-42500,-36000,-42000,-36000"
pts [
"-42500,-36000"
"-42000,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3204,0
va (VaSet
isHidden 1
)
xt "-48500,-36500,-45000,-35500"
st "eth_col_i"
ju 2
blo "-45000,-35700"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 3618,0
lang 2
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 10
suid 160,0
)
declText (MLText
uid 3619,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*71 (Net
uid 3620,0
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 7
suid 161,0
)
declText (MLText
uid 3621,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*72 (Net
uid 6424,0
lang 2
decl (Decl
n "eth_rx_dv_ctl_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 12
suid 175,0
)
declText (MLText
uid 6425,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*73 (Net
uid 6426,0
lang 2
decl (Decl
n "eth_rx_clk_rxc_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 11
suid 176,0
)
declText (MLText
uid 6427,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*74 (Net
uid 6428,0
lang 2
decl (Decl
n "eth_tx_en_ctl_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 16
suid 177,0
)
declText (MLText
uid 6429,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*75 (Net
uid 6430,0
lang 2
decl (Decl
n "eth_gtxclk_txc_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 6
suid 178,0
)
declText (MLText
uid 6431,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*76 (Net
uid 6865,0
lang 2
decl (Decl
n "ibfi_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 41
suid 179,0
)
declText (MLText
uid 6866,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,253975,68900,255175"
st "ibfi_txm                : std_logic_vector(1 downto 0) --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
)
)
*77 (Net
uid 6867,0
lang 2
decl (Decl
n "ibfi_moddef1_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 36
suid 180,0
)
declText (MLText
uid 6868,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,250375,66800,251575"
st "ibfi_moddef1_o          : std_logic_vector(1 downto 0) --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
)
)
*78 (Net
uid 6869,0
lang 2
decl (Decl
n "ibfi_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 40
suid 181,0
)
declText (MLText
uid 6870,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,247975,70900,250375"
st "-- ZONE3 (ATCA) CONNECTOR
ibfi_tx_dis_o           : std_logic_vector(1 downto 0) --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
)
)
*79 (Net
uid 6871,0
lang 2
decl (Decl
n "ibfi_moddef2_io"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 37
suid 182,0
)
declText (MLText
uid 6872,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,251575,67100,252775"
st "ibfi_moddef2_io         : std_logic_vector(1 downto 0) --GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
)
)
*80 (Net
uid 6875,0
lang 2
decl (Decl
n "ibfi_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 38
suid 184,0
)
declText (MLText
uid 6876,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,255175,69300,256375"
st "ibfi_rxm                : std_logic_vector(1 downto 0) --LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
)
)
*81 (Net
uid 6901,0
lang 2
decl (Decl
n "ibfi_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 39
suid 185,0
)
declText (MLText
uid 6902,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,252775,69000,253975"
st "ibfi_rxp                : std_logic_vector(1 downto 0) --LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
)
)
*82 (Net
uid 8481,0
lang 2
decl (Decl
n "ibfi_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 42
suid 278,0
)
declText (MLText
uid 8482,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*83 (SaComponent
uid 8521,0
optionalChildren [
*84 (CptPort
uid 8505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-82375,-117250,-81625"
)
tg (CPTG
uid 8507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8508,0
va (VaSet
)
xt "-125100,-82500,-119000,-81500"
st "SYNCLK1OUT"
ju 2
blo "-119000,-81700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*85 (CptPort
uid 8509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-81375,-117250,-80625"
)
tg (CPTG
uid 8511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8512,0
va (VaSet
)
xt "-125100,-81500,-119000,-80500"
st "SYNCLK2OUT"
ju 2
blo "-119000,-80700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*86 (CptPort
uid 8513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-81375,-133000,-80625"
)
tg (CPTG
uid 8515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8516,0
va (VaSet
)
xt "-132000,-81500,-128000,-80500"
st "MGTCLKN"
blo "-132000,-80700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*87 (CptPort
uid 8517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-82375,-133000,-81625"
)
tg (CPTG
uid 8519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8520,0
va (VaSet
)
xt "-132000,-82500,-128000,-81500"
st "MGTCLKP"
blo "-132000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 8522,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-133000,-83000,-118000,-79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8523,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 8524,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-82000,-125350,-81000"
st "unisim"
blo "-127950,-81200"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 8525,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-81000,-121050,-80000"
st "GT11CLK_MGT"
blo "-127950,-80200"
tm "CptNameMgr"
)
*90 (Text
uid 8526,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-80000,-120950,-79000"
st "Ugt11clk_mgt0a"
blo "-127950,-79200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8527,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8528,0
text (MLText
uid 8529,0
va (VaSet
font "clean,8,0"
)
xt "-133000,-84600,-112500,-83000"
st "SYNCLK1OUTEN = \"ENABLE\"     ( string )  
SYNCLK2OUTEN = \"DISABLE\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*91 (Net
uid 9061,0
decl (Decl
n "lo"
t "std_logic"
o 106
suid 279,0
)
declText (MLText
uid 9062,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*92 (Net
uid 9095,0
decl (Decl
n "hi"
t "std_logic"
o 105
suid 280,0
)
declText (MLText
uid 9096,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*93 (PortIoIn
uid 12248,0
shape (CompositeShape
uid 12249,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12250,0
sl 0
ro 270
xt "-44000,-69375,-42500,-68625"
)
(Line
uid 12251,0
sl 0
ro 270
xt "-42500,-69000,-42000,-69000"
pts [
"-42500,-69000"
"-42000,-69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12252,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12253,0
va (VaSet
isHidden 1
)
xt "-48100,-69500,-45000,-68500"
st "ibfi_rxm"
ju 2
blo "-45000,-68700"
tm "WireNameMgr"
)
)
)
*94 (PortIoIn
uid 12254,0
shape (CompositeShape
uid 12255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12256,0
sl 0
ro 270
xt "-44000,-70375,-42500,-69625"
)
(Line
uid 12257,0
sl 0
ro 270
xt "-42500,-70000,-42000,-70000"
pts [
"-42500,-70000"
"-42000,-70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12258,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12259,0
va (VaSet
isHidden 1
)
xt "-48000,-70500,-45000,-69500"
st "ibfi_rxp"
ju 2
blo "-45000,-69700"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 12260,0
shape (CompositeShape
uid 12261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12262,0
sl 0
ro 90
xt "-44000,-72375,-42500,-71625"
)
(Line
uid 12263,0
sl 0
ro 90
xt "-42500,-72000,-42000,-72000"
pts [
"-42000,-72000"
"-42500,-72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12264,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12265,0
va (VaSet
isHidden 1
)
xt "-48000,-72500,-45000,-71500"
st "ibfi_txp"
ju 2
blo "-45000,-71700"
tm "WireNameMgr"
)
)
)
*96 (PortIoOut
uid 12266,0
shape (CompositeShape
uid 12267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12268,0
sl 0
ro 90
xt "-44000,-71375,-42500,-70625"
)
(Line
uid 12269,0
sl 0
ro 90
xt "-42500,-71000,-42000,-71000"
pts [
"-42000,-71000"
"-42500,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12270,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12271,0
va (VaSet
isHidden 1
)
xt "-48100,-71500,-45000,-70500"
st "ibfi_txm"
ju 2
blo "-45000,-70700"
tm "WireNameMgr"
)
)
)
*97 (PortIoOut
uid 12272,0
shape (CompositeShape
uid 12273,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12274,0
sl 0
ro 90
xt "-44000,-67375,-42500,-66625"
)
(Line
uid 12275,0
sl 0
ro 90
xt "-42500,-67000,-42000,-67000"
pts [
"-42000,-67000"
"-42500,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12276,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12277,0
va (VaSet
isHidden 1
)
xt "-51500,-67500,-45000,-66500"
st "ibfi_moddef1_o"
ju 2
blo "-45000,-66700"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 12278,0
shape (CompositeShape
uid 12279,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12280,0
sl 0
ro 90
xt "-43000,-62375,-41500,-61625"
)
(Line
uid 12281,0
sl 0
ro 90
xt "-41500,-62000,-41000,-62000"
pts [
"-41000,-62000"
"-41500,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12282,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12283,0
va (VaSet
isHidden 1
)
xt "-49600,-62500,-44000,-61500"
st "ibfi_tx_dis_o"
ju 2
blo "-44000,-61700"
tm "WireNameMgr"
)
)
)
*99 (PortIoInOut
uid 12284,0
shape (CompositeShape
uid 12285,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 12286,0
sl 0
ro 180
xt "-98000,-61375,-96500,-60625"
)
(Line
uid 12287,0
sl 0
ro 180
xt "-96500,-61000,-96000,-61000"
pts [
"-96000,-61000"
"-96500,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12288,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12289,0
va (VaSet
isHidden 1
)
xt "-105700,-61500,-99000,-60500"
st "ibfi_moddef2_io"
ju 2
blo "-99000,-60700"
tm "WireNameMgr"
)
)
)
*100 (PortIoIn
uid 12290,0
shape (CompositeShape
uid 12291,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12292,0
sl 0
ro 270
xt "-146000,-81375,-144500,-80625"
)
(Line
uid 12293,0
sl 0
ro 270
xt "-144500,-81000,-144000,-81000"
pts [
"-144500,-81000"
"-144000,-81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12294,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12295,0
va (VaSet
isHidden 1
)
xt "-152600,-81500,-147000,-80500"
st "clk_mgt0a_mi"
ju 2
blo "-147000,-80700"
tm "WireNameMgr"
)
)
)
*101 (PortIoIn
uid 12296,0
shape (CompositeShape
uid 12297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12298,0
sl 0
ro 270
xt "-146000,-82375,-144500,-81625"
)
(Line
uid 12299,0
sl 0
ro 270
xt "-144500,-82000,-144000,-82000"
pts [
"-144500,-82000"
"-144000,-82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12300,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12301,0
va (VaSet
isHidden 1
)
xt "-152500,-82500,-147000,-81500"
st "clk_mgt0a_pi"
ju 2
blo "-147000,-81700"
tm "WireNameMgr"
)
)
)
*102 (PortIoOut
uid 12535,0
shape (CompositeShape
uid 12536,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12537,0
sl 0
ro 270
xt "92500,9625,94000,10375"
)
(Line
uid 12538,0
sl 0
ro 270
xt "92000,10000,92500,10000"
pts [
"92000,10000"
"92500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12539,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12540,0
va (VaSet
isHidden 1
)
xt "95000,9500,99600,10500"
st "disp_clk_o"
blo "95000,10300"
tm "WireNameMgr"
)
)
)
*103 (PortIoOut
uid 12541,0
shape (CompositeShape
uid 12542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12543,0
sl 0
ro 270
xt "92500,10625,94000,11375"
)
(Line
uid 12544,0
sl 0
ro 270
xt "92000,11000,92500,11000"
pts [
"92000,11000"
"92500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12545,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12546,0
va (VaSet
isHidden 1
)
xt "95000,10500,99800,11500"
st "disp_dat_o"
blo "95000,11300"
tm "WireNameMgr"
)
)
)
*104 (PortIoOut
uid 12547,0
shape (CompositeShape
uid 12548,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12549,0
sl 0
ro 270
xt "92500,11625,94000,12375"
)
(Line
uid 12550,0
sl 0
ro 270
xt "92000,12000,92500,12000"
pts [
"92000,12000"
"92500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12551,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12552,0
va (VaSet
isHidden 1
)
xt "95000,11500,100700,12500"
st "disp_load_no"
blo "95000,12300"
tm "WireNameMgr"
)
)
)
*105 (PortIoOut
uid 12553,0
shape (CompositeShape
uid 12554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12555,0
sl 0
ro 270
xt "92500,12625,94000,13375"
)
(Line
uid 12556,0
sl 0
ro 270
xt "92000,13000,92500,13000"
pts [
"92000,13000"
"92500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12557,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12558,0
va (VaSet
isHidden 1
)
xt "95000,12500,100100,13500"
st "disp_rst_no"
blo "95000,13300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 12559,0
lang 2
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 43
suid 388,0
)
declText (MLText
uid 12560,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*107 (PortIoIn
uid 14159,0
shape (CompositeShape
uid 14160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14161,0
sl 0
ro 270
xt "-44000,-44375,-42500,-43625"
)
(Line
uid 14162,0
sl 0
ro 270
xt "-42500,-44000,-42000,-44000"
pts [
"-42500,-44000"
"-42000,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14163,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14164,0
va (VaSet
isHidden 1
)
xt "-50200,-44500,-45000,-43500"
st "eth_tx_clk_i"
ju 2
blo "-45000,-43700"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 14171,0
lang 2
decl (Decl
n "eth_tx_clk_i"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 44
suid 389,0
)
declText (MLText
uid 14172,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*109 (PortIoOut
uid 18419,0
shape (CompositeShape
uid 18420,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18421,0
sl 0
ro 270
xt "119500,-45375,121000,-44625"
)
(Line
uid 18422,0
sl 0
ro 270
xt "119000,-45000,119500,-45000"
pts [
"119000,-45000"
"119500,-45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18423,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18424,0
va (VaSet
isHidden 1
)
xt "122000,-45500,128100,-44500"
st "ibpp_reset_mo"
blo "122000,-44700"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 18431,0
decl (Decl
n "ibpp_reset_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 45
suid 416,0
)
declText (MLText
uid 18432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*111 (PortIoOut
uid 18433,0
shape (CompositeShape
uid 18434,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18435,0
sl 0
ro 270
xt "119500,-46375,121000,-45625"
)
(Line
uid 18436,0
sl 0
ro 270
xt "119000,-46000,119500,-46000"
pts [
"119000,-46000"
"119500,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18437,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18438,0
va (VaSet
isHidden 1
)
xt "122000,-46500,128000,-45500"
st "ibpp_reset_po"
blo "122000,-45700"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 18445,0
decl (Decl
n "ibpp_reset_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 46
suid 417,0
)
declText (MLText
uid 18446,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*113 (PortIoOut
uid 18447,0
shape (CompositeShape
uid 18448,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18449,0
sl 0
ro 270
xt "119500,-72375,121000,-71625"
)
(Line
uid 18450,0
sl 0
ro 270
xt "119000,-72000,119500,-72000"
pts [
"119000,-72000"
"119500,-72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18451,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18452,0
va (VaSet
isHidden 1
)
xt "122000,-72500,127700,-71500"
st "ibpp_com_po"
blo "122000,-71700"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 18461,0
shape (CompositeShape
uid 18462,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18463,0
sl 0
ro 270
xt "119500,-71375,121000,-70625"
)
(Line
uid 18464,0
sl 0
ro 270
xt "119000,-71000,119500,-71000"
pts [
"119000,-71000"
"119500,-71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18465,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18466,0
va (VaSet
isHidden 1
)
xt "122000,-71500,127800,-70500"
st "ibpp_com_mo"
blo "122000,-70700"
tm "WireNameMgr"
)
)
)
*115 (PortIoOut
uid 18475,0
shape (CompositeShape
uid 18476,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18477,0
sl 0
ro 270
xt "119500,-62375,121000,-61625"
)
(Line
uid 18478,0
sl 0
ro 270
xt "119000,-62000,119500,-62000"
pts [
"119000,-62000"
"119500,-62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18479,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18480,0
va (VaSet
isHidden 1
)
xt "122000,-62500,127900,-61500"
st "ibpp_lone_mo"
blo "122000,-61700"
tm "WireNameMgr"
)
)
)
*116 (PortIoOut
uid 18489,0
shape (CompositeShape
uid 18490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18491,0
sl 0
ro 270
xt "119500,-63375,121000,-62625"
)
(Line
uid 18492,0
sl 0
ro 270
xt "119000,-63000,119500,-63000"
pts [
"119000,-63000"
"119500,-63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18493,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18494,0
va (VaSet
isHidden 1
)
xt "122000,-63500,127800,-62500"
st "ibpp_lone_po"
blo "122000,-62700"
tm "WireNameMgr"
)
)
)
*117 (PortIoIn
uid 18503,0
shape (CompositeShape
uid 18504,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18505,0
sl 0
ro 90
xt "119500,-54375,121000,-53625"
)
(Line
uid 18506,0
sl 0
ro 90
xt "119000,-54000,119500,-54000"
pts [
"119500,-54000"
"119000,-54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18507,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18508,0
va (VaSet
isHidden 1
)
xt "122000,-54500,127600,-53500"
st "ibpp_ido0_pi"
blo "122000,-53700"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 18515,0
decl (Decl
n "ibpp_ido0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 51
suid 422,0
)
declText (MLText
uid 18516,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*119 (PortIoIn
uid 18517,0
shape (CompositeShape
uid 18518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18519,0
sl 0
ro 90
xt "119500,-53375,121000,-52625"
)
(Line
uid 18520,0
sl 0
ro 90
xt "119000,-53000,119500,-53000"
pts [
"119500,-53000"
"119000,-53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18521,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18522,0
va (VaSet
isHidden 1
)
xt "122000,-53500,127700,-52500"
st "ibpp_ido0_mi"
blo "122000,-52700"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 18529,0
decl (Decl
n "ibpp_ido0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 52
suid 423,0
)
declText (MLText
uid 18530,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*121 (PortIoIn
uid 18531,0
shape (CompositeShape
uid 18532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18533,0
sl 0
ro 90
xt "119500,-50375,121000,-49625"
)
(Line
uid 18534,0
sl 0
ro 90
xt "119000,-50000,119500,-50000"
pts [
"119500,-50000"
"119000,-50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18535,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18536,0
va (VaSet
isHidden 1
)
xt "122000,-50500,127600,-49500"
st "ibpp_ido1_pi"
blo "122000,-49700"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 18543,0
decl (Decl
n "ibpp_ido1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 53
suid 424,0
)
declText (MLText
uid 18544,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*123 (PortIoIn
uid 18545,0
shape (CompositeShape
uid 18546,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18547,0
sl 0
ro 90
xt "119500,-49375,121000,-48625"
)
(Line
uid 18548,0
sl 0
ro 90
xt "119000,-49000,119500,-49000"
pts [
"119500,-49000"
"119000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18549,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18550,0
va (VaSet
isHidden 1
)
xt "122000,-49500,127700,-48500"
st "ibpp_ido1_mi"
blo "122000,-48700"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 18557,0
decl (Decl
n "ibpp_ido1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 54
suid 425,0
)
declText (MLText
uid 18558,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*125 (PortIoOut
uid 18559,0
shape (CompositeShape
uid 18560,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18561,0
sl 0
ro 270
xt "119500,-68375,121000,-67625"
)
(Line
uid 18562,0
sl 0
ro 270
xt "119000,-68000,119500,-68000"
pts [
"119000,-68000"
"119500,-68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18563,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18564,0
va (VaSet
isHidden 1
)
xt "122000,-68500,127200,-67500"
st "ibpp_clk_po"
blo "122000,-67700"
tm "WireNameMgr"
)
)
)
*126 (PortIoOut
uid 18573,0
shape (CompositeShape
uid 18574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18575,0
sl 0
ro 270
xt "119500,-67375,121000,-66625"
)
(Line
uid 18576,0
sl 0
ro 270
xt "119000,-67000,119500,-67000"
pts [
"119000,-67000"
"119500,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18577,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18578,0
va (VaSet
isHidden 1
)
xt "122000,-67500,127300,-66500"
st "ibpp_clk_mo"
blo "122000,-66700"
tm "WireNameMgr"
)
)
)
*127 (PortIoOut
uid 18587,0
shape (CompositeShape
uid 18588,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18589,0
sl 0
ro 270
xt "119500,-58375,121000,-57625"
)
(Line
uid 18590,0
sl 0
ro 270
xt "119000,-58000,119500,-58000"
pts [
"119000,-58000"
"119500,-58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18591,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18592,0
va (VaSet
isHidden 1
)
xt "122000,-58500,127100,-57500"
st "ibpp_bc_po"
blo "122000,-57700"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 18599,0
decl (Decl
n "ibpp_bc_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 57
suid 428,0
)
declText (MLText
uid 18600,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*129 (PortIoOut
uid 18601,0
shape (CompositeShape
uid 18602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18603,0
sl 0
ro 270
xt "119500,-57375,121000,-56625"
)
(Line
uid 18604,0
sl 0
ro 270
xt "119000,-57000,119500,-57000"
pts [
"119000,-57000"
"119500,-57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18605,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18606,0
va (VaSet
isHidden 1
)
xt "122000,-57500,127200,-56500"
st "ibpp_bc_mo"
blo "122000,-56700"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 18613,0
decl (Decl
n "ibpp_bc_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 58
suid 429,0
)
declText (MLText
uid 18614,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*131 (SaComponent
uid 18627,0
optionalChildren [
*132 (CptPort
uid 18615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-46375,106750,-45625"
)
tg (CPTG
uid 18617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18618,0
va (VaSet
)
xt "104400,-46500,105000,-45500"
st "O"
ju 2
blo "105000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*133 (CptPort
uid 18619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-45375,106750,-44625"
)
tg (CPTG
uid 18621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18622,0
va (VaSet
)
xt "103800,-45500,105000,-44500"
st "OB"
ju 2
blo "105000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*134 (CptPort
uid 18623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-46375,98000,-45625"
)
tg (CPTG
uid 18625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18626,0
va (VaSet
)
xt "99000,-46500,99200,-45500"
st "I"
blo "99000,-45700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18628,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-47000,106000,-44000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18629,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
uid 18630,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-47000,102850,-46000"
st "unisim"
blo "100250,-46200"
tm "BdLibraryNameMgr"
)
*136 (Text
uid 18631,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-46000,103750,-45000"
st "OBUFDS"
blo "100250,-45200"
tm "CptNameMgr"
)
*137 (Text
uid 18632,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-45000,102350,-44000"
st "Uob0"
blo "100250,-44200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18633,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18634,0
text (MLText
uid 18635,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "97000,-48600,118000,-47000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*138 (SaComponent
uid 18636,0
optionalChildren [
*139 (CptPort
uid 18645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-72375,106750,-71625"
)
tg (CPTG
uid 18647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18648,0
va (VaSet
)
xt "104400,-72500,105000,-71500"
st "O"
ju 2
blo "105000,-71700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*140 (CptPort
uid 18649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-71375,106750,-70625"
)
tg (CPTG
uid 18651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18652,0
va (VaSet
)
xt "103800,-71500,105000,-70500"
st "OB"
ju 2
blo "105000,-70700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*141 (CptPort
uid 18653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-72375,98000,-71625"
)
tg (CPTG
uid 18655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18656,0
va (VaSet
)
xt "99000,-72500,99200,-71500"
st "I"
blo "99000,-71700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18637,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-73000,106000,-70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18638,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 18639,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-73000,102850,-72000"
st "unisim"
blo "100250,-72200"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 18640,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-72000,103750,-71000"
st "OBUFDS"
blo "100250,-71200"
tm "CptNameMgr"
)
*144 (Text
uid 18641,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-71000,102350,-70000"
st "Uob1"
blo "100250,-70200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18642,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18643,0
text (MLText
uid 18644,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "97000,-74600,118000,-73000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*145 (SaComponent
uid 18678,0
optionalChildren [
*146 (CptPort
uid 18687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-68375,106750,-67625"
)
tg (CPTG
uid 18689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18690,0
va (VaSet
)
xt "104400,-68500,105000,-67500"
st "O"
ju 2
blo "105000,-67700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*147 (CptPort
uid 18691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-67375,106750,-66625"
)
tg (CPTG
uid 18693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18694,0
va (VaSet
)
xt "103800,-67500,105000,-66500"
st "OB"
ju 2
blo "105000,-66700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*148 (CptPort
uid 18695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-68375,98000,-67625"
)
tg (CPTG
uid 18697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18698,0
va (VaSet
)
xt "99000,-68500,99200,-67500"
st "I"
blo "99000,-67700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18679,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-69000,106000,-66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18680,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 18681,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-69000,102850,-68000"
st "unisim"
blo "100250,-68200"
tm "BdLibraryNameMgr"
)
*150 (Text
uid 18682,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-68000,103750,-67000"
st "OBUFDS"
blo "100250,-67200"
tm "CptNameMgr"
)
*151 (Text
uid 18683,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-67000,102350,-66000"
st "Uob3"
blo "100250,-66200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18684,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18685,0
text (MLText
uid 18686,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,-70600,117000,-69000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*152 (SaComponent
uid 18699,0
optionalChildren [
*153 (CptPort
uid 18708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-58375,106750,-57625"
)
tg (CPTG
uid 18710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18711,0
va (VaSet
)
xt "104400,-58500,105000,-57500"
st "O"
ju 2
blo "105000,-57700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*154 (CptPort
uid 18712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-57375,106750,-56625"
)
tg (CPTG
uid 18714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18715,0
va (VaSet
)
xt "103800,-57500,105000,-56500"
st "OB"
ju 2
blo "105000,-56700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*155 (CptPort
uid 18716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-58375,98000,-57625"
)
tg (CPTG
uid 18718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18719,0
va (VaSet
)
xt "99000,-58500,99200,-57500"
st "I"
blo "99000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18700,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-59000,106000,-56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18701,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 18702,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-59000,102850,-58000"
st "unisim"
blo "100250,-58200"
tm "BdLibraryNameMgr"
)
*157 (Text
uid 18703,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-58000,103750,-57000"
st "OBUFDS"
blo "100250,-57200"
tm "CptNameMgr"
)
*158 (Text
uid 18704,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-57000,102350,-56000"
st "Uob4"
blo "100250,-56200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18705,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18706,0
text (MLText
uid 18707,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,-60600,117000,-59000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*159 (SaComponent
uid 18732,0
optionalChildren [
*160 (CptPort
uid 18720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18721,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-54375,98000,-53625"
)
tg (CPTG
uid 18722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18723,0
va (VaSet
)
xt "99000,-54500,99600,-53500"
st "O"
blo "99000,-53700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*161 (CptPort
uid 18724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18725,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-54375,106750,-53625"
)
tg (CPTG
uid 18726,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18727,0
va (VaSet
)
xt "104800,-54500,105000,-53500"
st "I"
ju 2
blo "105000,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*162 (CptPort
uid 18728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18729,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-53375,106750,-52625"
)
tg (CPTG
uid 18730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18731,0
va (VaSet
)
xt "104200,-53500,105000,-52500"
st "IB"
ju 2
blo "105000,-52700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18733,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-55000,106000,-52000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18734,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 18735,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-55000,103050,-54000"
st "unisim"
blo "100450,-54200"
tm "BdLibraryNameMgr"
)
*164 (Text
uid 18736,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-54000,103550,-53000"
st "IBUFDS"
blo "100450,-53200"
tm "CptNameMgr"
)
*165 (Text
uid 18737,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-53000,102750,-52000"
st "Uibd0"
blo "100450,-52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18738,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18739,0
text (MLText
uid 18740,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,-59000,120000,-55000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*166 (SaComponent
uid 18741,0
optionalChildren [
*167 (CptPort
uid 18750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18751,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-50375,98000,-49625"
)
tg (CPTG
uid 18752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18753,0
va (VaSet
)
xt "99000,-50500,99600,-49500"
st "O"
blo "99000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*168 (CptPort
uid 18754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18755,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-50375,106750,-49625"
)
tg (CPTG
uid 18756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18757,0
va (VaSet
)
xt "104800,-50500,105000,-49500"
st "I"
ju 2
blo "105000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*169 (CptPort
uid 18758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18759,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-49375,106750,-48625"
)
tg (CPTG
uid 18760,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18761,0
va (VaSet
)
xt "104200,-49500,105000,-48500"
st "IB"
ju 2
blo "105000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18742,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-51000,106000,-48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18743,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 18744,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-51000,103050,-50000"
st "unisim"
blo "100450,-50200"
tm "BdLibraryNameMgr"
)
*171 (Text
uid 18745,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-50000,103550,-49000"
st "IBUFDS"
blo "100450,-49200"
tm "CptNameMgr"
)
*172 (Text
uid 18746,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-49000,102750,-48000"
st "Uibd1"
blo "100450,-48200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18747,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18748,0
text (MLText
uid 18749,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "96000,-55000,120000,-51000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*173 (Net
uid 38776,0
decl (Decl
n "clk125"
t "std_logic"
o 104
suid 558,0
)
declText (MLText
uid 38777,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*174 (Net
uid 39386,0
decl (Decl
n "clk40"
t "std_ulogic"
o 112
suid 559,0
)
declText (MLText
uid 39387,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*175 (Net
uid 52755,0
lang 2
decl (Decl
n "eth_col_i"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 3
suid 824,0
)
declText (MLText
uid 52756,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*176 (Net
uid 53473,0
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 109
suid 827,0
)
declText (MLText
uid 53474,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*177 (Net
uid 53475,0
decl (Decl
n "rx_sof"
t "std_logic"
o 107
suid 828,0
)
declText (MLText
uid 53476,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*178 (Net
uid 53477,0
decl (Decl
n "rx_eof"
t "std_logic"
o 108
suid 829,0
)
declText (MLText
uid 53478,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*179 (Net
uid 53479,0
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 110
suid 830,0
)
declText (MLText
uid 53480,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*180 (Net
uid 53481,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 111
suid 831,0
)
declText (MLText
uid 53482,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*181 (SaComponent
uid 65391,0
optionalChildren [
*182 (CptPort
uid 65163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-90375,-24000,-89625"
)
tg (CPTG
uid 65165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65166,0
va (VaSet
)
xt "-23000,-90500,-20500,-89500"
st "clk125"
blo "-23000,-89700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 2
suid 3,0
)
)
)
*183 (CptPort
uid 65171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-22375,-24000,-21625"
)
tg (CPTG
uid 65173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65174,0
va (VaSet
)
xt "-23000,-22500,-19400,-21500"
st "usb_rxf_i"
blo "-23000,-21700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 33
suid 8,0
)
)
)
*184 (CptPort
uid 65199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-23375,-24000,-22625"
)
tg (CPTG
uid 65201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65202,0
va (VaSet
)
xt "-23000,-23500,-19300,-22500"
st "usb_txe_i"
blo "-23000,-22700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 34
suid 30,0
)
)
)
*185 (CptPort
uid 65207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65208,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-20375,-24000,-19625"
)
tg (CPTG
uid 65209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65210,0
va (VaSet
)
xt "-23000,-20500,-19400,-19500"
st "usb_rd_o"
blo "-23000,-19700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 65
suid 33,0
)
)
)
*186 (CptPort
uid 65211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65212,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-19375,-24000,-18625"
)
tg (CPTG
uid 65213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65214,0
va (VaSet
)
xt "-23000,-19500,-19300,-18500"
st "usb_wr_o"
blo "-23000,-18700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 66
suid 35,0
)
)
)
*187 (CptPort
uid 65215,0
ps "OnEdgeStrategy"
shape (Diamond
uid 65216,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-21375,-24000,-20625"
)
tg (CPTG
uid 65217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65218,0
va (VaSet
)
xt "-23000,-21500,-16600,-20500"
st "usb_d_io : (7:0)"
blo "-23000,-20700"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 67
suid 38,0
)
)
)
*188 (CptPort
uid 65219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-82375,-24000,-81625"
)
tg (CPTG
uid 65221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65222,0
va (VaSet
)
xt "-23000,-82500,-20500,-81500"
st "refclk1"
blo "-23000,-81700"
)
)
thePort (LogicalPort
decl (Decl
n "refclk1"
t "std_logic"
o 16
suid 41,0
)
)
)
*189 (CptPort
uid 65231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65232,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-40375,-24000,-39625"
)
tg (CPTG
uid 65233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65234,0
va (VaSet
)
xt "-23000,-40500,-16700,-39500"
st "gmii_gtx_clk_o"
blo "-23000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_gtx_clk_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 36
suid 55,0
)
)
)
*190 (CptPort
uid 65235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-46375,-24000,-45625"
)
tg (CPTG
uid 65237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65238,0
va (VaSet
)
xt "-23000,-46500,-16100,-45500"
st "gmii_rxd_i : (7:0)"
blo "-23000,-45700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "-- ETH_RXD"
preAdd 0
posAdd 0
o 10
suid 56,0
)
)
)
*191 (CptPort
uid 65239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-48375,-24000,-47625"
)
tg (CPTG
uid 65241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65242,0
va (VaSet
)
xt "-23000,-48500,-17500,-47500"
st "gmii_rx_dv_i"
blo "-23000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_dv_i"
t "std_logic"
eolc "-- ETH_DV"
preAdd 0
posAdd 0
o 8
suid 57,0
)
)
)
*192 (CptPort
uid 65243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-47375,-24000,-46625"
)
tg (CPTG
uid 65245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65246,0
va (VaSet
)
xt "-23000,-47500,-17800,-46500"
st "gmii_rx_er_i"
blo "-23000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_er_i"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 9
suid 58,0
)
)
)
*193 (CptPort
uid 65247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-49375,-24000,-48625"
)
tg (CPTG
uid 65249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65250,0
va (VaSet
)
xt "-23000,-49500,-17500,-48500"
st "gmii_rx_clk_i"
blo "-23000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_rx_clk_i"
t "std_logic"
o 7
suid 59,0
)
)
)
*194 (CptPort
uid 65251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-36375,-24000,-35625"
)
tg (CPTG
uid 65253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65254,0
va (VaSet
)
xt "-23000,-36500,-18700,-35500"
st "gmii_col_i"
blo "-23000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_col_i"
t "std_logic"
eolc "-- ETH_COL"
preAdd 0
posAdd 0
o 5
suid 60,0
)
)
)
*195 (CptPort
uid 65255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-34375,-24000,-33625"
)
tg (CPTG
uid 65257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65258,0
va (VaSet
)
xt "-23000,-34500,-18700,-33500"
st "gmii_crs_i"
blo "-23000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "gmii_crs_i"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 6
suid 61,0
)
)
)
*196 (CptPort
uid 65259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65260,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-39375,-24000,-38625"
)
tg (CPTG
uid 65261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65262,0
va (VaSet
)
xt "-23000,-39500,-15800,-38500"
st "gmii_txd_o : (7:0)"
blo "-23000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface - EMAC0"
eolc "-- ETH_TXD"
preAdd 0
posAdd 0
o 39
suid 62,0
)
)
)
*197 (CptPort
uid 65263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65264,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-41375,-24000,-40625"
)
tg (CPTG
uid 65265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65266,0
va (VaSet
)
xt "-23000,-41500,-17300,-40500"
st "gmii_tx_en_o"
blo "-23000,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_en_o"
t "std_logic"
eolc "-- ETH_EN"
preAdd 0
posAdd 0
o 37
suid 63,0
)
)
)
*198 (CptPort
uid 65267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65268,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-42375,-24000,-41625"
)
tg (CPTG
uid 65269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65270,0
va (VaSet
)
xt "-23000,-42500,-17500,-41500"
st "gmii_tx_er_o"
blo "-23000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "gmii_tx_er_o"
t "std_logic"
eolc "-- ETH_ER"
preAdd 0
posAdd 0
o 38
suid 64,0
)
)
)
*199 (CptPort
uid 65271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65272,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-31375,-24000,-30625"
)
tg (CPTG
uid 65273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65274,0
va (VaSet
)
xt "-23000,-31500,-17700,-30500"
st "marv_mdc_o"
blo "-23000,-30700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_mdc_o"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
eolc "-- ETH_MDC"
preAdd 0
posAdd 0
o 44
suid 65,0
)
)
)
*200 (CptPort
uid 65275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65276,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-33375,-24000,-32625"
)
tg (CPTG
uid 65277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65278,0
va (VaSet
)
xt "-23000,-33500,-17300,-32500"
st "marv_coma_o"
blo "-23000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_coma_o"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 41
suid 66,0
)
)
)
*201 (CptPort
uid 65279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65280,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-37375,-24000,-36625"
)
tg (CPTG
uid 65281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65282,0
va (VaSet
)
xt "-23000,-37500,-16900,-36500"
st "marv_reset_no"
blo "-23000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_reset_no"
t "std_logic"
eolc "-- ETH_GTX_CLK"
preAdd 0
posAdd 0
o 45
suid 67,0
)
)
)
*202 (CptPort
uid 65283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-35375,-24000,-34625"
)
tg (CPTG
uid 65285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65286,0
va (VaSet
)
xt "-23000,-35500,-18000,-34500"
st "marv_int_ni"
blo "-23000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "marv_int_ni"
t "std_logic"
eolc "-- ETH_CRS"
preAdd 0
posAdd 0
o 13
suid 68,0
)
)
)
*203 (CptPort
uid 65287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-44375,-24000,-43625"
)
tg (CPTG
uid 65289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65290,0
va (VaSet
)
xt "-23000,-44500,-18000,-43500"
st "mii_tx_clk_i"
blo "-23000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "mii_tx_clk_i"
t "std_logic"
o 15
suid 69,0
)
)
)
*204 (CptPort
uid 65295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65296,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-57375,1750,-56625"
)
tg (CPTG
uid 65297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65298,0
va (VaSet
)
xt "-3200,-57500,0,-56500"
st "tx_sof_i"
ju 2
blo "0,-56700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 29
suid 71,0
)
)
)
*205 (CptPort
uid 65299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65300,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-56375,1750,-55625"
)
tg (CPTG
uid 65301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65302,0
va (VaSet
)
xt "-3200,-56500,0,-55500"
st "tx_eof_i"
ju 2
blo "0,-55700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 27
suid 72,0
)
)
)
*206 (CptPort
uid 65303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65304,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-58375,1750,-57625"
)
tg (CPTG
uid 65305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65306,0
va (VaSet
)
xt "-5300,-58500,0,-57500"
st "tx_src_rdy_i"
ju 2
blo "0,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 30
suid 73,0
)
)
)
*207 (CptPort
uid 65307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65308,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-54375,1750,-53625"
)
tg (CPTG
uid 65309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65310,0
va (VaSet
)
xt "-7000,-54500,0,-53500"
st "tx_data_i : (15:0)"
ju 2
blo "0,-53700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 26
suid 75,0
)
)
)
*208 (CptPort
uid 65315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65316,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-61375,1750,-60625"
)
tg (CPTG
uid 65317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65318,0
va (VaSet
)
xt "-5300,-61500,0,-60500"
st "tx_fifo_rst_i"
ju 2
blo "0,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
o 28
suid 77,0
)
)
)
*209 (CptPort
uid 65327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65328,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-83375,1750,-82625"
)
tg (CPTG
uid 65329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65330,0
va (VaSet
)
xt "-5300,-83500,0,-82500"
st "rx_fifo_rst_i"
ju 2
blo "0,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
o 19
suid 80,0
)
)
)
*210 (CptPort
uid 65335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-79375,1750,-78625"
)
tg (CPTG
uid 65337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65338,0
va (VaSet
)
xt "-3500,-79500,0,-78500"
st "rx_sof_o"
ju 2
blo "0,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof_o"
t "std_logic"
o 49
suid 82,0
)
)
)
*211 (CptPort
uid 65339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-78375,1750,-77625"
)
tg (CPTG
uid 65341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65342,0
va (VaSet
)
xt "-3500,-78500,0,-77500"
st "rx_eof_o"
ju 2
blo "0,-77700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof_o"
t "std_logic"
o 47
suid 83,0
)
)
)
*212 (CptPort
uid 65343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-80375,1750,-79625"
)
tg (CPTG
uid 65345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65346,0
va (VaSet
)
xt "-5600,-80500,0,-79500"
st "rx_src_rdy_o"
ju 2
blo "0,-79700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o"
t "std_logic"
o 50
suid 84,0
)
)
)
*213 (CptPort
uid 65347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-77375,1750,-76625"
)
tg (CPTG
uid 65349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65350,0
va (VaSet
)
xt "-5400,-77500,0,-76500"
st "rx_dst_rdy_i"
ju 2
blo "0,-76700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy_i"
t "std_logic"
o 18
suid 85,0
)
)
)
*214 (CptPort
uid 65367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-76375,1750,-75625"
)
tg (CPTG
uid 65369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65370,0
va (VaSet
)
xt "-7300,-76500,0,-75500"
st "rx_data_o : (15:0)"
ju 2
blo "0,-75700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 46
suid 95,0
)
)
)
*215 (CptPort
uid 65371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-16375,-24000,-15625"
)
tg (CPTG
uid 65373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65374,0
va (VaSet
)
xt "-23000,-16500,-14600,-15500"
st "macaddress_i : (47:0)"
blo "-23000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 12
suid 99,0
)
)
)
*216 (CptPort
uid 65383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-55375,1750,-54625"
)
tg (CPTG
uid 65385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65386,0
va (VaSet
)
xt "-5700,-55500,0,-54500"
st "tx_dst_rdy_o"
ju 2
blo "0,-54700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 63
suid 102,0
)
)
)
*217 (CptPort
uid 71505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-40375,1750,-39625"
)
tg (CPTG
uid 71507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71508,0
va (VaSet
)
xt "-9500,-40500,0,-39500"
st "stat_word_cu_o : (63:0)"
ju 2
blo "0,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_cu_o"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 61
suid 117,0
)
)
)
*218 (CptPort
uid 71521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-41375,1750,-40625"
)
tg (CPTG
uid 71523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71524,0
va (VaSet
)
xt "-10000,-41500,0,-40500"
st "stat_word_usb_o : (63:0)"
ju 2
blo "0,-40700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_usb_o"
t "std_logic_vector"
b "(63 downto 0)"
o 62
suid 118,0
)
)
)
*219 (CptPort
uid 84435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-25375,-24000,-24625"
)
tg (CPTG
uid 84437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84438,0
va (VaSet
)
xt "-23000,-25500,-20200,-24500"
st "usb_clk"
blo "-23000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "usb_clk"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 122,0
)
)
)
*220 (CptPort
uid 84439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 84440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-26375,-24000,-25625"
)
tg (CPTG
uid 84441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84442,0
va (VaSet
)
xt "-23000,-26500,-20200,-25500"
st "usb_rst"
blo "-23000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "usb_rst"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 123,0
)
)
)
*221 (CptPort
uid 85128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-94375,1750,-93625"
)
tg (CPTG
uid 85130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85131,0
va (VaSet
)
xt "-5100,-94500,0,-93500"
st "init_done_o"
ju 2
blo "0,-93700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "init_done_o"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 125,0
)
)
)
*222 (CptPort
uid 85132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-101375,-24000,-100625"
)
tg (CPTG
uid 85134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85135,0
va (VaSet
)
xt "-23000,-101500,-21100,-100500"
st "init_i"
blo "-23000,-100700"
)
)
thePort (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
o 11
suid 124,0
)
)
)
*223 (CptPort
uid 89968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-30375,-24000,-29625"
)
tg (CPTG
uid 89970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89971,0
va (VaSet
)
xt "-23000,-30500,-18900,-29500"
st "marv_md_i"
blo "-23000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "marv_md_i"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 14
suid 131,0
)
)
)
*224 (CptPort
uid 89972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89973,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-29375,-24000,-28625"
)
tg (CPTG
uid 89974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89975,0
va (VaSet
)
xt "-23000,-29500,-18600,-28500"
st "marv_md_o"
blo "-23000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_md_o"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 42
suid 132,0
)
)
)
*225 (CptPort
uid 89976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 89977,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-28375,-24000,-27625"
)
tg (CPTG
uid 89978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89979,0
va (VaSet
)
xt "-23000,-28500,-17800,-27500"
st "marv_md_to"
blo "-23000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "marv_md_to"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 43
suid 133,0
)
)
)
*226 (CptPort
uid 90036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-33375,1750,-32625"
)
tg (CPTG
uid 90038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 90039,0
va (VaSet
)
xt "-7700,-33500,0,-32500"
st "dbg_bus_o : (31:0)"
ju 2
blo "0,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_bus_o"
t "std_logic_vector"
b "(31 downto 0)"
o 35
suid 134,0
)
)
)
*227 (CptPort
uid 91395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-98375,-24000,-97625"
)
tg (CPTG
uid 91397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91398,0
va (VaSet
)
xt "-23000,-98500,-22000,-97500"
st "clk"
blo "-23000,-97700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 1
suid 157,0
)
)
)
*228 (CptPort
uid 91399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-96375,-24000,-95625"
)
tg (CPTG
uid 91401,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91402,0
va (VaSet
)
xt "-23000,-96500,-19000,-95500"
st "clk_25_50"
blo "-23000,-95700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_25_50"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 158,0
)
)
)
*229 (CptPort
uid 91403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-94375,-24000,-93625"
)
tg (CPTG
uid 91405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91406,0
va (VaSet
)
xt "-23000,-94500,-18900,-93500"
st "clk_idelay"
blo "-23000,-93700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 4
suid 154,0
)
)
)
*230 (CptPort
uid 91407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-92375,-24000,-91625"
)
tg (CPTG
uid 91409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91410,0
va (VaSet
)
xt "-23000,-92500,-20800,-91500"
st "rst_in"
blo "-23000,-91700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 17
suid 193,0
)
)
)
*231 (CptPort
uid 91411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-48375,1750,-47625"
)
tg (CPTG
uid 91413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91414,0
va (VaSet
)
xt "-3200,-48500,0,-47500"
st "rx_ok_o"
ju 2
blo "0,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ok_o"
t "std_logic"
o 48
suid 191,0
)
)
)
*232 (CptPort
uid 91415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-59375,-24000,-58625"
)
tg (CPTG
uid 91417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91418,0
va (VaSet
)
xt "-23000,-59500,-15700,-58500"
st "sf_absent_i : (3:0)"
blo "-23000,-58700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 178,0
)
)
)
*233 (CptPort
uid 91419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91420,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-42375,1750,-41625"
)
tg (CPTG
uid 91421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91422,0
va (VaSet
)
xt "-8400,-42500,0,-41500"
st "sf_mac_stat_o : (1:0)"
ju 2
blo "0,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_mac_stat_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 51
suid 185,0
)
)
)
*234 (CptPort
uid 91423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91424,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-57375,-24000,-56625"
)
tg (CPTG
uid 91425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91426,0
va (VaSet
)
xt "-23000,-57500,-15500,-56500"
st "sf_ratesel_o : (3:0)"
blo "-23000,-56700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 52
suid 174,0
)
)
)
*235 (CptPort
uid 91427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-69375,-24000,-68625"
)
tg (CPTG
uid 91429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91430,0
va (VaSet
)
xt "-23000,-69500,-17500,-68500"
st "sf_rxm : (3:0)"
blo "-23000,-68700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 21
suid 163,0
)
)
)
*236 (CptPort
uid 91431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-70375,-24000,-69625"
)
tg (CPTG
uid 91433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91434,0
va (VaSet
)
xt "-23000,-70500,-17600,-69500"
st "sf_rxp : (3:0)"
blo "-23000,-69700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 22
suid 159,0
)
)
)
*237 (CptPort
uid 91435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91436,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-67375,-24000,-66625"
)
tg (CPTG
uid 91437,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91438,0
va (VaSet
)
xt "-23000,-67500,-16900,-66500"
st "sf_scl_o : (3:0)"
blo "-23000,-66700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 53
suid 168,0
)
)
)
*238 (CptPort
uid 91439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-65375,-24000,-64625"
)
tg (CPTG
uid 91441,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91442,0
va (VaSet
)
xt "-23000,-65500,-16900,-64500"
st "sf_sda_i : (3:0)"
blo "-23000,-64700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 23
suid 169,0
)
)
)
*239 (CptPort
uid 91443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91444,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-66375,-24000,-65625"
)
tg (CPTG
uid 91445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91446,0
va (VaSet
)
xt "-23000,-66500,-16600,-65500"
st "sf_sda_o : (3:0)"
blo "-23000,-65700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 54
suid 170,0
)
)
)
*240 (CptPort
uid 91447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91448,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-64375,-24000,-63625"
)
tg (CPTG
uid 91449,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91450,0
va (VaSet
)
xt "-23000,-64500,-16300,-63500"
st "sf_sda_to : (3:0)"
blo "-23000,-63700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 55
suid 171,0
)
)
)
*241 (CptPort
uid 91451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-43375,1750,-42625"
)
tg (CPTG
uid 91453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91454,0
va (VaSet
)
xt "-8900,-43500,0,-42500"
st "sf_stat_word_o : (1:0)"
ju 2
blo "0,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_stat_word_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 56
suid 184,0
)
)
)
*242 (CptPort
uid 91455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-50375,1750,-49625"
)
tg (CPTG
uid 91457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91458,0
va (VaSet
)
xt "-8100,-50500,0,-49500"
st "sf_syncacq_o : (1:0)"
ju 2
blo "0,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sf_syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 57
suid 186,0
)
)
)
*243 (CptPort
uid 91459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91460,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-62375,-24000,-61625"
)
tg (CPTG
uid 91461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91462,0
va (VaSet
)
xt "-23000,-62500,-15500,-61500"
st "sf_tx_dis_o : (3:0)"
blo "-23000,-61700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 58
suid 164,0
)
)
)
*244 (CptPort
uid 91463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-58375,-24000,-57625"
)
tg (CPTG
uid 91465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91466,0
va (VaSet
)
xt "-23000,-58500,-15800,-57500"
st "sf_txfault_i : (3:0)"
blo "-23000,-57700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 179,0
)
)
)
*245 (CptPort
uid 91467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91468,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-71375,-24000,-70625"
)
tg (CPTG
uid 91469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91470,0
va (VaSet
)
xt "-23000,-71500,-17500,-70500"
st "sf_txm : (3:0)"
blo "-23000,-70700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 59
suid 161,0
)
)
)
*246 (CptPort
uid 91471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91472,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-72375,-24000,-71625"
)
tg (CPTG
uid 91473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91474,0
va (VaSet
)
xt "-23000,-72500,-17600,-71500"
st "sf_txp : (3:0)"
blo "-23000,-71700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sf_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 60
suid 162,0
)
)
)
*247 (CptPort
uid 91475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-24750,-60375,-24000,-59625"
)
tg (CPTG
uid 91477,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91478,0
va (VaSet
)
xt "-23000,-60500,-16600,-59500"
st "sfp_los_i : (3:0)"
blo "-23000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 25
suid 180,0
)
)
)
*248 (CptPort
uid 91479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1000,-49375,1750,-48625"
)
tg (CPTG
uid 91481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91482,0
va (VaSet
)
xt "-3200,-49500,0,-48500"
st "tx_ok_o"
ju 2
blo "0,-48700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ok_o"
t "std_logic"
o 64
suid 192,0
)
)
)
]
shape (Rectangle
uid 65392,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-24000,-102000,1000,-7000"
)
oxt "15000,-25000,40000,53000"
ttg (MlTextGroup
uid 65393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
uid 65394,0
va (VaSet
font "helvetica,8,1"
)
xt "-14150,-99000,-12450,-98000"
st "hsio"
blo "-14150,-98200"
tm "BdLibraryNameMgr"
)
*250 (Text
uid 65395,0
va (VaSet
font "helvetica,8,1"
)
xt "-14150,-98000,-8550,-97000"
st "net_usb_top"
blo "-14150,-97200"
tm "CptNameMgr"
)
*251 (Text
uid 65396,0
va (VaSet
font "helvetica,8,1"
)
xt "-14150,-97000,-7950,-96000"
st "Unet_usb_top"
blo "-14150,-96200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65398,0
text (MLText
uid 65399,0
va (VaSet
)
xt "-18000,-87000,-18000,-87000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*252 (Net
uid 71541,0
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 114
suid 997,0
)
declText (MLText
uid 71542,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*253 (Net
uid 71543,0
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 113
suid 998,0
)
declText (MLText
uid 71544,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*254 (PortIoOut
uid 72254,0
shape (CompositeShape
uid 72255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72256,0
sl 0
ro 270
xt "119500,-13375,121000,-12625"
)
(Line
uid 72257,0
sl 0
ro 270
xt "119000,-13000,119500,-13000"
pts [
"119000,-13000"
"119500,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72258,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72259,0
va (VaSet
isHidden 1
)
xt "122000,-13500,127200,-12500"
st "ibag_res_po"
blo "122000,-12700"
tm "WireNameMgr"
)
)
)
*255 (PortIoOut
uid 72281,0
shape (CompositeShape
uid 72282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72283,0
sl 0
ro 270
xt "119500,-12375,121000,-11625"
)
(Line
uid 72284,0
sl 0
ro 270
xt "119000,-12000,119500,-12000"
pts [
"119000,-12000"
"119500,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72285,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72286,0
va (VaSet
isHidden 1
)
xt "122000,-12500,127300,-11500"
st "ibag_res_mo"
blo "122000,-11700"
tm "WireNameMgr"
)
)
)
*256 (PortIoOut
uid 72287,0
shape (CompositeShape
uid 72288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72289,0
sl 0
ro 270
xt "119500,-38375,121000,-37625"
)
(Line
uid 72290,0
sl 0
ro 270
xt "119000,-38000,119500,-38000"
pts [
"119000,-38000"
"119500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72291,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72292,0
va (VaSet
isHidden 1
)
xt "122000,-38500,127600,-37500"
st "ibag_com_po"
blo "122000,-37700"
tm "WireNameMgr"
)
)
)
*257 (SaComponent
uid 72321,0
optionalChildren [
*258 (CptPort
uid 72330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-38375,106750,-37625"
)
tg (CPTG
uid 72332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72333,0
va (VaSet
)
xt "104400,-38500,105000,-37500"
st "O"
ju 2
blo "105000,-37700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*259 (CptPort
uid 72334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-37375,106750,-36625"
)
tg (CPTG
uid 72336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72337,0
va (VaSet
)
xt "103800,-37500,105000,-36500"
st "OB"
ju 2
blo "105000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*260 (CptPort
uid 72338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-38375,98000,-37625"
)
tg (CPTG
uid 72340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72341,0
va (VaSet
)
xt "99000,-38500,99200,-37500"
st "I"
blo "99000,-37700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 72322,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-39000,106000,-36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 72324,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-39000,102850,-38000"
st "unisim"
blo "100250,-38200"
tm "BdLibraryNameMgr"
)
*262 (Text
uid 72325,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-38000,103750,-37000"
st "OBUFDS"
blo "100250,-37200"
tm "CptNameMgr"
)
*263 (Text
uid 72326,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-37000,102350,-36000"
st "Uob6"
blo "100250,-36200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72327,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72328,0
text (MLText
uid 72329,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-40600,119000,-39000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*264 (PortIoOut
uid 72342,0
shape (CompositeShape
uid 72343,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72344,0
sl 0
ro 270
xt "119500,-37375,121000,-36625"
)
(Line
uid 72345,0
sl 0
ro 270
xt "119000,-37000,119500,-37000"
pts [
"119000,-37000"
"119500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72346,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72347,0
va (VaSet
isHidden 1
)
xt "122000,-37500,127700,-36500"
st "ibag_com_mo"
blo "122000,-36700"
tm "WireNameMgr"
)
)
)
*265 (SaComponent
uid 72376,0
optionalChildren [
*266 (CptPort
uid 72385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-30375,106750,-29625"
)
tg (CPTG
uid 72387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72388,0
va (VaSet
)
xt "104400,-30500,105000,-29500"
st "O"
ju 2
blo "105000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*267 (CptPort
uid 72389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-29375,106750,-28625"
)
tg (CPTG
uid 72391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72392,0
va (VaSet
)
xt "103800,-29500,105000,-28500"
st "OB"
ju 2
blo "105000,-28700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*268 (CptPort
uid 72393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-30375,98000,-29625"
)
tg (CPTG
uid 72395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72396,0
va (VaSet
)
xt "99000,-30500,99200,-29500"
st "I"
blo "99000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 72377,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-31000,106000,-28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72378,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 72379,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-31000,102850,-30000"
st "unisim"
blo "100250,-30200"
tm "BdLibraryNameMgr"
)
*270 (Text
uid 72380,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-30000,103750,-29000"
st "OBUFDS"
blo "100250,-29200"
tm "CptNameMgr"
)
*271 (Text
uid 72381,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-29000,102350,-28000"
st "Uob7"
blo "100250,-28200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72382,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72383,0
text (MLText
uid 72384,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-32600,119000,-31000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*272 (PortIoOut
uid 72425,0
shape (CompositeShape
uid 72426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72427,0
sl 0
ro 270
xt "119500,-34375,121000,-33625"
)
(Line
uid 72428,0
sl 0
ro 270
xt "119000,-34000,119500,-34000"
pts [
"119000,-34000"
"119500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72429,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72430,0
va (VaSet
isHidden 1
)
xt "122000,-34500,127100,-33500"
st "ibag_clk_po"
blo "122000,-33700"
tm "WireNameMgr"
)
)
)
*273 (SaComponent
uid 72431,0
optionalChildren [
*274 (CptPort
uid 72440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-34375,106750,-33625"
)
tg (CPTG
uid 72442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72443,0
va (VaSet
)
xt "104400,-34500,105000,-33500"
st "O"
ju 2
blo "105000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*275 (CptPort
uid 72444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-33375,106750,-32625"
)
tg (CPTG
uid 72446,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72447,0
va (VaSet
)
xt "103800,-33500,105000,-32500"
st "OB"
ju 2
blo "105000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*276 (CptPort
uid 72448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-34375,98000,-33625"
)
tg (CPTG
uid 72450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72451,0
va (VaSet
)
xt "99000,-34500,99200,-33500"
st "I"
blo "99000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 72432,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-35000,106000,-32000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72433,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
uid 72434,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-35000,102850,-34000"
st "unisim"
blo "100250,-34200"
tm "BdLibraryNameMgr"
)
*278 (Text
uid 72435,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-34000,103750,-33000"
st "OBUFDS"
blo "100250,-33200"
tm "CptNameMgr"
)
*279 (Text
uid 72436,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-33000,102350,-32000"
st "Uob8"
blo "100250,-32200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72437,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72438,0
text (MLText
uid 72439,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-36600,119000,-35000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*280 (PortIoOut
uid 72452,0
shape (CompositeShape
uid 72453,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72454,0
sl 0
ro 270
xt "119500,-33375,121000,-32625"
)
(Line
uid 72455,0
sl 0
ro 270
xt "119000,-33000,119500,-33000"
pts [
"119000,-33000"
"119500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72456,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72457,0
va (VaSet
isHidden 1
)
xt "122000,-33500,127200,-32500"
st "ibag_clk_mo"
blo "122000,-32700"
tm "WireNameMgr"
)
)
)
*281 (SaComponent
uid 72492,0
optionalChildren [
*282 (CptPort
uid 72501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-26375,106750,-25625"
)
tg (CPTG
uid 72503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72504,0
va (VaSet
)
xt "104400,-26500,105000,-25500"
st "O"
ju 2
blo "105000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*283 (CptPort
uid 72505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-25375,106750,-24625"
)
tg (CPTG
uid 72507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72508,0
va (VaSet
)
xt "103800,-25500,105000,-24500"
st "OB"
ju 2
blo "105000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*284 (CptPort
uid 72509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-26375,98000,-25625"
)
tg (CPTG
uid 72511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72512,0
va (VaSet
)
xt "99000,-26500,99200,-25500"
st "I"
blo "99000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 72493,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-27000,106000,-24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72494,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 72495,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-27000,102850,-26000"
st "unisim"
blo "100250,-26200"
tm "BdLibraryNameMgr"
)
*286 (Text
uid 72496,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-26000,103750,-25000"
st "OBUFDS"
blo "100250,-25200"
tm "CptNameMgr"
)
*287 (Text
uid 72497,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-25000,102350,-24000"
st "Uob9"
blo "100250,-24200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72498,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72499,0
text (MLText
uid 72500,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-28600,119000,-27000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*288 (PortIoIn
uid 72519,0
shape (CompositeShape
uid 72520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72521,0
sl 0
ro 90
xt "119500,-22375,121000,-21625"
)
(Line
uid 72522,0
sl 0
ro 90
xt "119000,-22000,119500,-22000"
pts [
"119500,-22000"
"119000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72523,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72524,0
va (VaSet
isHidden 1
)
xt "122000,-22500,127000,-21500"
st "ibag_id0_pi"
blo "122000,-21700"
tm "WireNameMgr"
)
)
)
*289 (SaComponent
uid 72525,0
optionalChildren [
*290 (CptPort
uid 72534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72535,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-22375,98000,-21625"
)
tg (CPTG
uid 72536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72537,0
va (VaSet
)
xt "99000,-22500,99600,-21500"
st "O"
blo "99000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*291 (CptPort
uid 72538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72539,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-22375,106750,-21625"
)
tg (CPTG
uid 72540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72541,0
va (VaSet
)
xt "104800,-22500,105000,-21500"
st "I"
ju 2
blo "105000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*292 (CptPort
uid 72542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72543,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-21375,106750,-20625"
)
tg (CPTG
uid 72544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72545,0
va (VaSet
)
xt "104200,-21500,105000,-20500"
st "IB"
ju 2
blo "105000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 72526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-23000,106000,-20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 72528,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-23000,103050,-22000"
st "unisim"
blo "100450,-22200"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 72529,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-22000,103550,-21000"
st "IBUFDS"
blo "100450,-21200"
tm "CptNameMgr"
)
*295 (Text
uid 72530,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-21000,102750,-20000"
st "Uibd2"
blo "100450,-20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72532,0
text (MLText
uid 72533,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-27000,122000,-23000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*296 (PortIoIn
uid 72546,0
shape (CompositeShape
uid 72547,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72548,0
sl 0
ro 90
xt "119500,-21375,121000,-20625"
)
(Line
uid 72549,0
sl 0
ro 90
xt "119000,-21000,119500,-21000"
pts [
"119500,-21000"
"119000,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72550,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72551,0
va (VaSet
isHidden 1
)
xt "122000,-21500,127100,-20500"
st "ibag_id0_mi"
blo "122000,-20700"
tm "WireNameMgr"
)
)
)
*297 (PortIoIn
uid 72552,0
shape (CompositeShape
uid 72553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72554,0
sl 0
ro 90
xt "119500,-18375,121000,-17625"
)
(Line
uid 72555,0
sl 0
ro 90
xt "119000,-18000,119500,-18000"
pts [
"119500,-18000"
"119000,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72556,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72557,0
va (VaSet
isHidden 1
)
xt "122000,-18500,127000,-17500"
st "ibag_id1_pi"
blo "122000,-17700"
tm "WireNameMgr"
)
)
)
*298 (SaComponent
uid 72558,0
optionalChildren [
*299 (CptPort
uid 72567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72568,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-18375,98000,-17625"
)
tg (CPTG
uid 72569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72570,0
va (VaSet
)
xt "99000,-18500,99600,-17500"
st "O"
blo "99000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*300 (CptPort
uid 72571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72572,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-18375,106750,-17625"
)
tg (CPTG
uid 72573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72574,0
va (VaSet
)
xt "104800,-18500,105000,-17500"
st "I"
ju 2
blo "105000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*301 (CptPort
uid 72575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72576,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-17375,106750,-16625"
)
tg (CPTG
uid 72577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72578,0
va (VaSet
)
xt "104200,-17500,105000,-16500"
st "IB"
ju 2
blo "105000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 72559,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-19000,106000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 72560,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 72561,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-19000,103050,-18000"
st "unisim"
blo "100450,-18200"
tm "BdLibraryNameMgr"
)
*303 (Text
uid 72562,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-18000,103550,-17000"
st "IBUFDS"
blo "100450,-17200"
tm "CptNameMgr"
)
*304 (Text
uid 72563,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-17000,102750,-16000"
st "Uibd3"
blo "100450,-16200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72564,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72565,0
text (MLText
uid 72566,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-23000,122000,-19000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*305 (PortIoIn
uid 72579,0
shape (CompositeShape
uid 72580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 72581,0
sl 0
ro 90
xt "119500,-17375,121000,-16625"
)
(Line
uid 72582,0
sl 0
ro 90
xt "119000,-17000,119500,-17000"
pts [
"119500,-17000"
"119000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 72583,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72584,0
va (VaSet
isHidden 1
)
xt "122000,-17500,127100,-16500"
st "ibag_id1_mi"
blo "122000,-16700"
tm "WireNameMgr"
)
)
)
*306 (Net
uid 72773,0
decl (Decl
n "ibag_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 62
suid 1043,0
)
declText (MLText
uid 72774,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*307 (Net
uid 72775,0
decl (Decl
n "ibag_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 64
suid 1044,0
)
declText (MLText
uid 72776,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*308 (MWC
uid 72910,0
optionalChildren [
*309 (CommentGraphic
uid 72919,0
shape (CustomPolygon
pts [
"101000,-64000"
"104000,-62000"
"101000,-60000"
"101000,-64000"
]
uid 72920,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "101000,-64000,104000,-60000"
)
oxt "7000,6000,10000,10000"
)
*310 (CptPort
uid 72921,0
optionalChildren [
*311 (Circle
uid 72926,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,-62375,104750,-61625"
radius 375
)
*312 (Line
uid 72927,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "104750,-62000,105000,-62000"
pts [
"105000,-62000"
"104750,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 72922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "105000,-62375,105750,-61625"
)
tg (CPTG
uid 72923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72924,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106750,-62500,108750,-61600"
st "dout"
ju 2
blo "108750,-61800"
)
s (Text
uid 72925,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "108750,-61600,108750,-61600"
ju 2
blo "108750,-61600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 49
)
)
)
*313 (CptPort
uid 72928,0
optionalChildren [
*314 (Line
uid 72933,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "100000,-62000,101000,-62000"
pts [
"100000,-62000"
"101000,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 72929,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "99250,-62375,100000,-61625"
)
tg (CPTG
uid 72930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72931,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "97000,-62500,98500,-61600"
st "din"
blo "97000,-61800"
)
s (Text
uid 72932,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,-61600,97000,-61600"
blo "97000,-61600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 154
)
)
)
]
shape (Rectangle
uid 72911,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "100000,-64000,105000,-60000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 72912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
uid 72913,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "101350,-63800,106850,-62900"
st "moduleware"
blo "101350,-63100"
)
*316 (Text
uid 72914,0
va (VaSet
font "courier,8,0"
)
xt "101350,-62900,102850,-62000"
st "inv"
blo "101350,-62200"
)
*317 (Text
uid 72915,0
va (VaSet
font "courier,8,0"
)
xt "101350,-62000,103850,-61100"
st "Uinv5"
blo "101350,-61300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72917,0
text (MLText
uid 72918,0
va (VaSet
font "courier,8,0"
)
xt "97000,-82700,97000,-82700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*318 (MWC
uid 72934,0
optionalChildren [
*319 (CptPort
uid 72943,0
optionalChildren [
*320 (Line
uid 72948,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "100000,-63000,101000,-63000"
pts [
"100000,-63000"
"101000,-63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 72944,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "99250,-63375,100000,-62625"
)
tg (CPTG
uid 72945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72946,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "97000,-61500,98500,-60600"
st "din"
blo "97000,-60800"
)
s (Text
uid 72947,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,-60600,97000,-60600"
blo "97000,-60600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 154
)
)
)
*321 (CptPort
uid 72949,0
optionalChildren [
*322 (Line
uid 72954,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "104000,-63000,105000,-63000"
pts [
"105000,-63000"
"104000,-63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 72950,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "105000,-63375,105750,-62625"
)
tg (CPTG
uid 72951,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72952,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106000,-62500,108000,-61600"
st "dout"
ju 2
blo "108000,-61800"
)
s (Text
uid 72953,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "108000,-61600,108000,-61600"
ju 2
blo "108000,-61600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 50
)
)
)
*323 (Grouping
uid 72955,0
optionalChildren [
*324 (CommentGraphic
uid 72957,0
shape (CustomPolygon
pts [
"101000,-65000"
"104000,-63000"
"101000,-61000"
"101000,-65000"
]
uid 72958,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "101000,-65000,104000,-61000"
)
oxt "7000,6000,10000,10000"
)
*325 (CommentText
uid 72959,0
shape (Rectangle
uid 72960,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "101000,-64000,103250,-62000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 72961,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "101125,-63450,103125,-62550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 72956,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "101000,-65000,104000,-61000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 72935,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "100000,-65000,105000,-61000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 72936,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
uid 72937,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102350,-62800,107850,-61900"
st "moduleware"
blo "102350,-62100"
)
*327 (Text
uid 72938,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102350,-61900,104350,-61000"
st "buff"
blo "102350,-61200"
)
*328 (Text
uid 72939,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102350,-61900,104350,-61000"
st "U_28"
blo "102350,-61200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72940,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72941,0
text (MLText
uid 72942,0
va (VaSet
font "courier,8,0"
)
xt "97000,-83700,97000,-83700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*329 (PortIoOut
uid 73067,0
shape (CompositeShape
uid 73068,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 73069,0
sl 0
ro 270
xt "119500,-29375,121000,-28625"
)
(Line
uid 73070,0
sl 0
ro 270
xt "119000,-29000,119500,-29000"
pts [
"119000,-29000"
"119500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 73071,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73072,0
va (VaSet
isHidden 1
)
xt "122000,-29500,126900,-28500"
st "ibag_l1_mo"
blo "122000,-28700"
tm "WireNameMgr"
)
)
)
*330 (PortIoOut
uid 73073,0
shape (CompositeShape
uid 73074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 73075,0
sl 0
ro 270
xt "119500,-30375,121000,-29625"
)
(Line
uid 73076,0
sl 0
ro 270
xt "119000,-30000,119500,-30000"
pts [
"119000,-30000"
"119500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 73077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 73078,0
va (VaSet
isHidden 1
)
xt "122000,-30500,126800,-29500"
st "ibag_l1_po"
blo "122000,-29700"
tm "WireNameMgr"
)
)
)
*331 (Net
uid 73091,0
decl (Decl
n "ibag_l1_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 61
suid 1062,0
)
declText (MLText
uid 73092,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*332 (Net
uid 73093,0
decl (Decl
n "ibag_l1_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 63
suid 1063,0
)
declText (MLText
uid 73094,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*333 (Net
uid 74107,0
decl (Decl
n "ibag_id0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 65
suid 1078,0
)
declText (MLText
uid 74108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*334 (Net
uid 74109,0
decl (Decl
n "ibag_id0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 66
suid 1079,0
)
declText (MLText
uid 74110,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*335 (Net
uid 74121,0
decl (Decl
n "ibag_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 69
suid 1085,0
)
declText (MLText
uid 74122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*336 (Net
uid 74123,0
decl (Decl
n "ibag_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 70
suid 1086,0
)
declText (MLText
uid 74124,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*337 (Net
uid 74145,0
decl (Decl
n "ibag_dclk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 73
suid 1088,0
)
declText (MLText
uid 74146,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*338 (Net
uid 74147,0
decl (Decl
n "ibag_dclk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 74
suid 1089,0
)
declText (MLText
uid 74148,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*339 (Net
uid 75083,0
decl (Decl
n "ibag_id1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 67
suid 1094,0
)
declText (MLText
uid 75084,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*340 (Net
uid 75085,0
decl (Decl
n "ibag_id1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 68
suid 1095,0
)
declText (MLText
uid 75086,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*341 (MWC
uid 75091,0
optionalChildren [
*342 (CommentGraphic
uid 75100,0
shape (CustomPolygon
pts [
"101000,-14000"
"104000,-12000"
"101000,-10000"
"101000,-14000"
]
uid 75101,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "101000,-14000,104000,-10000"
)
oxt "7000,6000,10000,10000"
)
*343 (CptPort
uid 75102,0
optionalChildren [
*344 (Circle
uid 75107,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "104000,-12375,104750,-11625"
radius 375
)
*345 (Line
uid 75108,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "104750,-12000,105000,-12000"
pts [
"105000,-12000"
"104750,-12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 75103,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "105000,-12375,105750,-11625"
)
tg (CPTG
uid 75104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 75105,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106750,-12500,108750,-11600"
st "dout"
ju 2
blo "108750,-11800"
)
s (Text
uid 75106,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "108750,-11600,108750,-11600"
ju 2
blo "108750,-11600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 59
)
)
)
*346 (CptPort
uid 75109,0
optionalChildren [
*347 (Line
uid 75114,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "100000,-12000,101000,-12000"
pts [
"100000,-12000"
"101000,-12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 75110,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "99250,-12375,100000,-11625"
)
tg (CPTG
uid 75111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 75112,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "97000,-12500,98500,-11600"
st "din"
blo "97000,-11800"
)
s (Text
uid 75113,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,-11600,97000,-11600"
blo "97000,-11600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 155
)
)
)
]
shape (Rectangle
uid 75092,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "100000,-14000,105000,-10000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 75093,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*348 (Text
uid 75094,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "101350,-13800,106850,-12900"
st "moduleware"
blo "101350,-13100"
)
*349 (Text
uid 75095,0
va (VaSet
font "courier,8,0"
)
xt "101350,-12900,102850,-12000"
st "inv"
blo "101350,-12200"
)
*350 (Text
uid 75096,0
va (VaSet
font "courier,8,0"
)
xt "101350,-12000,103850,-11100"
st "Uinv6"
blo "101350,-11300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 75097,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 75098,0
text (MLText
uid 75099,0
va (VaSet
font "courier,8,0"
)
xt "97000,-32700,97000,-32700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*351 (MWC
uid 75115,0
optionalChildren [
*352 (CptPort
uid 75124,0
optionalChildren [
*353 (Line
uid 75129,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "100000,-13000,101000,-13000"
pts [
"100000,-13000"
"101000,-13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 75125,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "99250,-13375,100000,-12625"
)
tg (CPTG
uid 75126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 75127,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "97000,-13500,98500,-12600"
st "din"
blo "97000,-12800"
)
s (Text
uid 75128,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,-12600,97000,-12600"
blo "97000,-12600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 155
)
)
)
*354 (CptPort
uid 75130,0
optionalChildren [
*355 (Line
uid 75135,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "104000,-13000,105000,-13000"
pts [
"105000,-13000"
"104000,-13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 75131,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "105000,-13375,105750,-12625"
)
tg (CPTG
uid 75132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 75133,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106000,-12500,108000,-11600"
st "dout"
ju 2
blo "108000,-11800"
)
s (Text
uid 75134,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "108000,-11600,108000,-11600"
ju 2
blo "108000,-11600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 60
)
)
)
*356 (Grouping
uid 75136,0
optionalChildren [
*357 (CommentGraphic
uid 75138,0
shape (CustomPolygon
pts [
"101000,-15000"
"104000,-13000"
"101000,-11000"
"101000,-15000"
]
uid 75139,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "101000,-15000,104000,-11000"
)
oxt "7000,6000,10000,10000"
)
*358 (CommentText
uid 75140,0
shape (Rectangle
uid 75141,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "101000,-14000,103250,-12000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 75142,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "101125,-13450,103125,-12550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 75137,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "101000,-15000,104000,-11000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 75116,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "100000,-15000,105000,-11000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 75117,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*359 (Text
uid 75118,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102350,-12800,107850,-11900"
st "moduleware"
blo "102350,-12100"
)
*360 (Text
uid 75119,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102350,-11900,104350,-11000"
st "buff"
blo "102350,-11200"
)
*361 (Text
uid 75120,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "102350,-11900,104350,-11000"
st "U_25"
blo "102350,-11200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 75121,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 75122,0
text (MLText
uid 75123,0
va (VaSet
font "courier,8,0"
)
xt "97000,-33700,97000,-33700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*362 (CommentText
uid 76834,0
shape (Rectangle
uid 76835,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "123000,-68000,140000,-64000"
)
oxt "0,0,15000,5000"
text (MLText
uid 76836,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "123200,-67800,131400,-65400"
st "
Note: BCO=CLK
DCLK=BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*363 (SaComponent
uid 80525,0
optionalChildren [
*364 (CptPort
uid 80517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 80518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7000,15625,-6250,16375"
)
tg (CPTG
uid 80519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80520,0
va (VaSet
font "courier,8,0"
)
xt "-9000,15550,-8000,16450"
st "hi"
ju 2
blo "-8000,16250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*365 (CptPort
uid 80521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 80522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7000,16625,-6250,17375"
)
tg (CPTG
uid 80523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80524,0
va (VaSet
font "courier,8,0"
)
xt "-9000,16550,-8000,17450"
st "lo"
ju 2
blo "-8000,17250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 80526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-13000,15000,-7000,18000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 80527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*366 (Text
uid 80528,0
va (VaSet
font "courier,8,1"
)
xt "-11400,18000,-8900,18900"
st "utils"
blo "-11400,18700"
tm "BdLibraryNameMgr"
)
*367 (Text
uid 80529,0
va (VaSet
font "courier,8,1"
)
xt "-11400,18900,-7900,19800"
st "m_power"
blo "-11400,19600"
tm "CptNameMgr"
)
*368 (Text
uid 80530,0
va (VaSet
font "courier,8,1"
)
xt "-11400,19800,-7400,20700"
st "Um_power"
blo "-11400,20500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 80531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 80532,0
text (MLText
uid 80533,0
va (VaSet
font "courier,8,0"
)
xt "-10500,7000,-10500,7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*369 (Net
uid 82005,0
decl (Decl
n "macaddress"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 115
suid 1114,0
)
declText (MLText
uid 82006,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*370 (Net
uid 82431,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 116
suid 1124,0
)
declText (MLText
uid 82432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*371 (Net
uid 82447,0
lang 2
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 117
suid 1126,0
)
declText (MLText
uid 82448,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*372 (Net
uid 82455,0
decl (Decl
n "tx_eof"
t "std_logic"
o 118
suid 1127,0
)
declText (MLText
uid 82456,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*373 (Net
uid 82471,0
decl (Decl
n "tx_fifo_rst"
t "std_logic"
o 119
suid 1129,0
)
declText (MLText
uid 82472,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*374 (Net
uid 82479,0
decl (Decl
n "tx_sof"
t "std_logic"
o 120
suid 1130,0
)
declText (MLText
uid 82480,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*375 (Net
uid 82487,0
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 121
suid 1131,0
)
declText (MLText
uid 82488,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*376 (Net
uid 82503,0
decl (Decl
n "rx_fifo_rst"
t "std_logic"
o 122
suid 1133,0
)
declText (MLText
uid 82504,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*377 (SaComponent
uid 82551,0
optionalChildren [
*378 (CptPort
uid 82535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-99375,-50250,-98625"
)
tg (CPTG
uid 82537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82538,0
va (VaSet
)
xt "-54500,-99500,-52000,-98500"
st "rst125"
ju 2
blo "-52000,-98700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 11
suid 23,0
)
)
)
*379 (CptPort
uid 82539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-112375,-50250,-111625"
)
tg (CPTG
uid 82541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 82542,0
va (VaSet
)
xt "-54000,-112500,-52000,-111500"
st "clk40"
ju 2
blo "-52000,-111700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40"
t "std_logic"
o 6
suid 24,0
)
)
)
*380 (CptPort
uid 82547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70750,-113375,-70000,-112625"
)
tg (CPTG
uid 82549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 82550,0
va (VaSet
)
xt "-69000,-113500,-66500,-112500"
st "clk125"
blo "-69000,-112700"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 26,0
)
)
)
*381 (CptPort
uid 90522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-107375,-50250,-106625"
)
tg (CPTG
uid 90524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 90525,0
va (VaSet
)
xt "-59200,-107500,-52000,-106500"
st "clks_top_ready_o"
ju 2
blo "-52000,-106700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 9
suid 47,0
)
)
)
*382 (CptPort
uid 90526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70750,-99375,-70000,-98625"
)
tg (CPTG
uid 90528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90529,0
va (VaSet
)
xt "-69000,-99500,-63000,-98500"
st "net_usb_ready"
blo "-69000,-98700"
)
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 3
suid 48,0
)
)
)
*383 (CptPort
uid 91483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70750,-107375,-70000,-106625"
)
tg (CPTG
uid 91485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91486,0
va (VaSet
)
xt "-69000,-107500,-66500,-106500"
st "clk156"
blo "-69000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
suid 62,0
)
)
)
*384 (CptPort
uid 91487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-114375,-50250,-113625"
)
tg (CPTG
uid 91489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91490,0
va (VaSet
)
xt "-54000,-114500,-52000,-113500"
st "clk80"
ju 2
blo "-52000,-113700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80"
t "std_logic"
o 7
suid 65,0
)
)
)
*385 (CptPort
uid 91491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-110375,-50250,-109625"
)
tg (CPTG
uid 91493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91494,0
va (VaSet
)
xt "-56100,-110500,-52000,-109500"
st "clk_idelay"
ju 2
blo "-52000,-109700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_idelay"
t "std_logic"
o 8
suid 58,0
)
)
)
*386 (CptPort
uid 91495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70750,-102375,-70000,-101625"
)
tg (CPTG
uid 91497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91498,0
va (VaSet
)
xt "-69000,-102500,-65000,-101500"
st "por_sw_ni"
blo "-69000,-101700"
)
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 4
suid 53,0
)
)
)
*387 (CptPort
uid 91499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-105375,-50250,-104625"
)
tg (CPTG
uid 91501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91502,0
va (VaSet
)
xt "-53000,-105500,-52000,-104500"
st "rst"
ju 2
blo "-52000,-104700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_logic"
o 10
suid 60,0
)
)
)
*388 (CptPort
uid 91503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-70750,-101375,-70000,-100625"
)
tg (CPTG
uid 91505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91506,0
va (VaSet
)
xt "-69000,-101500,-64600,-100500"
st "rst_local_i"
blo "-69000,-100700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 5
suid 54,0
)
)
)
]
shape (Rectangle
uid 82552,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-70000,-115000,-51000,-98000"
)
oxt "15000,11000,32000,30000"
ttg (MlTextGroup
uid 82553,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*389 (Text
uid 82554,0
va (VaSet
font "helvetica,8,1"
)
xt "-64150,-111000,-62450,-110000"
st "hsio"
blo "-64150,-110200"
tm "BdLibraryNameMgr"
)
*390 (Text
uid 82555,0
va (VaSet
font "helvetica,8,1"
)
xt "-64150,-110000,-59350,-109000"
st "clocks_top"
blo "-64150,-109200"
tm "CptNameMgr"
)
*391 (Text
uid 82556,0
va (VaSet
font "helvetica,8,1"
)
xt "-64150,-109000,-59250,-108000"
st "Uclockstop"
blo "-64150,-108200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 82557,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 82558,0
text (MLText
uid 82559,0
va (VaSet
)
xt "-68000,-116000,-52900,-115000"
st "SIM_MODE = SIM_MODE    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*392 (Net
uid 83075,0
lang 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 123
suid 1135,0
)
declText (MLText
uid 83076,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*393 (PortIoIn
uid 83180,0
shape (CompositeShape
uid 83181,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 83182,0
sl 0
ro 270
xt "-83000,-13375,-81500,-12625"
)
(Line
uid 83183,0
sl 0
ro 270
xt "-81500,-13000,-81000,-13000"
pts [
"-81500,-13000"
"-81000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83184,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 83185,0
va (VaSet
isHidden 1
)
xt "-88100,-13500,-84000,-12500"
st "sw_hex_ni"
ju 2
blo "-84000,-12700"
tm "WireNameMgr"
)
)
)
*394 (HdlText
uid 83186,0
optionalChildren [
*395 (EmbeddedText
uid 83191,0
commentText (CommentText
uid 83192,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 83193,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-83000,-28000,-51000,-19000"
)
oxt "0,0,18000,5000"
text (MLText
uid 83194,0
va (VaSet
font "clean,8,0"
)
xt "-82800,-27800,-50800,-23800"
st "
macaddress <= x\"e0ddccbbaa00\";
--mode_copper <= '1' when sw_hex_ni(1 downto 0) = \"10\" else '0';
--mode_usb <= '1' when sw_hex_ni(1 downto 0) = \"01\" else '0';
clk40_ext_sel <= '1' when sw_hex_ni(2) = '0' else '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 9000
visibleWidth 32000
)
)
)
]
shape (Rectangle
uid 83187,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-68000,-19000,-60000,-9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 83188,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*396 (Text
uid 83189,0
va (VaSet
font "charter,8,0"
)
xt "-64700,-16000,-63300,-15000"
st "eb5"
blo "-64700,-15200"
tm "HdlTextNameMgr"
)
*397 (Text
uid 83190,0
va (VaSet
font "charter,8,0"
)
xt "-64700,-15000,-64200,-14000"
st "5"
blo "-64700,-14200"
tm "HdlTextNumberMgr"
)
]
)
)
*398 (Net
uid 83225,0
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 71
suid 1136,0
)
declText (MLText
uid 83226,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*399 (PortIoIn
uid 85458,0
shape (CompositeShape
uid 85459,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 85460,0
sl 0
ro 270
xt "103000,32625,104500,33375"
)
(Line
uid 85461,0
sl 0
ro 270
xt "104500,33000,105000,33000"
pts [
"104500,33000"
"105000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 85462,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85463,0
va (VaSet
isHidden 1
)
xt "96500,32500,102000,33500"
st "ib_testlemo_i"
ju 2
blo "102000,33300"
tm "WireNameMgr"
)
)
)
*400 (Net
uid 85472,0
decl (Decl
n "ib_testlemo_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 72
suid 1162,0
)
declText (MLText
uid 85473,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*401 (Net
uid 85518,0
decl (Decl
n "clk40_ext"
t "std_logic"
o 124
suid 1164,0
)
declText (MLText
uid 85519,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*402 (Net
uid 85534,0
decl (Decl
n "clk40_ext_sel"
t "std_logic"
o 125
suid 1166,0
)
declText (MLText
uid 85535,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*403 (SaComponent
uid 85836,0
optionalChildren [
*404 (CptPort
uid 85828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,33625,123750,34375"
)
tg (CPTG
uid 85830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 85831,0
va (VaSet
)
xt "121400,33500,122000,34500"
st "O"
ju 2
blo "122000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*405 (CptPort
uid 85832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 85833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118250,33625,119000,34375"
)
tg (CPTG
uid 85834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 85835,0
va (VaSet
)
xt "120000,33500,120200,34500"
st "I"
blo "120000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 85837,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "119000,33000,123000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 85838,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*406 (Text
uid 85839,0
va (VaSet
font "helvetica,8,1"
)
xt "121700,36000,124300,37000"
st "unisim"
blo "121700,36800"
tm "BdLibraryNameMgr"
)
*407 (Text
uid 85840,0
va (VaSet
font "helvetica,8,1"
)
xt "121700,37000,124000,38000"
st "BUFG"
blo "121700,37800"
tm "CptNameMgr"
)
*408 (Text
uid 85841,0
va (VaSet
font "helvetica,8,1"
)
xt "121700,38000,123300,39000"
st "U_2"
blo "121700,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 85842,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 85843,0
text (MLText
uid 85844,0
va (VaSet
font "clean,8,0"
)
xt "123000,33000,123000,33000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*409 (CommentText
uid 87279,0
shape (Rectangle
uid 87280,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "43000,-135000,96000,-122000"
)
oxt "0,0,15000,5000"
text (MLText
uid 87281,0
va (VaSet
fg "0,0,32768"
font "clean,16,0"
)
xt "43200,-134800,76800,-126800"
st "
HSIO C00 top
-------------
changelog
2012-03-22 (Re-build for latest firmware)


"
tm "CommentText"
wrapOption 3
visibleHeight 13000
visibleWidth 53000
)
)
*410 (PortIoOut
uid 89178,0
shape (CompositeShape
uid 89179,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 89180,0
sl 0
ro 270
xt "119500,-26375,121000,-25625"
)
(Line
uid 89181,0
sl 0
ro 270
xt "119000,-26000,119500,-26000"
pts [
"119000,-26000"
"119500,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 89182,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89183,0
va (VaSet
isHidden 1
)
xt "122000,-26500,127600,-25500"
st "ibag_dclk_po"
blo "122000,-25700"
tm "WireNameMgr"
)
)
)
*411 (PortIoOut
uid 89184,0
shape (CompositeShape
uid 89185,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 89186,0
sl 0
ro 270
xt "119500,-25375,121000,-24625"
)
(Line
uid 89187,0
sl 0
ro 270
xt "119000,-25000,119500,-25000"
pts [
"119000,-25000"
"119500,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 89188,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89189,0
va (VaSet
isHidden 1
)
xt "122000,-25500,127700,-24500"
st "ibag_dclk_mo"
blo "122000,-24700"
tm "WireNameMgr"
)
)
)
*412 (Net
uid 89190,0
decl (Decl
n "ibpp_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 55
suid 1181,0
)
declText (MLText
uid 89191,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*413 (Net
uid 89192,0
decl (Decl
n "ibpp_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 56
suid 1182,0
)
declText (MLText
uid 89193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*414 (Net
uid 89194,0
decl (Decl
n "ibpp_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 50
suid 1183,0
)
declText (MLText
uid 89195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*415 (Net
uid 89196,0
decl (Decl
n "ibpp_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 49
suid 1184,0
)
declText (MLText
uid 89197,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*416 (Net
uid 89202,0
decl (Decl
n "ibpp_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 47
suid 1187,0
)
declText (MLText
uid 89203,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*417 (Net
uid 89204,0
decl (Decl
n "ibpp_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 48
suid 1188,0
)
declText (MLText
uid 89205,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*418 (CommentText
uid 89218,0
shape (Rectangle
uid 89219,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "126000,-24000,141000,-21000"
)
oxt "0,0,15000,5000"
text (MLText
uid 89220,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "126200,-23800,140200,-21400"
st "
This connector needs tidying
It doesn't really exist!
"
tm "CommentText"
wrapOption 3
visibleHeight 2600
visibleWidth 14600
)
)
*419 (MWC
uid 89779,0
optionalChildren [
*420 (CptPort
uid 89788,0
optionalChildren [
*421 (Line
uid 89793,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-68999,-61000,-68000,-61000"
pts [
"-68000,-61000"
"-68999,-61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89789,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-68000,-61375,-67250,-60625"
)
tg (CPTG
uid 89790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89791,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-249250,-61500,-247750,-60600"
st "din"
ju 2
blo "-247750,-60800"
)
s (Text
uid 89792,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-247750,-60600,-247750,-60600"
ju 2
blo "-247750,-60600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 127
)
)
)
*422 (CptPort
uid 89794,0
optionalChildren [
*423 (Line
uid 89799,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-73000,-61000,-71999,-61000"
pts [
"-73000,-61000"
"-71999,-61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89795,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-73750,-61375,-73000,-60625"
)
tg (CPTG
uid 89796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89797,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-251750,-61500,-249750,-60600"
st "dout"
blo "-251750,-60800"
)
s (Text
uid 89798,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-251750,-60600,-251750,-60600"
blo "-251750,-60600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 37
)
)
)
*424 (CptPort
uid 89800,0
optionalChildren [
*425 (Line
uid 89805,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-70000,-59666,-70000,-58000"
pts [
"-70000,-58000"
"-70000,-59666"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89801,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-70375,-58000,-69625,-57250"
)
tg (CPTG
uid 89802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89803,0
sl 0
ro 90
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-248832,-57282,-247932,-55782"
st "ena"
ju 2
blo "-248632,-55782"
)
s (Text
uid 89804,0
sl 0
ro 90
va (VaSet
font "courier,8,0"
)
xt "-248832,-55782,-248832,-55782"
ju 2
blo "-248832,-55782"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ena"
t "std_logic"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 128
)
)
)
*426 (CommentGraphic
uid 89806,0
shape (CustomPolygon
pts [
"-69000,-63000"
"-69000,-59000"
"-72000,-61000"
"-69000,-63000"
]
uid 89807,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-72000,-63000,-69000,-59000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 89780,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-73000,-63000,-68000,-58000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,11000"
ttg (MlTextGroup
uid 89781,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*427 (Text
uid 89782,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-69650,-60800,-64350,-59800"
st "moduleware"
blo "-69650,-60000"
)
*428 (Text
uid 89783,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-69650,-59800,-67550,-58800"
st "tribuf"
blo "-69650,-59000"
)
*429 (Text
uid 89784,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-69650,-59800,-64750,-58800"
st "Umd_tribuf"
blo "-69650,-59000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 89785,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 89786,0
text (MLText
uid 89787,0
va (VaSet
font "clean,8,0"
)
xt "-76000,-81700,-76000,-81700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*430 (Net
uid 89887,0
lang 2
decl (Decl
n "ibfi_moddef2_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 127
suid 1194,0
)
declText (MLText
uid 89888,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*431 (Net
uid 89889,0
lang 2
decl (Decl
n "ibfi_moddef2_t"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 128
suid 1195,0
)
declText (MLText
uid 89890,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*432 (Frame
uid 89907,0
shape (RectFrame
uid 89908,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-86000,-71000,-57000,-55000"
)
title (TextAssociate
uid 89909,0
ps "TopLeftStrategy"
text (MLText
uid 89910,0
va (VaSet
font "charter,10,0"
)
xt "-85700,-72600,-70300,-71400"
st "g0: FOR i IN 0 TO 3 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 89911,0
ps "TopLeftStrategy"
shape (Rectangle
uid 89912,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-85500,-70800,-84500,-69200"
)
num (Text
uid 89913,0
va (VaSet
font "charter,10,0"
)
xt "-85300,-70600,-84700,-69400"
st "1"
blo "-85300,-69600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 89914,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*433 (Text
uid 89915,0
va (VaSet
font "charter,10,1"
)
xt "-66000,-55000,-54800,-53700"
st "Frame Declarations"
blo "-66000,-54000"
)
*434 (MLText
uid 89916,0
va (VaSet
font "charter,10,0"
)
xt "-66000,-53700,-66000,-53700"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "3"
)
*435 (MWC
uid 89921,0
optionalChildren [
*436 (CptPort
uid 89930,0
optionalChildren [
*437 (Line
uid 89935,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66999,-34000,-66000,-34000"
pts [
"-66000,-34000"
"-66999,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89931,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66000,-34375,-65250,-33625"
)
tg (CPTG
uid 89932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89933,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-247250,-34500,-245750,-33600"
st "din"
ju 2
blo "-245750,-33800"
)
s (Text
uid 89934,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-245750,-33600,-245750,-33600"
ju 2
blo "-245750,-33600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 129
)
)
)
*438 (CptPort
uid 89936,0
optionalChildren [
*439 (Line
uid 89941,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-71000,-34000,-69999,-34000"
pts [
"-71000,-34000"
"-69999,-34000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89937,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-71750,-34375,-71000,-33625"
)
tg (CPTG
uid 89938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89939,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-249750,-34500,-247750,-33600"
st "dout"
blo "-249750,-33800"
)
s (Text
uid 89940,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-249750,-33600,-249750,-33600"
blo "-249750,-33600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
)
)
)
*440 (CptPort
uid 89942,0
optionalChildren [
*441 (Line
uid 89947,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-68000,-32666,-68000,-31000"
pts [
"-68000,-31000"
"-68000,-32666"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 89943,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-68375,-31000,-67625,-30250"
)
tg (CPTG
uid 89944,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 89945,0
sl 0
ro 90
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-246832,-30282,-245932,-28782"
st "ena"
ju 2
blo "-246632,-28782"
)
s (Text
uid 89946,0
sl 0
ro 90
va (VaSet
font "courier,8,0"
)
xt "-246832,-28782,-246832,-28782"
ju 2
blo "-246832,-28782"
)
)
thePort (LogicalPort
decl (Decl
n "ena"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 130
)
)
)
*442 (CommentGraphic
uid 89948,0
shape (CustomPolygon
pts [
"-67000,-36000"
"-67000,-32000"
"-70000,-34000"
"-67000,-36000"
]
uid 89949,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-70000,-36000,-67000,-32000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 89922,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-71000,-36000,-66000,-31000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,11000"
ttg (MlTextGroup
uid 89923,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*443 (Text
uid 89924,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-67650,-33800,-62350,-32800"
st "moduleware"
blo "-67650,-33000"
)
*444 (Text
uid 89925,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-67650,-32800,-65550,-31800"
st "tribuf"
blo "-67650,-32000"
)
*445 (Text
uid 89926,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-67650,-32800,-62250,-31800"
st "Umd_tribuf1"
blo "-67650,-32000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 89927,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 89928,0
text (MLText
uid 89929,0
va (VaSet
font "clean,8,0"
)
xt "-74000,-54700,-74000,-54700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*446 (Net
uid 90004,0
decl (Decl
n "marv_md_out"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 129
suid 1199,0
)
declText (MLText
uid 90005,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*447 (Net
uid 90014,0
decl (Decl
n "marv_md_t"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 130
suid 1200,0
)
declText (MLText
uid 90015,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*448 (Net
uid 90207,0
decl (Decl
n "net_usb_ready"
t "std_logic"
o 126
suid 1202,0
)
declText (MLText
uid 90208,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*449 (MWC
uid 90219,0
optionalChildren [
*450 (CptPort
uid 90228,0
optionalChildren [
*451 (Line
uid 90233,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-101000,-37999,-101000"
pts [
"-39000,-101000"
"-37999,-101000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 90229,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-101375,-39000,-100625"
)
tg (CPTG
uid 90230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 90231,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-101500,-40500,-100600"
st "din"
blo "-42000,-100800"
)
s (Text
uid 90232,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-100600,-42000,-100600"
blo "-42000,-100600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 131
)
)
)
*452 (CptPort
uid 90234,0
optionalChildren [
*453 (Line
uid 90239,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-34249,-101000,-34000,-101000"
pts [
"-34000,-101000"
"-34249,-101000"
]
)
*454 (Circle
uid 90240,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-34999,-101375,-34249,-100625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 90235,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-101375,-33250,-100625"
)
tg (CPTG
uid 90236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 90237,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-32250,-101500,-30250,-100600"
st "dout"
ju 2
blo "-30250,-100800"
)
s (Text
uid 90238,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-30250,-100600,-30250,-100600"
ju 2
blo "-30250,-100600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 132
)
)
)
*455 (CommentGraphic
uid 90241,0
shape (CustomPolygon
pts [
"-38000,-103000"
"-35000,-101000"
"-38000,-99000"
"-38000,-103000"
]
uid 90242,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-103000,-35000,-99000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 90220,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-103000,-34000,-99000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 90221,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*456 (Text
uid 90222,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-36650,-100800,-31150,-99900"
st "moduleware"
blo "-36650,-100100"
)
*457 (Text
uid 90223,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-36650,-99900,-35150,-99000"
st "inv"
blo "-36650,-99200"
)
*458 (Text
uid 90224,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-36650,-99900,-35150,-99000"
st "U_1"
blo "-36650,-99200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 90225,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 90226,0
text (MLText
uid 90227,0
va (VaSet
font "courier,8,0"
)
xt "-42000,-121700,-42000,-121700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*459 (Net
uid 90466,0
decl (Decl
n "clks_top_ready"
t "std_logic"
o 131
suid 1213,0
)
declText (MLText
uid 90467,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*460 (Net
uid 90468,0
decl (Decl
n "clks_top_not_ready"
t "std_logic"
o 132
suid 1214,0
)
declText (MLText
uid 90469,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*461 (Net
uid 91061,0
decl (Decl
n "ibag_res_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 60
suid 1221,0
)
declText (MLText
uid 91062,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*462 (Net
uid 91063,0
decl (Decl
n "ibag_res_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 59
suid 1222,0
)
declText (MLText
uid 91064,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*463 (Net
uid 91228,0
lang 2
decl (Decl
n "clk_mgt0a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 35
suid 1223,0
)
declText (MLText
uid 91229,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*464 (Net
uid 91230,0
lang 2
decl (Decl
n "clk_mgt0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 34
suid 1224,0
)
declText (MLText
uid 91231,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*465 (PortIoIn
uid 91507,0
shape (CompositeShape
uid 91508,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91509,0
sl 0
ro 270
xt "-146000,-74375,-144500,-73625"
)
(Line
uid 91510,0
sl 0
ro 270
xt "-144500,-74000,-144000,-74000"
pts [
"-144500,-74000"
"-144000,-74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91511,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91512,0
va (VaSet
isHidden 1
)
xt "-152700,-74500,-147000,-73500"
st "clk_mgt0b_mi"
ju 2
blo "-147000,-73700"
tm "WireNameMgr"
)
)
)
*466 (PortIoIn
uid 91513,0
shape (CompositeShape
uid 91514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91515,0
sl 0
ro 270
xt "-146000,-75375,-144500,-74625"
)
(Line
uid 91516,0
sl 0
ro 270
xt "-144500,-75000,-144000,-75000"
pts [
"-144500,-75000"
"-144000,-75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91517,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91518,0
va (VaSet
isHidden 1
)
xt "-152600,-75500,-147000,-74500"
st "clk_mgt0b_pi"
ju 2
blo "-147000,-74700"
tm "WireNameMgr"
)
)
)
*467 (SaComponent
uid 91519,0
optionalChildren [
*468 (CptPort
uid 91528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-75375,-117250,-74625"
)
tg (CPTG
uid 91530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91531,0
va (VaSet
)
xt "-125100,-75500,-119000,-74500"
st "SYNCLK1OUT"
ju 2
blo "-119000,-74700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*469 (CptPort
uid 91532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-74375,-117250,-73625"
)
tg (CPTG
uid 91534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91535,0
va (VaSet
)
xt "-125100,-74500,-119000,-73500"
st "SYNCLK2OUT"
ju 2
blo "-119000,-73700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*470 (CptPort
uid 91536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-74375,-133000,-73625"
)
tg (CPTG
uid 91538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91539,0
va (VaSet
)
xt "-132000,-74500,-128000,-73500"
st "MGTCLKN"
blo "-132000,-73700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*471 (CptPort
uid 91540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-75375,-133000,-74625"
)
tg (CPTG
uid 91542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91543,0
va (VaSet
)
xt "-132000,-75500,-128000,-74500"
st "MGTCLKP"
blo "-132000,-74700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 91520,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-133000,-76000,-118000,-72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 91521,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*472 (Text
uid 91522,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-75000,-125350,-74000"
st "unisim"
blo "-127950,-74200"
tm "BdLibraryNameMgr"
)
*473 (Text
uid 91523,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-74000,-121050,-73000"
st "GT11CLK_MGT"
blo "-127950,-73200"
tm "CptNameMgr"
)
*474 (Text
uid 91524,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-73000,-120950,-72000"
st "Ugt11clk_mgt0b"
blo "-127950,-72200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 91525,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 91526,0
text (MLText
uid 91527,0
va (VaSet
font "clean,8,0"
)
xt "-133000,-77600,-112500,-76000"
st "SYNCLK1OUTEN = \"DISABLE\"    ( string )  
SYNCLK2OUTEN = \"ENABLE\"     ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"DISABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"ENABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*475 (SaComponent
uid 91544,0
optionalChildren [
*476 (CptPort
uid 91553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-94000,-107375,-93250,-106625"
)
tg (CPTG
uid 91555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91556,0
va (VaSet
)
xt "-95600,-107500,-95000,-106500"
st "O"
ju 2
blo "-95000,-106700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*477 (CptPort
uid 91557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-102750,-107375,-102000,-106625"
)
tg (CPTG
uid 91559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91560,0
va (VaSet
)
xt "-101000,-107500,-100800,-106500"
st "I"
blo "-101000,-106700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 91545,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-102000,-108000,-94000,-105000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 91546,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*478 (Text
uid 91547,0
va (VaSet
font "helvetica,8,1"
)
xt "-99300,-108000,-96700,-107000"
st "unisim"
blo "-99300,-107200"
tm "BdLibraryNameMgr"
)
*479 (Text
uid 91548,0
va (VaSet
font "helvetica,8,1"
)
xt "-99300,-107000,-97000,-106000"
st "BUFG"
blo "-99300,-106200"
tm "CptNameMgr"
)
*480 (Text
uid 91549,0
va (VaSet
font "helvetica,8,1"
)
xt "-99300,-106000,-96400,-105000"
st "Ubufg2"
blo "-99300,-105200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 91550,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 91551,0
text (MLText
uid 91552,0
va (VaSet
font "clean,8,0"
)
xt "-98000,-108000,-98000,-108000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*481 (Net
uid 91579,0
decl (Decl
n "refclk0b"
t "std_logic"
o 133
suid 1225,0
)
declText (MLText
uid 91580,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54800,-63575"
st "signal refclk0b           : std_logic"
)
)
*482 (Net
uid 91581,0
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 75
suid 1226,0
)
declText (MLText
uid 91582,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48500,-63575"
st "clk_mgt0b_mi       : std_logic --MGTCLK0A_M"
)
)
*483 (Net
uid 91583,0
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 76
suid 1227,0
)
declText (MLText
uid 91584,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48800,-63575"
st "clk_mgt0b_pi       : std_logic --MGTCLK0A_M"
)
)
*484 (Net
uid 91585,0
decl (Decl
n "clk156"
t "std_logic"
o 134
suid 1228,0
)
declText (MLText
uid 91586,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54800,-63575"
st "signal clk156             : std_logic"
)
)
*485 (Net
uid 91613,0
decl (Decl
n "rst_top"
t "std_logic"
o 135
suid 1231,0
)
declText (MLText
uid 91614,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*486 (Net
uid 91615,0
decl (Decl
n "clk_idelay"
t "std_logic"
o 136
suid 1232,0
)
declText (MLText
uid 91616,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*487 (Net
uid 91631,0
decl (Decl
n "clk"
t "std_logic"
o 137
suid 1234,0
)
declText (MLText
uid 91632,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*488 (CommentText
uid 91659,0
shape (Rectangle
uid 91660,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-91000,-75000,-46000,-73000"
)
oxt "0,0,15000,5000"
text (MLText
uid 91661,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "-90800,-74800,-46800,-73600"
st "
We generate 4 here, to match C02, but we only really have 2 on the C00 with Stave07 C01 IB
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 44600
)
)
*489 (MWC
uid 91662,0
optionalChildren [
*490 (CptPort
uid 91671,0
optionalChildren [
*491 (Line
uid 91676,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-73000,-64000,-71999,-64000"
pts [
"-73000,-64000"
"-71999,-64000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 91672,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-73750,-64375,-73000,-63625"
)
tg (CPTG
uid 91673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91674,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-76000,-64500,-74500,-63600"
st "din"
blo "-76000,-63800"
)
s (Text
uid 91675,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-76000,-63600,-76000,-63600"
blo "-76000,-63600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 37
)
)
)
*492 (CptPort
uid 91677,0
optionalChildren [
*493 (Line
uid 91682,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-68999,-64000,-68000,-64000"
pts [
"-68000,-64000"
"-68999,-64000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 91678,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-68000,-64375,-67250,-63625"
)
tg (CPTG
uid 91679,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91680,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-67000,-64500,-65000,-63600"
st "dout"
ju 2
blo "-65000,-63800"
)
s (Text
uid 91681,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-65000,-63600,-65000,-63600"
ju 2
blo "-65000,-63600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 138
)
)
)
*494 (Grouping
uid 91683,0
optionalChildren [
*495 (CommentGraphic
uid 91685,0
shape (CustomPolygon
pts [
"-72000,-66000"
"-69000,-64000"
"-72000,-62000"
"-72000,-66000"
]
uid 91686,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-72000,-66000,-69000,-62000"
)
oxt "7000,6000,10000,10000"
)
*496 (CommentText
uid 91687,0
shape (Rectangle
uid 91688,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-72000,-65000,-69750,-63000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 91689,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-71875,-64450,-69875,-63550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 91684,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-72000,-66000,-69000,-62000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 91663,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-73000,-66000,-68000,-62000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 91664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
uid 91665,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-70650,-63800,-65350,-62800"
st "moduleware"
blo "-70650,-63000"
)
*498 (Text
uid 91666,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-70650,-62900,-69050,-61900"
st "buff"
blo "-70650,-62100"
)
*499 (Text
uid 91667,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-70650,-62800,-69050,-61800"
st "U_3"
blo "-70650,-62000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 91668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 91669,0
text (MLText
uid 91670,0
va (VaSet
)
xt "-76000,-84700,-76000,-84700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*500 (Net
uid 91712,0
lang 2
decl (Decl
n "ibfi_moddef2_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 138
suid 1238,0
)
declText (MLText
uid 91713,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*501 (Net
uid 91716,0
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 139
suid 1239,0
)
declText (MLText
uid 91717,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*502 (Net
uid 91724,0
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 140
suid 1240,0
)
declText (MLText
uid 91725,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*503 (Net
uid 91732,0
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 141
suid 1241,0
)
declText (MLText
uid 91733,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*504 (HdlText
uid 91740,0
optionalChildren [
*505 (EmbeddedText
uid 91745,0
commentText (CommentText
uid 91746,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 91747,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-49000,-61000,-36000,-57000"
)
oxt "0,0,18000,5000"
text (MLText
uid 91748,0
va (VaSet
font "clean,8,0"
)
xt "-48800,-60800,-36800,-57600"
st "
-- eb1 1
sfp_los_i <= \"0000\";
sf_absent_i <= \"1100\";
sf_txfault_i <= \"0000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 13000
)
)
)
]
shape (Rectangle
uid 91741,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-50000,-61000,-35000,-57000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 91742,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*506 (Text
uid 91743,0
va (VaSet
font "charter,8,0"
)
xt "-54700,-63000,-53300,-62000"
st "eb1"
blo "-54700,-62200"
tm "HdlTextNameMgr"
)
*507 (Text
uid 91744,0
va (VaSet
font "charter,8,0"
)
xt "-54700,-62000,-54200,-61000"
st "1"
blo "-54700,-61200"
tm "HdlTextNumberMgr"
)
]
)
)
*508 (PortIoIn
uid 91755,0
shape (CompositeShape
uid 91756,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91757,0
sl 0
ro 270
xt "-10000,-123375,-8500,-122625"
)
(Line
uid 91758,0
sl 0
ro 270
xt "-8500,-123000,-8000,-123000"
pts [
"-8500,-123000"
"-8000,-123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91759,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91760,0
va (VaSet
isHidden 1
)
xt "-16200,-123500,-11000,-122500"
st "ibe_osc0_mi"
ju 2
blo "-11000,-122700"
tm "WireNameMgr"
)
)
)
*509 (PortIoIn
uid 91761,0
shape (CompositeShape
uid 91762,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91763,0
sl 0
ro 270
xt "-10000,-124375,-8500,-123625"
)
(Line
uid 91764,0
sl 0
ro 270
xt "-8500,-124000,-8000,-124000"
pts [
"-8500,-124000"
"-8000,-124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 91765,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91766,0
va (VaSet
isHidden 1
)
xt "-16100,-124500,-11000,-123500"
st "ibe_osc0_pi"
ju 2
blo "-11000,-123700"
tm "WireNameMgr"
)
)
)
*510 (SaComponent
uid 91767,0
optionalChildren [
*511 (CptPort
uid 91776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,-124375,11750,-123625"
)
tg (CPTG
uid 91778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91779,0
va (VaSet
)
xt "9400,-124500,10000,-123500"
st "O"
ju 2
blo "10000,-123700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*512 (CptPort
uid 91780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-124375,3000,-123625"
)
tg (CPTG
uid 91782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91783,0
va (VaSet
)
xt "4000,-124500,4200,-123500"
st "I"
blo "4000,-123700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*513 (CptPort
uid 91784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-123375,3000,-122625"
)
tg (CPTG
uid 91786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91787,0
va (VaSet
)
xt "4000,-123500,4800,-122500"
st "IB"
blo "4000,-122700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 91768,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,-125000,11000,-122000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 91769,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*514 (Text
uid 91770,0
va (VaSet
font "helvetica,8,1"
)
xt "5150,-125000,7750,-124000"
st "unisim"
blo "5150,-124200"
tm "BdLibraryNameMgr"
)
*515 (Text
uid 91771,0
va (VaSet
font "helvetica,8,1"
)
xt "5150,-124000,8850,-123000"
st "IBUFGDS"
blo "5150,-123200"
tm "CptNameMgr"
)
*516 (Text
uid 91772,0
va (VaSet
font "helvetica,8,1"
)
xt "5150,-123000,9250,-122000"
st "Uibufgds1"
blo "5150,-122200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 91773,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 91774,0
text (MLText
uid 91775,0
va (VaSet
font "clean,8,0"
)
xt "-2000,-128200,22000,-125000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*517 (Net
uid 91802,0
lang 2
decl (Decl
n "ibe_osc0_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 77
suid 1242,0
)
declText (MLText
uid 91803,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-47400,-62375"
st "-- CLOCKS
ibe_osc0_mi        : std_logic --CRYSTAL_CLK_M"
)
)
*518 (Net
uid 91804,0
decl (Decl
n "ibe_clk200"
t "std_logic"
o 142
suid 1243,0
)
declText (MLText
uid 91805,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54100,-63575"
st "signal ibe_clk200         : std_logic"
)
)
*519 (Net
uid 91806,0
lang 2
decl (Decl
n "ibe_osc0_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 78
suid 1244,0
)
declText (MLText
uid 91807,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48000,-63575"
st "ibe_osc0_pi        : std_logic --CRYSTAL_CLK_P"
)
)
*520 (Net
uid 91902,0
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 144
suid 1247,0
)
declText (MLText
uid 91903,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*521 (Net
uid 91904,0
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 143
suid 1248,0
)
declText (MLText
uid 91905,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*522 (Net
uid 91930,0
decl (Decl
n "tx_ok"
t "std_logic"
o 147
suid 1252,0
)
declText (MLText
uid 91931,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*523 (Net
uid 91932,0
decl (Decl
n "rx_ok"
t "std_logic"
o 145
suid 1253,0
)
declText (MLText
uid 91933,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*524 (Net
uid 91934,0
decl (Decl
n "sf_syncacq"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 146
suid 1254,0
)
declText (MLText
uid 91935,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*525 (SaComponent
uid 92144,0
optionalChildren [
*526 (CptPort
uid 91936,0
ps "OnEdgeStrategy"
shape (Diamond
uid 91937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,49625,53750,50375"
)
tg (CPTG
uid 91938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91939,0
va (VaSet
)
xt "42700,49400,49900,50400"
st "idc_p2_io : (31:0)"
ju 2
blo "49900,50200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 2
suid 111,0
)
)
)
*527 (CptPort
uid 91940,0
ps "OnEdgeStrategy"
shape (Diamond
uid 91941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,50625,53750,51375"
)
tg (CPTG
uid 91942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91943,0
va (VaSet
)
xt "42700,50400,49900,51400"
st "idc_p3_io : (31:0)"
ju 2
blo "49900,51200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 1
suid 112,0
)
)
)
*528 (CptPort
uid 91944,0
ps "OnEdgeStrategy"
shape (Diamond
uid 93808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,51625,53750,52375"
)
tg (CPTG
uid 91946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91947,0
va (VaSet
)
xt "42700,51400,49900,52400"
st "idc_p4_io : (31:0)"
ju 2
blo "49900,52200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 3
suid 113,0
)
)
)
*529 (CptPort
uid 91948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,52625,53750,53375"
)
tg (CPTG
uid 91950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91951,0
va (VaSet
)
xt "42700,52400,49900,53400"
st "idc_p5_io : (31:0)"
ju 2
blo "49900,53200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 4
suid 114,0
)
)
)
*530 (CptPort
uid 91952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-117375,53750,-116625"
)
tg (CPTG
uid 91954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91955,0
va (VaSet
)
xt "45450,-117600,50750,-116600"
st "led_status_o"
ju 2
blo "50750,-116800"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 120,0
)
)
)
*531 (CptPort
uid 91956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,9625,53750,10375"
)
tg (CPTG
uid 91958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91959,0
va (VaSet
)
xt "46400,9400,51000,10400"
st "disp_clk_o"
ju 2
blo "51000,10200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 6
suid 174,0
)
)
)
*532 (CptPort
uid 91960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,10625,53750,11375"
)
tg (CPTG
uid 91962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91963,0
va (VaSet
)
xt "46300,10400,51100,11400"
st "disp_dat_o"
ju 2
blo "51100,11200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 7
suid 175,0
)
)
)
*533 (CptPort
uid 91964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,12625,53750,13375"
)
tg (CPTG
uid 91966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91967,0
va (VaSet
)
xt "45850,12400,50950,13400"
st "disp_rst_no"
ju 2
blo "50950,13200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 8
suid 177,0
)
)
)
*534 (CptPort
uid 91968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,11625,53750,12375"
)
tg (CPTG
uid 91970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 91971,0
va (VaSet
)
xt "43900,11400,52000,12400"
st "disp_load_no : (1:0)"
ju 2
blo "52000,12200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 9
suid 178,0
)
)
)
*535 (CptPort
uid 91972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-41375,18000,-40625"
)
tg (CPTG
uid 91974,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91975,0
va (VaSet
)
xt "19000,-41600,28000,-40600"
st "stat_word_usb : (63:0)"
blo "19000,-40800"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 40
suid 268,0
)
)
)
*536 (CptPort
uid 91976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-40375,18000,-39625"
)
tg (CPTG
uid 91978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91979,0
va (VaSet
)
xt "19000,-40600,27500,-39600"
st "stat_word_cu : (63:0)"
blo "19000,-39800"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 39
suid 269,0
)
)
)
*537 (CptPort
uid 91980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91981,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-58375,18000,-57625"
)
tg (CPTG
uid 91982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91983,0
va (VaSet
)
xt "19000,-58600,24600,-57600"
st "tx_src_rdy_o"
blo "19000,-57800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_src_rdy_o"
t "std_logic"
o 13
suid 311,0
)
)
)
*538 (CptPort
uid 91984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-61375,18000,-60625"
)
tg (CPTG
uid 91986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91987,0
va (VaSet
)
xt "19000,-61600,24600,-60600"
st "tx_fifo_rst_o"
blo "19000,-60800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_rst_o"
t "std_logic"
o 10
suid 312,0
)
)
)
*539 (CptPort
uid 91988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-57375,18000,-56625"
)
tg (CPTG
uid 91990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91991,0
va (VaSet
)
xt "19000,-57600,22500,-56600"
st "tx_sof_o"
blo "19000,-56800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_sof_o"
t "std_logic"
o 16
suid 314,0
)
)
)
*540 (CptPort
uid 91992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91993,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-56375,18000,-55625"
)
tg (CPTG
uid 91994,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91995,0
va (VaSet
)
xt "19000,-56600,22500,-55600"
st "tx_eof_o"
blo "19000,-55800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_eof_o"
t "std_logic"
o 12
suid 315,0
)
)
)
*541 (CptPort
uid 91996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 91997,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-54375,18000,-53625"
)
tg (CPTG
uid 91998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 91999,0
va (VaSet
)
xt "19000,-54600,26300,-53600"
st "tx_data_o : (15:0)"
blo "19000,-53800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 15
suid 316,0
)
)
)
*542 (CptPort
uid 92000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-55375,18000,-54625"
)
tg (CPTG
uid 92002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92003,0
va (VaSet
)
xt "19000,-55600,24400,-54600"
st "tx_dst_rdy_i"
blo "19000,-54800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_dst_rdy_i"
t "std_logic"
o 14
suid 318,0
)
)
)
*543 (CptPort
uid 92004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92005,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-83375,18000,-82625"
)
tg (CPTG
uid 92006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92007,0
va (VaSet
)
xt "19000,-83600,24600,-82600"
st "rx_fifo_rst_o"
blo "19000,-82800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 11
suid 319,0
)
)
)
*544 (CptPort
uid 92008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-80375,18000,-79625"
)
tg (CPTG
uid 92010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92011,0
va (VaSet
)
xt "19000,-80600,24300,-79600"
st "rx_src_rdy_i"
blo "19000,-79800"
)
)
thePort (LogicalPort
decl (Decl
n "rx_src_rdy_i"
t "std_logic"
o 17
suid 321,0
)
)
)
*545 (CptPort
uid 92012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-79375,18000,-78625"
)
tg (CPTG
uid 92014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92015,0
va (VaSet
)
xt "19000,-79600,22200,-78600"
st "rx_sof_i"
blo "19000,-78800"
)
)
thePort (LogicalPort
decl (Decl
n "rx_sof_i"
t "std_logic"
o 20
suid 322,0
)
)
)
*546 (CptPort
uid 92016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-78375,18000,-77625"
)
tg (CPTG
uid 92018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92019,0
va (VaSet
)
xt "19000,-78600,22200,-77600"
st "rx_eof_i"
blo "19000,-77800"
)
)
thePort (LogicalPort
decl (Decl
n "rx_eof_i"
t "std_logic"
o 21
suid 323,0
)
)
)
*547 (CptPort
uid 92020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92021,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-77375,18000,-76625"
)
tg (CPTG
uid 92022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92023,0
va (VaSet
)
xt "19000,-77600,24700,-76600"
st "rx_dst_rdy_o"
blo "19000,-76800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_dst_rdy_o"
t "std_logic"
o 19
suid 324,0
)
)
)
*548 (CptPort
uid 92024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-76375,18000,-75625"
)
tg (CPTG
uid 92026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92027,0
va (VaSet
)
xt "19000,-76600,26000,-75600"
st "rx_data_i : (15:0)"
blo "19000,-75800"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 18
suid 325,0
)
)
)
*549 (CptPort
uid 92028,0
ps "OnEdgeStrategy"
shape (Diamond
uid 93809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,44625,53750,45375"
)
tg (CPTG
uid 92030,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92031,0
va (VaSet
)
xt "46500,44400,52000,45400"
st "sma_io : (8:1)"
ju 2
blo "52000,45200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 22
suid 326,0
)
)
)
*550 (CptPort
uid 92032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-32375,18000,-31625"
)
tg (CPTG
uid 92034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92035,0
va (VaSet
)
xt "19000,-32600,26000,-31600"
st "sw_hex_ni : (3:0)"
blo "19000,-31800"
)
)
thePort (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 23
suid 328,0
)
)
)
*551 (CptPort
uid 92036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-94375,53750,-93625"
)
tg (CPTG
uid 92038,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92039,0
va (VaSet
)
xt "47600,-94600,52000,-93600"
st "ibst_l1r_o"
ju 2
blo "52000,-93800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_l1r_o"
t "std_logic"
o 44
suid 348,0
)
)
)
*552 (CptPort
uid 92040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-98375,53750,-97625"
)
tg (CPTG
uid 92042,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92043,0
va (VaSet
)
xt "47200,-98600,52000,-97600"
st "ibst_bco_o"
ju 2
blo "52000,-97800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_bco_o"
t "std_logic"
o 43
suid 349,0
)
)
)
*553 (CptPort
uid 92044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-102375,53750,-101625"
)
tg (CPTG
uid 92046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92047,0
va (VaSet
)
xt "47100,-102600,52000,-101600"
st "ibst_com_o"
ju 2
blo "52000,-101800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_com_o"
t "std_logic"
o 42
suid 350,0
)
)
)
*554 (CptPort
uid 92048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,19625,53750,20375"
)
tg (CPTG
uid 92050,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92051,0
va (VaSet
)
xt "44900,19400,52000,20400"
st "ti2c_sclt_o : (2:0)"
ju 2
blo "52000,20200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 24
suid 351,0
)
)
)
*555 (CptPort
uid 92052,0
ps "OnEdgeStrategy"
shape (Diamond
uid 92053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,20625,53750,21375"
)
tg (CPTG
uid 92054,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92055,0
va (VaSet
)
xt "44400,20400,52000,21400"
st "ti2c_sdat_io : (2:0)"
ju 2
blo "52000,21200"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ti2c_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 352,0
)
)
)
*556 (CptPort
uid 92056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,21625,53750,22375"
)
tg (CPTG
uid 92058,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92059,0
va (VaSet
)
xt "43800,21400,52000,22400"
st "ti2c_cvstt_no : (2:0)"
ju 2
blo "52000,22200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 26
suid 353,0
)
)
)
*557 (CptPort
uid 92060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-117375,18000,-116625"
)
tg (CPTG
uid 92062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92063,0
va (VaSet
)
xt "19000,-117600,23600,-116600"
st "clk_startup"
blo "19000,-116800"
)
)
thePort (LogicalPort
decl (Decl
n "clk_startup"
t "std_logic"
o 27
suid 357,0
)
)
)
*558 (CptPort
uid 92064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-107375,18000,-106625"
)
tg (CPTG
uid 92066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92067,0
va (VaSet
)
xt "19000,-107600,25900,-106600"
st "clks_top_ready_i"
blo "19000,-106800"
)
)
thePort (LogicalPort
decl (Decl
n "clks_top_ready_i"
t "std_logic"
o 28
suid 363,0
)
)
)
*559 (CptPort
uid 92068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-90375,53750,-89625"
)
tg (CPTG
uid 92070,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92071,0
va (VaSet
)
xt "46600,-90600,52000,-89600"
st "ibst_noise_o"
ju 2
blo "52000,-89800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_noise_o"
t "std_logic"
o 41
suid 368,0
)
)
)
*560 (CptPort
uid 92072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92073,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-110375,18000,-109625"
)
tg (CPTG
uid 92074,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92075,0
va (VaSet
)
xt "19000,-110500,23100,-109500"
st "clk_idelay"
blo "19000,-109700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_idelay"
t "std_logic"
o 30
suid 378,0
)
)
)
*561 (CptPort
uid 92076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92077,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-114375,18000,-113625"
)
tg (CPTG
uid 92078,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92079,0
va (VaSet
)
xt "19000,-114500,20000,-113500"
st "clk"
blo "19000,-113700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 29
suid 379,0
)
)
)
*562 (CptPort
uid 92080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-3375,53750,-2625"
)
tg (CPTG
uid 92082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92083,0
va (VaSet
)
xt "46800,-3500,52000,-2500"
st "spiser_clk_o"
ju 2
blo "52000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 32
suid 384,0
)
)
)
*563 (CptPort
uid 92084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,625,53750,1375"
)
tg (CPTG
uid 92086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92087,0
va (VaSet
)
xt "46300,500,52000,1500"
st "spiser_com_o"
ju 2
blo "52000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 33
suid 386,0
)
)
)
*564 (CptPort
uid 92088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-112375,18000,-111625"
)
tg (CPTG
uid 92090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92091,0
va (VaSet
)
xt "19000,-112500,21000,-111500"
st "clk40"
blo "19000,-111700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 31
suid 389,0
)
)
)
*565 (CptPort
uid 92092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-43375,18000,-42625"
)
tg (CPTG
uid 92094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92095,0
va (VaSet
)
xt "19000,-43500,27600,-42500"
st "sf_stat_word_i : (1:0)"
blo "19000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_stat_word_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 34
suid 395,0
)
)
)
*566 (CptPort
uid 92096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-42375,18000,-41625"
)
tg (CPTG
uid 92098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92099,0
va (VaSet
)
xt "19000,-42500,27100,-41500"
st "sf_mac_stat_i : (1:0)"
blo "19000,-41700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_mac_stat_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 37
suid 396,0
)
)
)
*567 (CptPort
uid 92100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-50375,18000,-49625"
)
tg (CPTG
uid 92102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92103,0
va (VaSet
)
xt "19000,-50500,26800,-49500"
st "sf_syncacq_i : (1:0)"
blo "19000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "sf_syncacq_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 38
suid 397,0
)
)
)
*568 (CptPort
uid 92104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-48375,18000,-47625"
)
tg (CPTG
uid 92106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92107,0
va (VaSet
)
xt "19000,-48500,21900,-47500"
st "rx_ok_i"
blo "19000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ok_i"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 36
suid 398,0
)
)
)
*569 (CptPort
uid 92108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-49375,18000,-48625"
)
tg (CPTG
uid 92110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92111,0
va (VaSet
)
xt "19000,-49500,21900,-48500"
st "tx_ok_i"
blo "19000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ok_i"
t "std_logic"
o 35
suid 399,0
)
)
)
*570 (CptPort
uid 92112,0
ps "OnEdgeStrategy"
shape (Diamond
uid 92113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-72375,53750,-71625"
)
tg (CPTG
uid 92114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92115,0
va (VaSet
)
xt "45700,-72500,52000,-71500"
st "ibpp0_io : (7:0)"
ju 2
blo "52000,-71700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ibpp0_io"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 46
suid 410,0
)
)
)
*571 (CptPort
uid 92116,0
ps "OnEdgeStrategy"
shape (Diamond
uid 92117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-38375,53750,-37625"
)
tg (CPTG
uid 92118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92119,0
va (VaSet
)
xt "45700,-38500,52000,-37500"
st "ibpp1_io : (7:0)"
ju 2
blo "52000,-37700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ibpp1_io"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 45
suid 411,0
)
)
)
*572 (CptPort
uid 92120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,26625,53750,27375"
)
tg (CPTG
uid 92122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92123,0
va (VaSet
)
xt "44100,26500,52000,27500"
st "ti2c_cvst_no : (2:0)"
ju 2
blo "52000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 47
suid 413,0
)
)
)
*573 (CptPort
uid 92124,0
ps "OnEdgeStrategy"
shape (Diamond
uid 92125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,25625,53750,26375"
)
tg (CPTG
uid 92126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92127,0
va (VaSet
)
xt "44700,25500,52000,26500"
st "ti2c_sda_io : (2:0)"
ju 2
blo "52000,26300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ti2c_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 49
suid 414,0
)
)
)
*574 (CptPort
uid 92128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,24625,53750,25375"
)
tg (CPTG
uid 92130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92131,0
va (VaSet
)
xt "45200,24500,52000,25500"
st "ti2c_scl_o : (2:0)"
ju 2
blo "52000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 48
suid 415,0
)
)
)
*575 (CptPort
uid 92132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17250,-105375,18000,-104625"
)
tg (CPTG
uid 92134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92135,0
va (VaSet
)
xt "19000,-105500,21200,-104500"
st "rst_in"
blo "19000,-104700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 50
suid 417,0
)
)
)
*576 (CptPort
uid 92136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92137,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-84375,53750,-83625"
)
tg (CPTG
uid 92138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92139,0
va (VaSet
)
xt "44100,-84500,52000,-83500"
st "ibstt_data_i : (23:0)"
ju 2
blo "52000,-83700"
)
)
thePort (LogicalPort
decl (Decl
n "ibstt_data_i"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 52
suid 422,0
)
)
)
*577 (CptPort
uid 92140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92141,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-79375,53750,-78625"
)
tg (CPTG
uid 92142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92143,0
va (VaSet
)
xt "43900,-79500,52000,-78500"
st "ibstb_data_i : (23:0)"
ju 2
blo "52000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "ibstb_data_i"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 51
suid 423,0
)
)
)
]
shape (Rectangle
uid 92145,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,-118000,53000,57000"
)
oxt "79000,-9000,114000,166000"
ttg (MlTextGroup
uid 92146,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*578 (Text
uid 92147,0
va (VaSet
font "helvetica,8,1"
)
xt "32350,-69000,34050,-68000"
st "hsio"
blo "32350,-68200"
tm "BdLibraryNameMgr"
)
*579 (Text
uid 92148,0
va (VaSet
font "helvetica,8,1"
)
xt "32350,-68000,36050,-67000"
st "main_top"
blo "32350,-67200"
tm "CptNameMgr"
)
*580 (Text
uid 92149,0
va (VaSet
font "helvetica,8,1"
)
xt "32350,-67000,34850,-66000"
st "Umain"
blo "32350,-66200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92150,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92151,0
text (MLText
uid 92152,0
va (VaSet
)
xt "26000,-120000,41100,-118000"
st "SIM_MODE = SIM_MODE    ( integer )  
TOP_ID   = 16#0C02#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*581 (SaComponent
uid 92165,0
optionalChildren [
*582 (CptPort
uid 92174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92175,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-84375,98000,-83625"
)
tg (CPTG
uid 92176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92177,0
va (VaSet
)
xt "99000,-84500,99600,-83500"
st "O"
blo "99000,-83700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*583 (CptPort
uid 92178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92179,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-84375,106750,-83625"
)
tg (CPTG
uid 92180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92181,0
va (VaSet
)
xt "104800,-84500,105000,-83500"
st "I"
ju 2
blo "105000,-83700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*584 (CptPort
uid 92182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92183,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-83375,106750,-82625"
)
tg (CPTG
uid 92184,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92185,0
va (VaSet
)
xt "104200,-83500,105000,-82500"
st "IB"
ju 2
blo "105000,-82700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92166,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-85000,106000,-82000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92167,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*585 (Text
uid 92168,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-85000,103050,-84000"
st "unisim"
blo "100450,-84200"
tm "BdLibraryNameMgr"
)
*586 (Text
uid 92169,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-84000,103550,-83000"
st "IBUFDS"
blo "100450,-83200"
tm "CptNameMgr"
)
*587 (Text
uid 92170,0
va (VaSet
font "helvetica,8,1"
)
xt "100450,-83000,102750,-82000"
st "Uibd4"
blo "100450,-82200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92171,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92172,0
text (MLText
uid 92173,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-89000,122000,-85000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*588 (SaComponent
uid 92186,0
optionalChildren [
*589 (CptPort
uid 92195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-98375,106750,-97625"
)
tg (CPTG
uid 92197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92198,0
va (VaSet
)
xt "104400,-98500,105000,-97500"
st "O"
ju 2
blo "105000,-97700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*590 (CptPort
uid 92199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-97375,106750,-96625"
)
tg (CPTG
uid 92201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92202,0
va (VaSet
)
xt "103800,-97500,105000,-96500"
st "OB"
ju 2
blo "105000,-96700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*591 (CptPort
uid 92203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-98375,98000,-97625"
)
tg (CPTG
uid 92205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92206,0
va (VaSet
)
xt "99000,-98500,99200,-97500"
st "I"
blo "99000,-97700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92187,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-99000,106000,-96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92188,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*592 (Text
uid 92189,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-99000,102850,-98000"
st "unisim"
blo "100250,-98200"
tm "BdLibraryNameMgr"
)
*593 (Text
uid 92190,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-98000,103750,-97000"
st "OBUFDS"
blo "100250,-97200"
tm "CptNameMgr"
)
*594 (Text
uid 92191,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-97000,102850,-96000"
st "Uob11"
blo "100250,-96200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92192,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92193,0
text (MLText
uid 92194,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-100600,119000,-99000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*595 (SaComponent
uid 92207,0
optionalChildren [
*596 (CptPort
uid 92216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-102375,106750,-101625"
)
tg (CPTG
uid 92218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92219,0
va (VaSet
)
xt "104400,-102500,105000,-101500"
st "O"
ju 2
blo "105000,-101700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*597 (CptPort
uid 92220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-101375,106750,-100625"
)
tg (CPTG
uid 92222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92223,0
va (VaSet
)
xt "103800,-101500,105000,-100500"
st "OB"
ju 2
blo "105000,-100700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*598 (CptPort
uid 92224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-102375,98000,-101625"
)
tg (CPTG
uid 92226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92227,0
va (VaSet
)
xt "99000,-102500,99200,-101500"
st "I"
blo "99000,-101700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92208,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-103000,106000,-100000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92209,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*599 (Text
uid 92210,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-103000,102850,-102000"
st "unisim"
blo "100250,-102200"
tm "BdLibraryNameMgr"
)
*600 (Text
uid 92211,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-102000,103750,-101000"
st "OBUFDS"
blo "100250,-101200"
tm "CptNameMgr"
)
*601 (Text
uid 92212,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-101000,102850,-100000"
st "Uob12"
blo "100250,-100200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92213,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92214,0
text (MLText
uid 92215,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-104600,119000,-103000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*602 (SaComponent
uid 92228,0
optionalChildren [
*603 (CptPort
uid 92237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-94375,106750,-93625"
)
tg (CPTG
uid 92239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92240,0
va (VaSet
)
xt "104400,-94500,105000,-93500"
st "O"
ju 2
blo "105000,-93700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*604 (CptPort
uid 92241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-93375,106750,-92625"
)
tg (CPTG
uid 92243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92244,0
va (VaSet
)
xt "103800,-93500,105000,-92500"
st "OB"
ju 2
blo "105000,-92700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*605 (CptPort
uid 92245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-94375,98000,-93625"
)
tg (CPTG
uid 92247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92248,0
va (VaSet
)
xt "99000,-94500,99200,-93500"
st "I"
blo "99000,-93700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92229,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-95000,106000,-92000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92230,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*606 (Text
uid 92231,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-95000,102850,-94000"
st "unisim"
blo "100250,-94200"
tm "BdLibraryNameMgr"
)
*607 (Text
uid 92232,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-94000,103750,-93000"
st "OBUFDS"
blo "100250,-93200"
tm "CptNameMgr"
)
*608 (Text
uid 92233,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-93000,102850,-92000"
st "Uob10"
blo "100250,-92200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92234,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92235,0
text (MLText
uid 92236,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-96600,119000,-95000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*609 (SaComponent
uid 92249,0
optionalChildren [
*610 (CptPort
uid 92258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-90375,106750,-89625"
)
tg (CPTG
uid 92260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92261,0
va (VaSet
)
xt "104400,-90500,105000,-89500"
st "O"
ju 2
blo "105000,-89700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*611 (CptPort
uid 92262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-89375,106750,-88625"
)
tg (CPTG
uid 92264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92265,0
va (VaSet
)
xt "103800,-89500,105000,-88500"
st "OB"
ju 2
blo "105000,-88700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*612 (CptPort
uid 92266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-90375,98000,-89625"
)
tg (CPTG
uid 92268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92269,0
va (VaSet
)
xt "99000,-90500,99200,-89500"
st "I"
blo "99000,-89700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92250,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-91000,106000,-88000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92251,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*613 (Text
uid 92252,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-91000,102850,-90000"
st "unisim"
blo "100250,-90200"
tm "BdLibraryNameMgr"
)
*614 (Text
uid 92253,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-90000,103750,-89000"
st "OBUFDS"
blo "100250,-89200"
tm "CptNameMgr"
)
*615 (Text
uid 92254,0
va (VaSet
font "helvetica,8,1"
)
xt "100250,-89000,102850,-88000"
st "Uob13"
blo "100250,-88200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92255,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92256,0
text (MLText
uid 92257,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "98000,-92600,119000,-91000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*616 (PortIoOut
uid 92270,0
shape (CompositeShape
uid 92271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92272,0
sl 0
ro 270
xt "119500,-89375,121000,-88625"
)
(Line
uid 92273,0
sl 0
ro 270
xt "119000,-89000,119500,-89000"
pts [
"119000,-89000"
"119500,-89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92274,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92275,0
va (VaSet
isHidden 1
)
xt "122000,-89500,128000,-88500"
st "ibe_noiset_mo"
blo "122000,-88700"
tm "WireNameMgr"
)
)
)
*617 (PortIoOut
uid 92276,0
shape (CompositeShape
uid 92277,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92278,0
sl 0
ro 270
xt "119500,-90375,121000,-89625"
)
(Line
uid 92279,0
sl 0
ro 270
xt "119000,-90000,119500,-90000"
pts [
"119000,-90000"
"119500,-90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92280,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92281,0
va (VaSet
isHidden 1
)
xt "122000,-90500,127900,-89500"
st "ibe_noiset_po"
blo "122000,-89700"
tm "WireNameMgr"
)
)
)
*618 (PortIoOut
uid 92282,0
shape (CompositeShape
uid 92283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92284,0
sl 0
ro 270
xt "119500,-98375,121000,-97625"
)
(Line
uid 92285,0
sl 0
ro 270
xt "119000,-98000,119500,-98000"
pts [
"119000,-98000"
"119500,-98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92286,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92287,0
va (VaSet
isHidden 1
)
xt "122000,-98500,127300,-97500"
st "ibe_bcot_po"
blo "122000,-97700"
tm "WireNameMgr"
)
)
)
*619 (PortIoOut
uid 92288,0
shape (CompositeShape
uid 92289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92290,0
sl 0
ro 270
xt "119500,-97375,121000,-96625"
)
(Line
uid 92291,0
sl 0
ro 270
xt "119000,-97000,119500,-97000"
pts [
"119000,-97000"
"119500,-97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92292,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92293,0
va (VaSet
isHidden 1
)
xt "122000,-97500,127400,-96500"
st "ibe_bcot_mo"
blo "122000,-96700"
tm "WireNameMgr"
)
)
)
*620 (PortIoOut
uid 92294,0
shape (CompositeShape
uid 92295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92296,0
sl 0
ro 270
xt "119500,-102375,121000,-101625"
)
(Line
uid 92297,0
sl 0
ro 270
xt "119000,-102000,119500,-102000"
pts [
"119000,-102000"
"119500,-102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92298,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92299,0
va (VaSet
isHidden 1
)
xt "122000,-102500,127400,-101500"
st "ibe_cmdt_po"
blo "122000,-101700"
tm "WireNameMgr"
)
)
)
*621 (PortIoOut
uid 92300,0
shape (CompositeShape
uid 92301,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92302,0
sl 0
ro 270
xt "119500,-101375,121000,-100625"
)
(Line
uid 92303,0
sl 0
ro 270
xt "119000,-101000,119500,-101000"
pts [
"119000,-101000"
"119500,-101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92304,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92305,0
va (VaSet
isHidden 1
)
xt "122000,-101500,127500,-100500"
st "ibe_cmdt_mo"
blo "122000,-100700"
tm "WireNameMgr"
)
)
)
*622 (PortIoOut
uid 92306,0
shape (CompositeShape
uid 92307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92308,0
sl 0
ro 270
xt "119500,-94375,121000,-93625"
)
(Line
uid 92309,0
sl 0
ro 270
xt "119000,-94000,119500,-94000"
pts [
"119000,-94000"
"119500,-94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92310,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92311,0
va (VaSet
isHidden 1
)
xt "122000,-94500,126900,-93500"
st "ibe_l1rt_po"
blo "122000,-93700"
tm "WireNameMgr"
)
)
)
*623 (PortIoOut
uid 92312,0
shape (CompositeShape
uid 92313,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92314,0
sl 0
ro 270
xt "119500,-93375,121000,-92625"
)
(Line
uid 92315,0
sl 0
ro 270
xt "119000,-93000,119500,-93000"
pts [
"119000,-93000"
"119500,-93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92316,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92317,0
va (VaSet
isHidden 1
)
xt "122000,-93500,127000,-92500"
st "ibe_l1rt_mo"
blo "122000,-92700"
tm "WireNameMgr"
)
)
)
*624 (PortIoIn
uid 92318,0
shape (CompositeShape
uid 92319,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92320,0
sl 0
ro 90
xt "130500,-83375,132000,-82625"
)
(Line
uid 92321,0
sl 0
ro 90
xt "130000,-83000,130500,-83000"
pts [
"130500,-83000"
"130000,-83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92322,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92323,0
va (VaSet
isHidden 1
)
xt "133000,-83500,137700,-82500"
st "ibe_dot_mi"
blo "133000,-82700"
tm "WireNameMgr"
)
)
)
*625 (PortIoIn
uid 92324,0
shape (CompositeShape
uid 92325,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92326,0
sl 0
ro 90
xt "130500,-84375,132000,-83625"
)
(Line
uid 92327,0
sl 0
ro 90
xt "130000,-84000,130500,-84000"
pts [
"130500,-84000"
"130000,-84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92328,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92329,0
va (VaSet
isHidden 1
)
xt "133000,-84500,137600,-83500"
st "ibe_dot_pi"
blo "133000,-83700"
tm "WireNameMgr"
)
)
)
*626 (SaComponent
uid 92330,0
optionalChildren [
*627 (CptPort
uid 92339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-90375,165750,-89625"
)
tg (CPTG
uid 92341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92342,0
va (VaSet
)
xt "163400,-90500,164000,-89500"
st "O"
ju 2
blo "164000,-89700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*628 (CptPort
uid 92343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-89375,165750,-88625"
)
tg (CPTG
uid 92345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92346,0
va (VaSet
)
xt "162800,-89500,164000,-88500"
st "OB"
ju 2
blo "164000,-88700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*629 (CptPort
uid 92347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,-90375,157000,-89625"
)
tg (CPTG
uid 92349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92350,0
va (VaSet
)
xt "158000,-90500,158200,-89500"
st "I"
blo "158000,-89700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92331,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,-91000,165000,-88000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92332,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*630 (Text
uid 92333,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-91000,161850,-90000"
st "unisim"
blo "159250,-90200"
tm "BdLibraryNameMgr"
)
*631 (Text
uid 92334,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-90000,162750,-89000"
st "OBUFDS"
blo "159250,-89200"
tm "CptNameMgr"
)
*632 (Text
uid 92335,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-89000,161850,-88000"
st "Uob19"
blo "159250,-88200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92336,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92337,0
text (MLText
uid 92338,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "157000,-92600,178000,-91000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*633 (SaComponent
uid 92351,0
optionalChildren [
*634 (CptPort
uid 92360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-94375,165750,-93625"
)
tg (CPTG
uid 92362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92363,0
va (VaSet
)
xt "163400,-94500,164000,-93500"
st "O"
ju 2
blo "164000,-93700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*635 (CptPort
uid 92364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-93375,165750,-92625"
)
tg (CPTG
uid 92366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92367,0
va (VaSet
)
xt "162800,-93500,164000,-92500"
st "OB"
ju 2
blo "164000,-92700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*636 (CptPort
uid 92368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,-94375,157000,-93625"
)
tg (CPTG
uid 92370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92371,0
va (VaSet
)
xt "158000,-94500,158200,-93500"
st "I"
blo "158000,-93700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92352,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,-95000,165000,-92000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92353,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*637 (Text
uid 92354,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-95000,161850,-94000"
st "unisim"
blo "159250,-94200"
tm "BdLibraryNameMgr"
)
*638 (Text
uid 92355,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-94000,162750,-93000"
st "OBUFDS"
blo "159250,-93200"
tm "CptNameMgr"
)
*639 (Text
uid 92356,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-93000,161850,-92000"
st "Uob18"
blo "159250,-92200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92357,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92358,0
text (MLText
uid 92359,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "157000,-96600,178000,-95000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*640 (SaComponent
uid 92372,0
optionalChildren [
*641 (CptPort
uid 92381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-102375,165750,-101625"
)
tg (CPTG
uid 92383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92384,0
va (VaSet
)
xt "163400,-102500,164000,-101500"
st "O"
ju 2
blo "164000,-101700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*642 (CptPort
uid 92385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-101375,165750,-100625"
)
tg (CPTG
uid 92387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92388,0
va (VaSet
)
xt "162800,-101500,164000,-100500"
st "OB"
ju 2
blo "164000,-100700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*643 (CptPort
uid 92389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,-102375,157000,-101625"
)
tg (CPTG
uid 92391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92392,0
va (VaSet
)
xt "158000,-102500,158200,-101500"
st "I"
blo "158000,-101700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92373,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,-103000,165000,-100000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92374,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*644 (Text
uid 92375,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-103000,161850,-102000"
st "unisim"
blo "159250,-102200"
tm "BdLibraryNameMgr"
)
*645 (Text
uid 92376,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-102000,162750,-101000"
st "OBUFDS"
blo "159250,-101200"
tm "CptNameMgr"
)
*646 (Text
uid 92377,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-101000,161850,-100000"
st "Uob17"
blo "159250,-100200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92378,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92379,0
text (MLText
uid 92380,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "157000,-104600,178000,-103000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*647 (SaComponent
uid 92393,0
optionalChildren [
*648 (CptPort
uid 92402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-98375,165750,-97625"
)
tg (CPTG
uid 92404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92405,0
va (VaSet
)
xt "163400,-98500,164000,-97500"
st "O"
ju 2
blo "164000,-97700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*649 (CptPort
uid 92406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-97375,165750,-96625"
)
tg (CPTG
uid 92408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92409,0
va (VaSet
)
xt "162800,-97500,164000,-96500"
st "OB"
ju 2
blo "164000,-96700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*650 (CptPort
uid 92410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,-98375,157000,-97625"
)
tg (CPTG
uid 92412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92413,0
va (VaSet
)
xt "158000,-98500,158200,-97500"
st "I"
blo "158000,-97700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92394,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,-99000,165000,-96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92395,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*651 (Text
uid 92396,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-99000,161850,-98000"
st "unisim"
blo "159250,-98200"
tm "BdLibraryNameMgr"
)
*652 (Text
uid 92397,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-98000,162750,-97000"
st "OBUFDS"
blo "159250,-97200"
tm "CptNameMgr"
)
*653 (Text
uid 92398,0
va (VaSet
font "helvetica,8,1"
)
xt "159250,-97000,161850,-96000"
st "Uob14"
blo "159250,-96200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92399,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92400,0
text (MLText
uid 92401,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "157000,-100600,178000,-99000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*654 (SaComponent
uid 92414,0
optionalChildren [
*655 (CptPort
uid 92423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92424,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "156250,-79375,157000,-78625"
)
tg (CPTG
uid 92425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92426,0
va (VaSet
)
xt "158000,-79500,158600,-78500"
st "O"
blo "158000,-78700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*656 (CptPort
uid 92427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92428,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-79375,165750,-78625"
)
tg (CPTG
uid 92429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92430,0
va (VaSet
)
xt "163800,-79500,164000,-78500"
st "I"
ju 2
blo "164000,-78700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*657 (CptPort
uid 92431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 92432,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "165000,-78375,165750,-77625"
)
tg (CPTG
uid 92433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92434,0
va (VaSet
)
xt "163200,-78500,164000,-77500"
st "IB"
ju 2
blo "164000,-77700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 92415,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "157000,-80000,165000,-77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 92416,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*658 (Text
uid 92417,0
va (VaSet
font "helvetica,8,1"
)
xt "159450,-80000,162050,-79000"
st "unisim"
blo "159450,-79200"
tm "BdLibraryNameMgr"
)
*659 (Text
uid 92418,0
va (VaSet
font "helvetica,8,1"
)
xt "159450,-79000,162550,-78000"
st "IBUFDS"
blo "159450,-78200"
tm "CptNameMgr"
)
*660 (Text
uid 92419,0
va (VaSet
font "helvetica,8,1"
)
xt "159450,-78000,161750,-77000"
st "Uibd6"
blo "159450,-77200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 92420,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 92421,0
text (MLText
uid 92422,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "157000,-84000,181000,-80000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*661 (PortIoOut
uid 92435,0
shape (CompositeShape
uid 92436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92437,0
sl 0
ro 270
xt "178500,-98375,180000,-97625"
)
(Line
uid 92438,0
sl 0
ro 270
xt "178000,-98000,178500,-98000"
pts [
"178000,-98000"
"178500,-98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92439,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92440,0
va (VaSet
isHidden 1
)
xt "181000,-98500,186000,-97500"
st "ibe_bco_po"
blo "181000,-97700"
tm "WireNameMgr"
)
)
)
*662 (PortIoOut
uid 92441,0
shape (CompositeShape
uid 92442,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92443,0
sl 0
ro 270
xt "178500,-97375,180000,-96625"
)
(Line
uid 92444,0
sl 0
ro 270
xt "178000,-97000,178500,-97000"
pts [
"178000,-97000"
"178500,-97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92445,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92446,0
va (VaSet
isHidden 1
)
xt "181000,-97500,186100,-96500"
st "ibe_bco_mo"
blo "181000,-96700"
tm "WireNameMgr"
)
)
)
*663 (PortIoOut
uid 92447,0
shape (CompositeShape
uid 92448,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92449,0
sl 0
ro 270
xt "178500,-102375,180000,-101625"
)
(Line
uid 92450,0
sl 0
ro 270
xt "178000,-102000,178500,-102000"
pts [
"178000,-102000"
"178500,-102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92451,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92452,0
va (VaSet
isHidden 1
)
xt "181000,-102500,186100,-101500"
st "ibe_cmd_po"
blo "181000,-101700"
tm "WireNameMgr"
)
)
)
*664 (PortIoOut
uid 92453,0
shape (CompositeShape
uid 92454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92455,0
sl 0
ro 270
xt "178500,-101375,180000,-100625"
)
(Line
uid 92456,0
sl 0
ro 270
xt "178000,-101000,178500,-101000"
pts [
"178000,-101000"
"178500,-101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92457,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92458,0
va (VaSet
isHidden 1
)
xt "181000,-101500,186200,-100500"
st "ibe_cmd_mo"
blo "181000,-100700"
tm "WireNameMgr"
)
)
)
*665 (PortIoOut
uid 92459,0
shape (CompositeShape
uid 92460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92461,0
sl 0
ro 270
xt "178500,-94375,180000,-93625"
)
(Line
uid 92462,0
sl 0
ro 270
xt "178000,-94000,178500,-94000"
pts [
"178000,-94000"
"178500,-94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92463,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92464,0
va (VaSet
isHidden 1
)
xt "181000,-94500,185600,-93500"
st "ibe_l1r_po"
blo "181000,-93700"
tm "WireNameMgr"
)
)
)
*666 (PortIoOut
uid 92465,0
shape (CompositeShape
uid 92466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92467,0
sl 0
ro 270
xt "178500,-93375,180000,-92625"
)
(Line
uid 92468,0
sl 0
ro 270
xt "178000,-93000,178500,-93000"
pts [
"178000,-93000"
"178500,-93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92469,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92470,0
va (VaSet
isHidden 1
)
xt "181000,-93500,185700,-92500"
st "ibe_l1r_mo"
blo "181000,-92700"
tm "WireNameMgr"
)
)
)
*667 (PortIoOut
uid 92471,0
shape (CompositeShape
uid 92472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92473,0
sl 0
ro 270
xt "178500,-90375,180000,-89625"
)
(Line
uid 92474,0
sl 0
ro 270
xt "178000,-90000,178500,-90000"
pts [
"178000,-90000"
"178500,-90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92476,0
va (VaSet
isHidden 1
)
xt "181000,-90500,186600,-89500"
st "ibe_noise_po"
blo "181000,-89700"
tm "WireNameMgr"
)
)
)
*668 (PortIoOut
uid 92477,0
shape (CompositeShape
uid 92478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92479,0
sl 0
ro 270
xt "178500,-89375,180000,-88625"
)
(Line
uid 92480,0
sl 0
ro 270
xt "178000,-89000,178500,-89000"
pts [
"178000,-89000"
"178500,-89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92481,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92482,0
va (VaSet
isHidden 1
)
xt "181000,-89500,186700,-88500"
st "ibe_noise_mo"
blo "181000,-88700"
tm "WireNameMgr"
)
)
)
*669 (PortIoIn
uid 92483,0
shape (CompositeShape
uid 92484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92485,0
sl 0
ro 90
xt "189500,-78375,191000,-77625"
)
(Line
uid 92486,0
sl 0
ro 90
xt "189000,-78000,189500,-78000"
pts [
"189500,-78000"
"189000,-78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92487,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92488,0
va (VaSet
isHidden 1
)
xt "192000,-78500,195900,-77500"
st "ibe_do_mi"
blo "192000,-77700"
tm "WireNameMgr"
)
)
)
*670 (PortIoIn
uid 92489,0
shape (CompositeShape
uid 92490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92491,0
sl 0
ro 90
xt "189500,-79375,191000,-78625"
)
(Line
uid 92492,0
sl 0
ro 90
xt "189000,-79000,189500,-79000"
pts [
"189500,-79000"
"189000,-79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92493,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92494,0
va (VaSet
isHidden 1
)
xt "192000,-79500,195800,-78500"
st "ibe_do_pi"
blo "192000,-78700"
tm "WireNameMgr"
)
)
)
*671 (Frame
uid 92495,0
shape (RectFrame
uid 92496,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "81000,-86000,119000,-81000"
)
title (TextAssociate
uid 92497,0
ps "TopLeftStrategy"
text (MLText
uid 92498,0
va (VaSet
font "charter,10,0"
)
xt "81200,-87600,98800,-86400"
st "gdot1: FOR i IN 0 TO 23 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 92499,0
ps "TopLeftStrategy"
shape (Rectangle
uid 92500,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "81500,-85800,82500,-84200"
)
num (Text
uid 92501,0
va (VaSet
font "charter,10,0"
)
xt "81700,-85600,82300,-84400"
st "5"
blo "81700,-84600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 92502,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*672 (Text
uid 92503,0
va (VaSet
font "charter,10,1"
)
xt "110000,-81000,121200,-79700"
st "Frame Declarations"
blo "110000,-80000"
)
*673 (MLText
uid 92504,0
va (VaSet
font "charter,10,0"
)
xt "110000,-79700,110000,-79700"
tm "BdFrameDeclTextMgr"
)
]
)
)
*674 (Frame
uid 92505,0
shape (RectFrame
uid 92506,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "141000,-81000,178000,-76000"
)
title (TextAssociate
uid 92507,0
ps "TopLeftStrategy"
text (MLText
uid 92508,0
va (VaSet
font "charter,10,0"
)
xt "141200,-82600,158800,-81400"
st "gdo1: FOR ii IN 0 TO 23 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 92509,0
ps "TopLeftStrategy"
shape (Rectangle
uid 92510,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "141500,-80800,142500,-79200"
)
num (Text
uid 92511,0
va (VaSet
font "charter,10,0"
)
xt "141700,-80600,142300,-79400"
st "6"
blo "141700,-79600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 92512,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*675 (Text
uid 92513,0
va (VaSet
font "charter,10,1"
)
xt "169000,-76000,180200,-74700"
st "Frame Declarations"
blo "169000,-75000"
)
*676 (MLText
uid 92514,0
va (VaSet
font "charter,10,0"
)
xt "169000,-74700,169000,-74700"
tm "BdFrameDeclTextMgr"
)
]
)
)
*677 (Net
uid 92703,0
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 79
suid 1256,0
)
declText (MLText
uid 92704,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-34700,-63575"
st "ibe_bcot_po        : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*678 (Net
uid 92705,0
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 80
suid 1257,0
)
declText (MLText
uid 92706,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-37700,-63575"
st "ibe_l1rt_po        : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*679 (Net
uid 92707,0
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 81
suid 1258,0
)
declText (MLText
uid 92708,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-27400,-63575"
st "ibe_dot_mi         : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*680 (Net
uid 92709,0
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 82
suid 1259,0
)
declText (MLText
uid 92710,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-33400,-63575"
st "ibe_cmdt_mo        : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*681 (Net
uid 92711,0
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 83
suid 1260,0
)
declText (MLText
uid 92712,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-35600,-63575"
st "ibe_l1rt_mo        : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*682 (Net
uid 92713,0
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 84
suid 1261,0
)
declText (MLText
uid 92714,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-27700,-63575"
st "ibe_dot_pi         : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*683 (Net
uid 92715,0
decl (Decl
n "ibst_com"
t "std_logic"
o 148
suid 1262,0
)
declText (MLText
uid 92716,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54400,-63575"
st "signal ibst_com           : std_logic"
)
)
*684 (Net
uid 92717,0
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 85
suid 1263,0
)
declText (MLText
uid 92718,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-34200,-63575"
st "ibe_cmdt_po        : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*685 (Net
uid 92719,0
decl (Decl
n "ibst_bco"
t "std_logic"
o 149
suid 1264,0
)
declText (MLText
uid 92720,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54700,-63575"
st "signal ibst_bco           : std_logic"
)
)
*686 (Net
uid 92721,0
decl (Decl
n "ibst_l1"
t "std_logic"
o 150
suid 1265,0
)
declText (MLText
uid 92722,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-55200,-63575"
st "signal ibst_l1            : std_logic"
)
)
*687 (Net
uid 92723,0
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 86
suid 1266,0
)
declText (MLText
uid 92724,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-33300,-63575"
st "ibe_bcot_mo        : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*688 (Net
uid 92725,0
decl (Decl
n "ibstt_data"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 151
suid 1267,0
)
declText (MLText
uid 92726,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,26400,1200"
st "signal ibstt_data         : std_logic_vector(23 DOWNTO 0)"
)
)
*689 (Net
uid 92727,0
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 87
suid 1268,0
)
declText (MLText
uid 92728,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-33700,-63575"
st "ibe_noiset_mo      : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*690 (Net
uid 92729,0
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 88
suid 1269,0
)
declText (MLText
uid 92730,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-34500,-63575"
st "ibe_noiset_po      : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*691 (Net
uid 92731,0
decl (Decl
n "ibst_noise"
t "std_ulogic"
o 152
suid 1270,0
)
declText (MLText
uid 92732,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-53900,-63575"
st "signal ibst_noise         : std_ulogic"
)
)
*692 (Net
uid 92733,0
decl (Decl
n "ibe_do_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 89
suid 1271,0
)
declText (MLText
uid 92734,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,42600,1200"
st "ibe_do_mi          : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*693 (Net
uid 92735,0
decl (Decl
n "ibe_do_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 90
suid 1272,0
)
declText (MLText
uid 92736,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,42300,1200"
st "ibe_do_pi          : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*694 (Net
uid 92737,0
decl (Decl
n "ibstb_data"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 153
suid 1273,0
)
declText (MLText
uid 92738,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,26700,1200"
st "signal ibstb_data         : std_logic_vector(23 DOWNTO 0)"
)
)
*695 (Net
uid 92739,0
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 91
suid 1274,0
)
declText (MLText
uid 92740,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,35300,1200"
st "ibe_bco_po         : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*696 (Net
uid 92741,0
decl (Decl
n "ibe_l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 92
suid 1275,0
)
declText (MLText
uid 92742,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,32300,1200"
st "ibe_l1r_po         : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*697 (Net
uid 92743,0
decl (Decl
n "ibe_cmd_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 93
suid 1276,0
)
declText (MLText
uid 92744,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,36600,1200"
st "ibe_cmd_mo         : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*698 (Net
uid 92745,0
decl (Decl
n "ibe_l1r_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 94
suid 1277,0
)
declText (MLText
uid 92746,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,34400,1200"
st "ibe_l1r_mo         : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*699 (Net
uid 92747,0
decl (Decl
n "ibe_cmd_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 95
suid 1278,0
)
declText (MLText
uid 92748,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,35800,1200"
st "ibe_cmd_po         : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*700 (Net
uid 92749,0
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 96
suid 1279,0
)
declText (MLText
uid 92750,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,36700,1200"
st "ibe_bco_mo         : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*701 (Net
uid 92751,0
decl (Decl
n "ibe_noise_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 97
suid 1280,0
)
declText (MLText
uid 92752,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,36300,1200"
st "ibe_noise_mo       : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*702 (Net
uid 92753,0
decl (Decl
n "ibe_noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 98
suid 1281,0
)
declText (MLText
uid 92754,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,35500,1200"
st "ibe_noise_po       : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*703 (Net
uid 92863,0
decl (Decl
n "ibpp0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 154
suid 1282,0
)
declText (MLText
uid 92864,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25600,1200"
st "signal ibpp0              : std_logic_vector(7 DOWNTO 0)"
)
)
*704 (Net
uid 92927,0
decl (Decl
n "ibpp1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 155
suid 1283,0
)
declText (MLText
uid 92928,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25600,1200"
st "signal ibpp1              : std_logic_vector(7 DOWNTO 0)"
)
)
*705 (Net
uid 92963,0
decl (Decl
n "dummyt"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 156
suid 1287,0
)
declText (MLText
uid 92964,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*706 (Net
uid 92973,0
decl (Decl
n "dummyb"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 157
suid 1289,0
)
declText (MLText
uid 92974,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*707 (Net
uid 92979,0
lang 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 99
suid 1290,0
)
declText (MLText
uid 92980,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*708 (PortIoOut
uid 92987,0
shape (CompositeShape
uid 92988,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 92989,0
sl 0
ro 270
xt "94500,52625,96000,53375"
)
(Line
uid 92990,0
sl 0
ro 270
xt "94000,53000,94500,53000"
pts [
"94000,53000"
"94500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 92991,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92992,0
va (VaSet
isHidden 1
)
xt "97000,52500,100800,53500"
st "idc_p5_io"
blo "97000,53300"
tm "WireNameMgr"
)
)
)
*709 (PortIoIn
uid 93011,0
shape (CompositeShape
uid 93012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 93013,0
sl 0
ro 270
xt "-146000,-61375,-144500,-60625"
)
(Line
uid 93014,0
sl 0
ro 270
xt "-144500,-61000,-144000,-61000"
pts [
"-144500,-61000"
"-144000,-61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93015,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93016,0
va (VaSet
isHidden 1
)
xt "-152600,-61500,-147000,-60500"
st "clk_mgt1b_pi"
ju 2
blo "-147000,-60700"
tm "WireNameMgr"
)
)
)
*710 (SaComponent
uid 93017,0
optionalChildren [
*711 (CptPort
uid 93026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-61375,-117250,-60625"
)
tg (CPTG
uid 93028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 93029,0
va (VaSet
)
xt "-125100,-61500,-119000,-60500"
st "SYNCLK1OUT"
ju 2
blo "-119000,-60700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*712 (CptPort
uid 93030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-60375,-117250,-59625"
)
tg (CPTG
uid 93032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 93033,0
va (VaSet
)
xt "-125100,-60500,-119000,-59500"
st "SYNCLK2OUT"
ju 2
blo "-119000,-59700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*713 (CptPort
uid 93034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-60375,-133000,-59625"
)
tg (CPTG
uid 93036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93037,0
va (VaSet
)
xt "-132000,-60500,-128000,-59500"
st "MGTCLKN"
blo "-132000,-59700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*714 (CptPort
uid 93038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-61375,-133000,-60625"
)
tg (CPTG
uid 93040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93041,0
va (VaSet
)
xt "-132000,-61500,-128000,-60500"
st "MGTCLKP"
blo "-132000,-60700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 93018,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-133000,-62000,-118000,-58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 93019,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*715 (Text
uid 93020,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-61000,-125350,-60000"
st "unisim"
blo "-127950,-60200"
tm "BdLibraryNameMgr"
)
*716 (Text
uid 93021,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-60000,-121050,-59000"
st "GT11CLK_MGT"
blo "-127950,-59200"
tm "CptNameMgr"
)
*717 (Text
uid 93022,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-59000,-120950,-58000"
st "Ugt11clk_mgt1b"
blo "-127950,-58200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 93023,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 93024,0
text (MLText
uid 93025,0
va (VaSet
font "clean,8,0"
)
xt "-133000,-63600,-112500,-62000"
st "SYNCLK1OUTEN = \"DISABLE\"    ( string )  
SYNCLK2OUTEN = \"ENABLE\"     ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"DISABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"ENABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*718 (PortIoIn
uid 93042,0
shape (CompositeShape
uid 93043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 93044,0
sl 0
ro 270
xt "-146000,-60375,-144500,-59625"
)
(Line
uid 93045,0
sl 0
ro 270
xt "-144500,-60000,-144000,-60000"
pts [
"-144500,-60000"
"-144000,-60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93046,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93047,0
va (VaSet
isHidden 1
)
xt "-152700,-60500,-147000,-59500"
st "clk_mgt1b_mi"
ju 2
blo "-147000,-59700"
tm "WireNameMgr"
)
)
)
*719 (PortIoIn
uid 93085,0
shape (CompositeShape
uid 93086,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 93087,0
sl 0
ro 270
xt "-146000,-68375,-144500,-67625"
)
(Line
uid 93088,0
sl 0
ro 270
xt "-144500,-68000,-144000,-68000"
pts [
"-144500,-68000"
"-144000,-68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93089,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93090,0
va (VaSet
isHidden 1
)
xt "-152500,-68500,-147000,-67500"
st "clk_mgt1a_pi"
ju 2
blo "-147000,-67700"
tm "WireNameMgr"
)
)
)
*720 (PortIoIn
uid 93091,0
shape (CompositeShape
uid 93092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 93093,0
sl 0
ro 270
xt "-146000,-67375,-144500,-66625"
)
(Line
uid 93094,0
sl 0
ro 270
xt "-144500,-67000,-144000,-67000"
pts [
"-144500,-67000"
"-144000,-67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93095,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93096,0
va (VaSet
isHidden 1
)
xt "-152600,-67500,-147000,-66500"
st "clk_mgt1a_mi"
ju 2
blo "-147000,-66700"
tm "WireNameMgr"
)
)
)
*721 (SaComponent
uid 93097,0
optionalChildren [
*722 (CptPort
uid 93106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-68375,-117250,-67625"
)
tg (CPTG
uid 93108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 93109,0
va (VaSet
)
xt "-125100,-68500,-119000,-67500"
st "SYNCLK1OUT"
ju 2
blo "-119000,-67700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK1OUT"
t "std_ulogic"
o 1
)
)
)
*723 (CptPort
uid 93110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-118000,-67375,-117250,-66625"
)
tg (CPTG
uid 93112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 93113,0
va (VaSet
)
xt "-125100,-67500,-119000,-66500"
st "SYNCLK2OUT"
ju 2
blo "-119000,-66700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNCLK2OUT"
t "std_ulogic"
o 2
)
)
)
*724 (CptPort
uid 93114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-67375,-133000,-66625"
)
tg (CPTG
uid 93116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93117,0
va (VaSet
)
xt "-132000,-67500,-128000,-66500"
st "MGTCLKN"
blo "-132000,-66700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKN"
t "std_ulogic"
o 3
)
)
)
*725 (CptPort
uid 93118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 93119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-133750,-68375,-133000,-67625"
)
tg (CPTG
uid 93120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93121,0
va (VaSet
)
xt "-132000,-68500,-128000,-67500"
st "MGTCLKP"
blo "-132000,-67700"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLKP"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 93098,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-133000,-69000,-118000,-65000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 93099,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*726 (Text
uid 93100,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-68000,-125350,-67000"
st "unisim"
blo "-127950,-67200"
tm "BdLibraryNameMgr"
)
*727 (Text
uid 93101,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-67000,-121050,-66000"
st "GT11CLK_MGT"
blo "-127950,-66200"
tm "CptNameMgr"
)
*728 (Text
uid 93102,0
va (VaSet
font "helvetica,8,1"
)
xt "-127950,-66000,-120950,-65000"
st "Ugt11clk_mgt1a"
blo "-127950,-65200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 93103,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 93104,0
text (MLText
uid 93105,0
va (VaSet
font "clean,8,0"
)
xt "-133000,-70600,-112500,-69000"
st "SYNCLK1OUTEN = \"ENABLE\"     ( string )  
SYNCLK2OUTEN = \"DISABLE\"    ( string )  "
)
header ""
)
elements [
(GiElement
name "SYNCLK1OUTEN"
type "string"
value "\"ENABLE\""
)
(GiElement
name "SYNCLK2OUTEN"
type "string"
value "\"DISABLE\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*729 (CommentText
uid 93122,0
shape (Rectangle
uid 93123,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-116000,-82000,-104000,-80000"
)
oxt "0,0,15000,5000"
text (MLText
uid 93124,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "-115800,-81800,-104900,-80600"
st "
Bank 101-106 (IB+...)
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
)
*730 (CommentText
uid 93125,0
shape (Rectangle
uid 93126,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-116000,-68000,-104000,-66000"
)
oxt "0,0,15000,5000"
text (MLText
uid 93127,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "-115800,-67800,-106500,-66600"
st "
Bank 109-114 (SF)
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
)
*731 (Net
uid 93170,0
lang 2
decl (Decl
n "clk_mgt1a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 100
suid 1291,0
)
declText (MLText
uid 93171,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48600,-63575"
st "clk_mgt1a_mi       : std_logic --MGTCLK0A_M"
)
)
*732 (Net
uid 93172,0
lang 2
decl (Decl
n "clk_mgt1a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 101
suid 1292,0
)
declText (MLText
uid 93173,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48900,-63575"
st "clk_mgt1a_pi       : std_logic --MGTCLK0A_M"
)
)
*733 (Net
uid 93176,0
decl (Decl
n "refclk1a"
t "std_logic"
o 158
suid 1294,0
)
declText (MLText
uid 93177,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54900,-63575"
st "signal refclk1a           : std_logic"
)
)
*734 (Net
uid 93178,0
lang 2
decl (Decl
n "clk_mgt1b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 102
suid 1295,0
)
declText (MLText
uid 93179,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48500,-63575"
st "clk_mgt1b_mi       : std_logic --MGTCLK0A_M"
)
)
*735 (Net
uid 93180,0
decl (Decl
n "refclk1b"
t "std_logic"
o 159
suid 1296,0
)
declText (MLText
uid 93181,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-54800,-63575"
st "signal refclk1b           : std_logic"
)
)
*736 (Net
uid 93186,0
lang 2
decl (Decl
n "clk_mgt1b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 103
suid 1299,0
)
declText (MLText
uid 93187,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-70000,-64775,-48800,-63575"
st "clk_mgt1b_pi       : std_logic --MGTCLK0A_M"
)
)
*737 (Net
uid 93397,0
decl (Decl
n "refclk0a"
t "std_logic"
o 160
suid 1301,0
)
declText (MLText
uid 93398,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*738 (PortIoInOut
uid 93779,0
shape (CompositeShape
uid 93780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 93781,0
sl 0
xt "94500,51625,96000,52375"
)
(Line
uid 93782,0
sl 0
xt "94000,52000,94500,52000"
pts [
"94000,52000"
"94500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93783,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 93784,0
va (VaSet
isHidden 1
)
xt "97000,51500,100800,52500"
st "idc_p4_io"
blo "97000,52300"
tm "WireNameMgr"
)
)
)
*739 (HdlText
uid 93993,0
optionalChildren [
*740 (EmbeddedText
uid 93998,0
commentText (CommentText
uid 93999,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 94000,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "85000,39000,103000,44000"
)
oxt "0,0,18000,5000"
text (MLText
uid 94001,0
va (VaSet
font "clean,8,0"
)
xt "85200,39200,100200,41600"
st "
-- eb2 2
idc_p2_io <= (others => '0');
idc_p3_io <= (others => '0');
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 93994,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "76000,38000,84000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 93995,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*741 (Text
uid 93996,0
va (VaSet
font "charter,8,0"
)
xt "79300,42000,80700,43000"
st "eb2"
blo "79300,42800"
tm "HdlTextNameMgr"
)
*742 (Text
uid 93997,0
va (VaSet
font "charter,8,0"
)
xt "79300,43000,79800,44000"
st "2"
blo "79300,43800"
tm "HdlTextNumberMgr"
)
]
)
)
*743 (Net
uid 94026,0
lang 2
decl (Decl
n "unused_idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 19
suid 1304,0
)
declText (MLText
uid 94027,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*744 (Net
uid 94028,0
lang 2
decl (Decl
n "unused_idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 21
suid 1305,0
)
declText (MLText
uid 94029,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*745 (PortIoInOut
uid 94030,0
shape (CompositeShape
uid 94031,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 94032,0
sl 0
xt "94500,46625,96000,47375"
)
(Line
uid 94033,0
sl 0
xt "94000,47000,94500,47000"
pts [
"94000,47000"
"94500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 94034,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 94035,0
va (VaSet
isHidden 1
)
xt "97000,46500,100800,47500"
st "idc_p2_io"
blo "97000,47300"
tm "WireNameMgr"
)
)
)
*746 (PortIoInOut
uid 94036,0
shape (CompositeShape
uid 94037,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 94038,0
sl 0
xt "94500,48625,96000,49375"
)
(Line
uid 94039,0
sl 0
xt "94000,49000,94500,49000"
pts [
"94000,49000"
"94500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 94040,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 94041,0
va (VaSet
isHidden 1
)
xt "97000,48500,100800,49500"
st "idc_p3_io"
blo "97000,49300"
tm "WireNameMgr"
)
)
)
*747 (Wire
uid 17,0
shape (OrthoPolyLine
uid 18,0
va (VaSet
vasetType 3
)
xt "-144000,-112000,-133750,-112000"
pts [
"-144000,-112000"
"-133750,-112000"
]
)
start &1
end &64
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22,0
va (VaSet
)
xt "-144000,-113000,-137300,-112000"
st "clk_xtal_125_mi"
blo "-144000,-112200"
tm "WireNameMgr"
)
)
on &2
)
*748 (Wire
uid 31,0
shape (OrthoPolyLine
uid 32,0
va (VaSet
vasetType 3
)
xt "-144000,-113000,-133750,-113000"
pts [
"-144000,-113000"
"-133750,-113000"
]
)
start &3
end &63
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 35,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "-144000,-114000,-137400,-113000"
st "clk_xtal_125_pi"
blo "-144000,-113200"
tm "WireNameMgr"
)
)
on &4
)
*749 (Wire
uid 927,0
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
)
xt "53750,10000,92000,10000"
pts [
"53750,10000"
"92000,10000"
]
)
start &531
end &102
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "87000,9000,91600,10000"
st "disp_clk_o"
blo "87000,9800"
tm "WireNameMgr"
)
)
on &5
)
*750 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "53750,11000,92000,11000"
pts [
"53750,11000"
"92000,11000"
]
)
start &532
end &103
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "87000,10000,91800,11000"
st "disp_dat_o"
blo "87000,10800"
tm "WireNameMgr"
)
)
on &6
)
*751 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,12000,92000,12000"
pts [
"53750,12000"
"92000,12000"
]
)
start &534
end &104
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
)
xt "87000,11000,92700,12000"
st "disp_load_no"
blo "87000,11800"
tm "WireNameMgr"
)
)
on &106
)
*752 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "53750,13000,92000,13000"
pts [
"53750,13000"
"92000,13000"
]
)
start &533
end &105
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "87000,12000,92100,13000"
st "disp_rst_no"
blo "87000,12800"
tm "WireNameMgr"
)
)
on &7
)
*753 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "-42000,-36000,-24750,-36000"
pts [
"-42000,-36000"
"-24750,-36000"
]
)
start &69
end &194
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 988,0
va (VaSet
)
xt "-41000,-37000,-37500,-36000"
st "eth_col_i"
blo "-41000,-36200"
tm "WireNameMgr"
)
)
on &175
)
*754 (Wire
uid 997,0
shape (OrthoPolyLine
uid 998,0
va (VaSet
vasetType 3
)
xt "-42000,-33000,-24750,-33000"
pts [
"-24750,-33000"
"-42000,-33000"
]
)
start &200
end &8
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
)
xt "-41000,-34000,-35900,-33000"
st "eth_coma_o"
blo "-41000,-33200"
tm "WireNameMgr"
)
)
on &9
)
*755 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "-42000,-34000,-24750,-34000"
pts [
"-42000,-34000"
"-24750,-34000"
]
)
start &10
end &195
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
)
xt "-41000,-35000,-37500,-34000"
st "eth_crs_i"
blo "-41000,-34200"
tm "WireNameMgr"
)
)
on &11
)
*756 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "-42000,-40000,-24750,-40000"
pts [
"-24750,-40000"
"-42000,-40000"
]
)
start &189
end &12
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "-41000,-41000,-33800,-40000"
st "eth_gtxclk_txc_o"
blo "-41000,-40200"
tm "WireNameMgr"
)
)
on &75
)
*757 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "-42000,-35000,-24750,-35000"
pts [
"-42000,-35000"
"-24750,-35000"
]
)
start &13
end &202
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "-41000,-36000,-36600,-35000"
st "eth_int_ni"
blo "-41000,-35200"
tm "WireNameMgr"
)
)
on &71
)
*758 (Wire
uid 1053,0
shape (OrthoPolyLine
uid 1054,0
va (VaSet
vasetType 3
)
xt "-42000,-31000,-24750,-31000"
pts [
"-24750,-31000"
"-42000,-31000"
]
)
start &199
end &14
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "-41000,-32000,-36800,-31000"
st "eth_mdc_o"
blo "-41000,-31200"
tm "WireNameMgr"
)
)
on &15
)
*759 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "-83000,-34000,-71000,-34000"
pts [
"-71000,-34000"
"-83000,-34000"
]
)
start &438
end &16
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
)
xt "-82000,-35000,-78000,-34000"
st "eth_md_io"
blo "-82000,-34200"
tm "WireNameMgr"
)
)
on &17
)
*760 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
)
xt "-42000,-37000,-24750,-37000"
pts [
"-24750,-37000"
"-42000,-37000"
]
)
start &201
end &18
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "-41000,-38000,-35500,-37000"
st "eth_reset_no"
blo "-41000,-37200"
tm "WireNameMgr"
)
)
on &70
)
*761 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
)
xt "-42000,-49000,-24750,-49000"
pts [
"-42000,-49000"
"-24750,-49000"
]
)
start &19
end &193
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "-41000,-50000,-34100,-49000"
st "eth_rx_clk_rxc_i"
blo "-41000,-49200"
tm "WireNameMgr"
)
)
on &73
)
*762 (Wire
uid 1109,0
shape (OrthoPolyLine
uid 1110,0
va (VaSet
vasetType 3
)
xt "-42000,-48000,-24750,-48000"
pts [
"-42000,-48000"
"-24750,-48000"
]
)
start &20
end &191
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1114,0
va (VaSet
)
xt "-41000,-49000,-34400,-48000"
st "eth_rx_dv_ctl_i"
blo "-41000,-48200"
tm "WireNameMgr"
)
)
on &72
)
*763 (Wire
uid 1123,0
shape (OrthoPolyLine
uid 1124,0
va (VaSet
vasetType 3
)
xt "-42000,-47000,-24750,-47000"
pts [
"-42000,-47000"
"-24750,-47000"
]
)
start &21
end &192
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1128,0
va (VaSet
)
xt "-41000,-48000,-36100,-47000"
st "eth_rx_er_i"
blo "-41000,-47200"
tm "WireNameMgr"
)
)
on &22
)
*764 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-46000,-24750,-46000"
pts [
"-42000,-46000"
"-24750,-46000"
]
)
start &23
end &190
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "-41000,-47000,-37300,-46000"
st "eth_rxd_i"
blo "-41000,-46200"
tm "WireNameMgr"
)
)
on &24
)
*765 (Wire
uid 1151,0
shape (OrthoPolyLine
uid 1152,0
va (VaSet
vasetType 3
)
xt "-42000,-52000,-34000,-52000"
pts [
"-34000,-52000"
"-42000,-52000"
]
)
end &25
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1156,0
va (VaSet
)
xt "-41000,-53000,-35500,-52000"
st "eth_tx_clk_o"
blo "-41000,-52200"
tm "WireNameMgr"
)
)
on &26
)
*766 (Wire
uid 1165,0
shape (OrthoPolyLine
uid 1166,0
va (VaSet
vasetType 3
)
xt "-42000,-41000,-24750,-41000"
pts [
"-24750,-41000"
"-42000,-41000"
]
)
start &197
end &27
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1170,0
va (VaSet
)
xt "-41000,-42000,-34200,-41000"
st "eth_tx_en_ctl_o"
blo "-41000,-41200"
tm "WireNameMgr"
)
)
on &74
)
*767 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "-42000,-42000,-24750,-42000"
pts [
"-24750,-42000"
"-42000,-42000"
]
)
start &198
end &28
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1184,0
va (VaSet
)
xt "-41000,-43000,-35800,-42000"
st "eth_tx_er_o"
blo "-41000,-42200"
tm "WireNameMgr"
)
)
on &29
)
*768 (Wire
uid 1193,0
shape (OrthoPolyLine
uid 1194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-39000,-24750,-39000"
pts [
"-24750,-39000"
"-42000,-39000"
]
)
start &196
end &30
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1198,0
va (VaSet
)
xt "-41000,-40000,-37000,-39000"
st "eth_txd_o"
blo "-41000,-39200"
tm "WireNameMgr"
)
)
on &31
)
*769 (Wire
uid 1557,0
shape (OrthoPolyLine
uid 1558,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,47000,94000,47000"
pts [
"84000,47000"
"94000,47000"
]
)
start &739
end &745
sat 4
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "89000,46000,92800,47000"
st "idc_p2_io"
blo "89000,46800"
tm "WireNameMgr"
)
)
on &32
)
*770 (Wire
uid 1571,0
shape (OrthoPolyLine
uid 1572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,49000,94000,49000"
pts [
"84000,49000"
"94000,49000"
]
)
start &739
end &746
sat 4
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1576,0
va (VaSet
)
xt "89000,48000,92800,49000"
st "idc_p3_io"
blo "89000,48800"
tm "WireNameMgr"
)
)
on &33
)
*771 (Wire
uid 1585,0
shape (OrthoPolyLine
uid 1586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,52000,94000,52000"
pts [
"53750,52000"
"94000,52000"
]
)
start &528
end &738
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
)
xt "89000,51000,92800,52000"
st "idc_p4_io"
blo "89000,51800"
tm "WireNameMgr"
)
)
on &34
)
*772 (Wire
uid 1683,0
shape (OrthoPolyLine
uid 1684,0
va (VaSet
vasetType 3
)
xt "53750,-117000,87000,-117000"
pts [
"53750,-117000"
"87000,-117000"
]
)
start &530
end &35
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1688,0
va (VaSet
)
xt "82000,-118000,87300,-117000"
st "led_status_o"
blo "82000,-117200"
tm "WireNameMgr"
)
)
on &36
)
*773 (Wire
uid 1697,0
shape (OrthoPolyLine
uid 1698,0
va (VaSet
vasetType 3
)
xt "-101000,-102000,-70750,-102000"
pts [
"-101000,-102000"
"-70750,-102000"
]
)
start &37
end &386
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1702,0
va (VaSet
)
xt "-101000,-103000,-94500,-102000"
st "rst_poweron_ni"
blo "-101000,-102200"
tm "WireNameMgr"
)
)
on &68
)
*774 (Wire
uid 1711,0
shape (OrthoPolyLine
uid 1712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-21000,-24750,-21000"
pts [
"-24750,-21000"
"-42000,-21000"
]
)
start &187
end &38
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1716,0
va (VaSet
)
xt "-42000,-22000,-38500,-21000"
st "usb_d_io"
blo "-42000,-21200"
tm "WireNameMgr"
)
)
on &39
)
*775 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "-42000,-20000,-24750,-20000"
pts [
"-24750,-20000"
"-42000,-20000"
]
)
start &185
end &40
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1730,0
va (VaSet
)
xt "-42000,-21000,-38400,-20000"
st "usb_rd_o"
blo "-42000,-20200"
tm "WireNameMgr"
)
)
on &41
)
*776 (Wire
uid 1739,0
shape (OrthoPolyLine
uid 1740,0
va (VaSet
vasetType 3
)
xt "-42000,-22000,-24750,-22000"
pts [
"-42000,-22000"
"-24750,-22000"
]
)
start &42
end &183
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
)
xt "-42000,-23000,-38400,-22000"
st "usb_rxf_i"
blo "-42000,-22200"
tm "WireNameMgr"
)
)
on &43
)
*777 (Wire
uid 1753,0
shape (OrthoPolyLine
uid 1754,0
va (VaSet
vasetType 3
)
xt "-42000,-23000,-24750,-23000"
pts [
"-42000,-23000"
"-24750,-23000"
]
)
start &44
end &184
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1758,0
va (VaSet
)
xt "-42000,-24000,-38300,-23000"
st "usb_txe_i"
blo "-42000,-23200"
tm "WireNameMgr"
)
)
on &45
)
*778 (Wire
uid 1767,0
shape (OrthoPolyLine
uid 1768,0
va (VaSet
vasetType 3
)
xt "-42000,-19000,-24750,-19000"
pts [
"-24750,-19000"
"-42000,-19000"
]
)
start &186
end &46
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1772,0
va (VaSet
)
xt "-42000,-20000,-38300,-19000"
st "usb_wr_o"
blo "-42000,-19200"
tm "WireNameMgr"
)
)
on &47
)
*779 (Wire
uid 6829,0
shape (OrthoPolyLine
uid 6830,0
va (VaSet
vasetType 3
)
xt "-144000,-81000,-133750,-81000"
pts [
"-144000,-81000"
"-133750,-81000"
]
)
start &100
end &86
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6834,0
va (VaSet
)
xt "-144000,-82000,-138400,-81000"
st "clk_mgt0a_mi"
blo "-144000,-81200"
tm "WireNameMgr"
)
)
on &464
)
*780 (Wire
uid 6835,0
shape (OrthoPolyLine
uid 6836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-71000,-24750,-71000"
pts [
"-24750,-71000"
"-42000,-71000"
]
)
start &245
end &96
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6840,0
va (VaSet
)
xt "-41000,-72000,-37900,-71000"
st "ibfi_txm"
blo "-41000,-71200"
tm "WireNameMgr"
)
)
on &76
)
*781 (Wire
uid 6841,0
shape (OrthoPolyLine
uid 6842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-67000,-24750,-67000"
pts [
"-24750,-67000"
"-42000,-67000"
]
)
start &237
end &97
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6846,0
va (VaSet
)
xt "-41000,-68000,-34500,-67000"
st "ibfi_moddef1_o"
blo "-41000,-67200"
tm "WireNameMgr"
)
)
on &77
)
*782 (Wire
uid 6847,0
shape (OrthoPolyLine
uid 6848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41000,-62000,-24750,-62000"
pts [
"-24750,-62000"
"-41000,-62000"
]
)
start &243
end &98
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6852,0
va (VaSet
)
xt "-40000,-63000,-34400,-62000"
st "ibfi_tx_dis_o"
blo "-40000,-62200"
tm "WireNameMgr"
)
)
on &78
)
*783 (Wire
uid 6853,0
shape (OrthoPolyLine
uid 6854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-96000,-61000,-88000,-61000"
pts [
"-88000,-61000"
"-96000,-61000"
]
)
end &99
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6858,0
va (VaSet
)
xt "-95000,-62000,-88300,-61000"
st "ibfi_moddef2_io"
blo "-95000,-61200"
tm "WireNameMgr"
)
)
on &79
)
*784 (Wire
uid 6859,0
shape (OrthoPolyLine
uid 6860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-69000,-24750,-69000"
pts [
"-42000,-69000"
"-24750,-69000"
]
)
start &93
end &235
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6864,0
va (VaSet
)
xt "-41000,-70000,-37900,-69000"
st "ibfi_rxm"
blo "-41000,-69200"
tm "WireNameMgr"
)
)
on &80
)
*785 (Wire
uid 6889,0
shape (OrthoPolyLine
uid 6890,0
va (VaSet
vasetType 3
)
xt "-144000,-82000,-133750,-82000"
pts [
"-144000,-82000"
"-133750,-82000"
]
)
start &101
end &87
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6894,0
va (VaSet
)
xt "-144000,-83000,-138500,-82000"
st "clk_mgt0a_pi"
blo "-144000,-82200"
tm "WireNameMgr"
)
)
on &463
)
*786 (Wire
uid 6895,0
shape (OrthoPolyLine
uid 6896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-70000,-24750,-70000"
pts [
"-42000,-70000"
"-24750,-70000"
]
)
start &94
end &236
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 6899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6900,0
va (VaSet
)
xt "-41000,-71000,-38000,-70000"
st "ibfi_rxp"
blo "-41000,-70200"
tm "WireNameMgr"
)
)
on &81
)
*787 (Wire
uid 8221,0
shape (OrthoPolyLine
uid 8222,0
va (VaSet
vasetType 3
)
xt "-116998,-112998,-24750,-90000"
pts [
"-116998,-112998"
"-116998,-90000"
"-24750,-90000"
]
)
start *788 (BdJunction
uid 93005,0
ps "OnConnectorStrategy"
shape (Circle
uid 93006,0
va (VaSet
vasetType 1
)
xt "-117398,-113399,-116598,-112599"
radius 400
)
)
end &182
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8226,0
va (VaSet
)
xt "-33000,-91000,-30500,-90000"
st "clk125"
blo "-33000,-90200"
tm "WireNameMgr"
)
)
on &173
)
*789 (Wire
uid 8473,0
shape (OrthoPolyLine
uid 8474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-42000,-72000,-24750,-72000"
pts [
"-24750,-72000"
"-42000,-72000"
]
)
start &246
end &95
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 8479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8480,0
va (VaSet
)
xt "-41000,-73000,-38000,-72000"
st "ibfi_txp"
blo "-41000,-72200"
tm "WireNameMgr"
)
)
on &82
)
*790 (Wire
uid 9083,0
shape (OrthoPolyLine
uid 9084,0
va (VaSet
vasetType 3
)
xt "-6250,16000,-3000,16000"
pts [
"-6250,16000"
"-3000,16000"
]
)
start &364
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9088,0
va (VaSet
font "courier,8,0"
)
xt "-5000,15100,-4000,16000"
st "hi"
blo "-5000,15800"
tm "WireNameMgr"
)
)
on &92
)
*791 (Wire
uid 9089,0
shape (OrthoPolyLine
uid 9090,0
va (VaSet
vasetType 3
)
xt "-6250,17000,-3000,17000"
pts [
"-6250,17000"
"-3000,17000"
]
)
start &365
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 9093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9094,0
va (VaSet
font "courier,8,0"
)
xt "-5000,16100,-4000,17000"
st "lo"
blo "-5000,16800"
tm "WireNameMgr"
)
)
on &91
)
*792 (Wire
uid 10225,0
shape (OrthoPolyLine
uid 10226,0
va (VaSet
vasetType 3
)
xt "1750,-79000,17250,-79000"
pts [
"1750,-79000"
"17250,-79000"
]
)
start &210
end &545
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10230,0
va (VaSet
)
xt "3000,-80000,5500,-79000"
st "rx_sof"
blo "3000,-79200"
tm "WireNameMgr"
)
)
on &177
)
*793 (Wire
uid 10233,0
shape (OrthoPolyLine
uid 10234,0
va (VaSet
vasetType 3
)
xt "1750,-78000,17250,-78000"
pts [
"1750,-78000"
"17250,-78000"
]
)
start &211
end &546
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10238,0
va (VaSet
)
xt "3000,-79000,5500,-78000"
st "rx_eof"
blo "3000,-78200"
tm "WireNameMgr"
)
)
on &178
)
*794 (Wire
uid 10241,0
shape (OrthoPolyLine
uid 10242,0
va (VaSet
vasetType 3
)
xt "1750,-80000,17250,-80000"
pts [
"1750,-80000"
"17250,-80000"
]
)
start &212
end &544
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10246,0
va (VaSet
)
xt "3000,-81000,7600,-80000"
st "rx_src_rdy"
blo "3000,-80200"
tm "WireNameMgr"
)
)
on &176
)
*795 (Wire
uid 10425,0
shape (OrthoPolyLine
uid 10426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-76000,17250,-76000"
pts [
"1750,-76000"
"17250,-76000"
]
)
start &214
end &548
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 10429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10430,0
va (VaSet
)
xt "3000,-77000,9300,-76000"
st "rx_data : (15:0)"
blo "3000,-76200"
tm "WireNameMgr"
)
)
on &180
)
*796 (Wire
uid 14165,0
shape (OrthoPolyLine
uid 14166,0
va (VaSet
vasetType 3
)
xt "-42000,-44000,-24750,-44000"
pts [
"-42000,-44000"
"-24750,-44000"
]
)
start &107
end &203
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14170,0
va (VaSet
)
xt "-41000,-45000,-35800,-44000"
st "eth_tx_clk_i"
blo "-41000,-44200"
tm "WireNameMgr"
)
)
on &108
)
*797 (Wire
uid 15154,0
shape (OrthoPolyLine
uid 15155,0
va (VaSet
vasetType 3
)
xt "1750,-77000,17250,-77000"
pts [
"17250,-77000"
"1750,-77000"
]
)
start &547
end &213
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15157,0
va (VaSet
)
xt "3000,-78000,7700,-77000"
st "rx_dst_rdy"
blo "3000,-77200"
tm "WireNameMgr"
)
)
on &179
)
*798 (Wire
uid 18425,0
shape (OrthoPolyLine
uid 18426,0
va (VaSet
vasetType 3
)
xt "106750,-45000,119000,-45000"
pts [
"106750,-45000"
"119000,-45000"
]
)
start &133
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18430,0
va (VaSet
)
xt "113000,-46000,119100,-45000"
st "ibpp_reset_mo"
blo "113000,-45200"
tm "WireNameMgr"
)
)
on &110
)
*799 (Wire
uid 18439,0
shape (OrthoPolyLine
uid 18440,0
va (VaSet
vasetType 3
)
xt "106750,-46000,119000,-46000"
pts [
"106750,-46000"
"119000,-46000"
]
)
start &132
end &111
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18444,0
va (VaSet
)
xt "113000,-47000,119000,-46000"
st "ibpp_reset_po"
blo "113000,-46200"
tm "WireNameMgr"
)
)
on &112
)
*800 (Wire
uid 18453,0
shape (OrthoPolyLine
uid 18454,0
va (VaSet
vasetType 3
)
xt "106750,-72000,119000,-72000"
pts [
"106750,-72000"
"119000,-72000"
]
)
start &139
end &113
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18458,0
va (VaSet
)
xt "114000,-73000,119700,-72000"
st "ibpp_com_po"
blo "114000,-72200"
tm "WireNameMgr"
)
)
on &416
)
*801 (Wire
uid 18467,0
shape (OrthoPolyLine
uid 18468,0
va (VaSet
vasetType 3
)
xt "106750,-71000,119000,-71000"
pts [
"106750,-71000"
"119000,-71000"
]
)
start &140
end &114
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18472,0
va (VaSet
)
xt "114000,-72000,119800,-71000"
st "ibpp_com_mo"
blo "114000,-71200"
tm "WireNameMgr"
)
)
on &417
)
*802 (Wire
uid 18481,0
shape (OrthoPolyLine
uid 18482,0
va (VaSet
vasetType 3
)
xt "105000,-62000,119000,-62000"
pts [
"105000,-62000"
"119000,-62000"
]
)
start &310
end &115
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18486,0
va (VaSet
)
xt "114000,-63000,119900,-62000"
st "ibpp_lone_mo"
blo "114000,-62200"
tm "WireNameMgr"
)
)
on &415
)
*803 (Wire
uid 18495,0
shape (OrthoPolyLine
uid 18496,0
va (VaSet
vasetType 3
)
xt "105000,-63000,119000,-63000"
pts [
"105000,-63000"
"119000,-63000"
]
)
start &321
end &116
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18500,0
va (VaSet
)
xt "114000,-64000,119800,-63000"
st "ibpp_lone_po"
blo "114000,-63200"
tm "WireNameMgr"
)
)
on &414
)
*804 (Wire
uid 18509,0
shape (OrthoPolyLine
uid 18510,0
va (VaSet
vasetType 3
)
xt "106750,-54000,119000,-54000"
pts [
"119000,-54000"
"106750,-54000"
]
)
start &117
end &161
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18514,0
va (VaSet
)
xt "114000,-55000,119600,-54000"
st "ibpp_ido0_pi"
blo "114000,-54200"
tm "WireNameMgr"
)
)
on &118
)
*805 (Wire
uid 18523,0
shape (OrthoPolyLine
uid 18524,0
va (VaSet
vasetType 3
)
xt "106750,-53000,119000,-53000"
pts [
"119000,-53000"
"106750,-53000"
]
)
start &119
end &162
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18528,0
va (VaSet
)
xt "114000,-54000,119700,-53000"
st "ibpp_ido0_mi"
blo "114000,-53200"
tm "WireNameMgr"
)
)
on &120
)
*806 (Wire
uid 18537,0
shape (OrthoPolyLine
uid 18538,0
va (VaSet
vasetType 3
)
xt "106750,-50000,119000,-50000"
pts [
"119000,-50000"
"106750,-50000"
]
)
start &121
end &168
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18542,0
va (VaSet
)
xt "114000,-51000,119600,-50000"
st "ibpp_ido1_pi"
blo "114000,-50200"
tm "WireNameMgr"
)
)
on &122
)
*807 (Wire
uid 18551,0
shape (OrthoPolyLine
uid 18552,0
va (VaSet
vasetType 3
)
xt "106750,-49000,119000,-49000"
pts [
"119000,-49000"
"106750,-49000"
]
)
start &123
end &169
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18556,0
va (VaSet
)
xt "114000,-50000,119700,-49000"
st "ibpp_ido1_mi"
blo "114000,-49200"
tm "WireNameMgr"
)
)
on &124
)
*808 (Wire
uid 18565,0
shape (OrthoPolyLine
uid 18566,0
va (VaSet
vasetType 3
)
xt "106750,-68000,119000,-68000"
pts [
"106750,-68000"
"119000,-68000"
]
)
start &146
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18570,0
va (VaSet
)
xt "114000,-69000,119200,-68000"
st "ibpp_clk_po"
blo "114000,-68200"
tm "WireNameMgr"
)
)
on &412
)
*809 (Wire
uid 18579,0
shape (OrthoPolyLine
uid 18580,0
va (VaSet
vasetType 3
)
xt "106750,-67000,119000,-67000"
pts [
"106750,-67000"
"119000,-67000"
]
)
start &147
end &126
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18584,0
va (VaSet
)
xt "114000,-68000,119300,-67000"
st "ibpp_clk_mo"
blo "114000,-67200"
tm "WireNameMgr"
)
)
on &413
)
*810 (Wire
uid 18593,0
shape (OrthoPolyLine
uid 18594,0
va (VaSet
vasetType 3
)
xt "106750,-58000,119000,-58000"
pts [
"106750,-58000"
"119000,-58000"
]
)
start &153
end &127
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18598,0
va (VaSet
)
xt "114000,-59000,119100,-58000"
st "ibpp_bc_po"
blo "114000,-58200"
tm "WireNameMgr"
)
)
on &128
)
*811 (Wire
uid 18607,0
shape (OrthoPolyLine
uid 18608,0
va (VaSet
vasetType 3
)
xt "106750,-57000,119000,-57000"
pts [
"106750,-57000"
"119000,-57000"
]
)
start &154
end &129
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18612,0
va (VaSet
)
xt "114000,-58000,119200,-57000"
st "ibpp_bc_mo"
blo "114000,-57200"
tm "WireNameMgr"
)
)
on &130
)
*812 (Wire
uid 71527,0
shape (OrthoPolyLine
uid 71528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-40000,17250,-40000"
pts [
"1750,-40000"
"17250,-40000"
]
)
start &217
end &536
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 71531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 71532,0
va (VaSet
)
xt "3000,-41000,11500,-40000"
st "stat_word_cu : (63:0)"
blo "3000,-40200"
tm "WireNameMgr"
)
)
on &253
)
*813 (Wire
uid 71535,0
shape (OrthoPolyLine
uid 71536,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-41000,17250,-41000"
pts [
"1750,-41000"
"17250,-41000"
]
)
start &218
end &535
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 71539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 71540,0
va (VaSet
)
xt "3000,-42000,12000,-41000"
st "stat_word_usb : (63:0)"
blo "3000,-41200"
tm "WireNameMgr"
)
)
on &252
)
*814 (Wire
uid 72585,0
shape (OrthoPolyLine
uid 72586,0
va (VaSet
vasetType 3
)
xt "105000,-12000,119000,-12000"
pts [
"105000,-12000"
"119000,-12000"
]
)
start &343
end &255
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72588,0
va (VaSet
)
xt "114000,-13000,119300,-12000"
st "ibag_res_mo"
blo "114000,-12200"
tm "WireNameMgr"
)
)
on &462
)
*815 (Wire
uid 72589,0
shape (OrthoPolyLine
uid 72590,0
va (VaSet
vasetType 3
)
xt "105000,-13000,119000,-13000"
pts [
"105000,-13000"
"119000,-13000"
]
)
start &354
end &254
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72592,0
va (VaSet
)
xt "114000,-14000,119200,-13000"
st "ibag_res_po"
blo "114000,-13200"
tm "WireNameMgr"
)
)
on &461
)
*816 (Wire
uid 72593,0
shape (OrthoPolyLine
uid 72594,0
va (VaSet
vasetType 3
)
xt "106750,-38000,119000,-38000"
pts [
"106750,-38000"
"119000,-38000"
]
)
start &258
end &256
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72596,0
va (VaSet
)
xt "114000,-39000,119600,-38000"
st "ibag_com_po"
blo "114000,-38200"
tm "WireNameMgr"
)
)
on &306
)
*817 (Wire
uid 72597,0
shape (OrthoPolyLine
uid 72598,0
va (VaSet
vasetType 3
)
xt "106750,-37000,119000,-37000"
pts [
"106750,-37000"
"119000,-37000"
]
)
start &259
end &264
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72600,0
va (VaSet
)
xt "114000,-38000,119700,-37000"
st "ibag_com_mo"
blo "114000,-37200"
tm "WireNameMgr"
)
)
on &307
)
*818 (Wire
uid 72601,0
shape (OrthoPolyLine
uid 72602,0
va (VaSet
vasetType 3
)
xt "106750,-22000,119000,-22000"
pts [
"119000,-22000"
"106750,-22000"
]
)
start &288
end &291
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72604,0
va (VaSet
)
xt "114000,-23000,119000,-22000"
st "ibag_id0_pi"
blo "114000,-22200"
tm "WireNameMgr"
)
)
on &333
)
*819 (Wire
uid 72605,0
shape (OrthoPolyLine
uid 72606,0
va (VaSet
vasetType 3
)
xt "106750,-21000,119000,-21000"
pts [
"119000,-21000"
"106750,-21000"
]
)
start &296
end &292
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72608,0
va (VaSet
)
xt "114000,-22000,119100,-21000"
st "ibag_id0_mi"
blo "114000,-21200"
tm "WireNameMgr"
)
)
on &334
)
*820 (Wire
uid 72609,0
shape (OrthoPolyLine
uid 72610,0
va (VaSet
vasetType 3
)
xt "106750,-18000,119000,-18000"
pts [
"119000,-18000"
"106750,-18000"
]
)
start &297
end &300
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72612,0
va (VaSet
)
xt "114000,-19000,119000,-18000"
st "ibag_id1_pi"
blo "114000,-18200"
tm "WireNameMgr"
)
)
on &339
)
*821 (Wire
uid 72613,0
shape (OrthoPolyLine
uid 72614,0
va (VaSet
vasetType 3
)
xt "106750,-17000,119000,-17000"
pts [
"119000,-17000"
"106750,-17000"
]
)
start &305
end &301
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72616,0
va (VaSet
)
xt "114000,-18000,119100,-17000"
st "ibag_id1_mi"
blo "114000,-17200"
tm "WireNameMgr"
)
)
on &340
)
*822 (Wire
uid 72617,0
shape (OrthoPolyLine
uid 72618,0
va (VaSet
vasetType 3
)
xt "106750,-34000,119000,-34000"
pts [
"106750,-34000"
"119000,-34000"
]
)
start &274
end &272
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72620,0
va (VaSet
)
xt "114000,-35000,119100,-34000"
st "ibag_clk_po"
blo "114000,-34200"
tm "WireNameMgr"
)
)
on &335
)
*823 (Wire
uid 72621,0
shape (OrthoPolyLine
uid 72622,0
va (VaSet
vasetType 3
)
xt "106750,-33000,119000,-33000"
pts [
"106750,-33000"
"119000,-33000"
]
)
start &275
end &280
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72624,0
va (VaSet
)
xt "114000,-34000,119200,-33000"
st "ibag_clk_mo"
blo "114000,-33200"
tm "WireNameMgr"
)
)
on &336
)
*824 (Wire
uid 72625,0
shape (OrthoPolyLine
uid 72626,0
va (VaSet
vasetType 3
)
xt "106750,-26000,119000,-26000"
pts [
"106750,-26000"
"119000,-26000"
]
)
start &282
end &410
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72628,0
va (VaSet
)
xt "114000,-27000,119600,-26000"
st "ibag_dclk_po"
blo "114000,-26200"
tm "WireNameMgr"
)
)
on &337
)
*825 (Wire
uid 72629,0
shape (OrthoPolyLine
uid 72630,0
va (VaSet
vasetType 3
)
xt "106750,-25000,119000,-25000"
pts [
"106750,-25000"
"119000,-25000"
]
)
start &283
end &411
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 72631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72632,0
va (VaSet
)
xt "114000,-26000,119700,-25000"
st "ibag_dclk_mo"
blo "114000,-25200"
tm "WireNameMgr"
)
)
on &338
)
*826 (Wire
uid 73079,0
shape (OrthoPolyLine
uid 73080,0
va (VaSet
vasetType 3
)
xt "106750,-30000,119000,-30000"
pts [
"106750,-30000"
"119000,-30000"
]
)
start &266
end &330
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 73083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 73084,0
va (VaSet
)
xt "114000,-31000,118800,-30000"
st "ibag_l1_po"
blo "114000,-30200"
tm "WireNameMgr"
)
)
on &331
)
*827 (Wire
uid 73085,0
shape (OrthoPolyLine
uid 73086,0
va (VaSet
vasetType 3
)
xt "106750,-29000,119000,-29000"
pts [
"106750,-29000"
"119000,-29000"
]
)
start &267
end &329
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 73089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 73090,0
va (VaSet
)
xt "114000,-30000,118900,-29000"
st "ibag_l1_mo"
blo "114000,-29200"
tm "WireNameMgr"
)
)
on &332
)
*828 (Wire
uid 82433,0
shape (OrthoPolyLine
uid 82434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-54000,17250,-54000"
pts [
"17250,-54000"
"1750,-54000"
]
)
start &541
end &207
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 82437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82438,0
va (VaSet
)
xt "3000,-55000,9300,-54000"
st "tx_data : (15:0)"
blo "3000,-54200"
tm "WireNameMgr"
)
)
on &370
)
*829 (Wire
uid 82449,0
shape (OrthoPolyLine
uid 82450,0
va (VaSet
vasetType 3
)
xt "1750,-55000,17250,-55000"
pts [
"1750,-55000"
"17250,-55000"
]
)
start &216
end &542
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82454,0
va (VaSet
)
xt "3000,-56000,7700,-55000"
st "tx_dst_rdy"
blo "3000,-55200"
tm "WireNameMgr"
)
)
on &371
)
*830 (Wire
uid 82457,0
shape (OrthoPolyLine
uid 82458,0
va (VaSet
vasetType 3
)
xt "1750,-56000,17250,-56000"
pts [
"17250,-56000"
"1750,-56000"
]
)
start &540
end &205
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82462,0
va (VaSet
)
xt "3000,-57000,5500,-56000"
st "tx_eof"
blo "3000,-56200"
tm "WireNameMgr"
)
)
on &372
)
*831 (Wire
uid 82473,0
shape (OrthoPolyLine
uid 82474,0
va (VaSet
vasetType 3
)
xt "1750,-61000,17250,-61000"
pts [
"17250,-61000"
"1750,-61000"
]
)
start &538
end &208
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82478,0
va (VaSet
)
xt "3000,-62000,7600,-61000"
st "tx_fifo_rst"
blo "3000,-61200"
tm "WireNameMgr"
)
)
on &373
)
*832 (Wire
uid 82481,0
shape (OrthoPolyLine
uid 82482,0
va (VaSet
vasetType 3
)
xt "1750,-57000,17250,-57000"
pts [
"17250,-57000"
"1750,-57000"
]
)
start &539
end &204
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82486,0
va (VaSet
)
xt "3000,-58000,5500,-57000"
st "tx_sof"
blo "3000,-57200"
tm "WireNameMgr"
)
)
on &374
)
*833 (Wire
uid 82489,0
shape (OrthoPolyLine
uid 82490,0
va (VaSet
vasetType 3
)
xt "1750,-58000,17250,-58000"
pts [
"17250,-58000"
"1750,-58000"
]
)
start &537
end &206
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82494,0
va (VaSet
)
xt "3000,-59000,7600,-58000"
st "tx_src_rdy"
blo "3000,-58200"
tm "WireNameMgr"
)
)
on &375
)
*834 (Wire
uid 82505,0
shape (OrthoPolyLine
uid 82506,0
va (VaSet
vasetType 3
)
xt "1750,-83000,17250,-83000"
pts [
"17250,-83000"
"1750,-83000"
]
)
start &543
end &209
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 82509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82510,0
va (VaSet
)
xt "3000,-84000,7600,-83000"
st "rx_fifo_rst"
blo "3000,-83200"
tm "WireNameMgr"
)
)
on &376
)
*835 (Wire
uid 82568,0
optionalChildren [
&788
]
shape (OrthoPolyLine
uid 82569,0
va (VaSet
vasetType 3
)
xt "-124250,-113000,-70750,-113000"
pts [
"-124250,-113000"
"-70750,-113000"
]
)
start &62
end &380
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 82572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82573,0
va (VaSet
)
xt "-89000,-114000,-86500,-113000"
st "clk125"
blo "-89000,-113200"
tm "WireNameMgr"
)
)
on &173
)
*836 (Wire
uid 82580,0
optionalChildren [
*837 (BdJunction
uid 93007,0
ps "OnConnectorStrategy"
shape (Circle
uid 93008,0
va (VaSet
vasetType 1
)
xt "-41398,-112399,-40598,-111599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 82581,0
va (VaSet
vasetType 3
)
xt "-50250,-112000,17250,-112000"
pts [
"-50250,-112000"
"17250,-112000"
]
)
start &379
end &564
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 82584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82585,0
va (VaSet
)
xt "8000,-113000,10000,-112000"
st "clk40"
blo "8000,-112200"
tm "WireNameMgr"
)
)
on &174
)
*838 (Wire
uid 83077,0
shape (OrthoPolyLine
uid 83078,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,45000,64000,45000"
pts [
"53750,45000"
"64000,45000"
]
)
start &549
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 83081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83082,0
va (VaSet
)
xt "55000,44000,60500,45000"
st "sma_io : (8:1)"
blo "55000,44800"
tm "WireNameMgr"
)
)
on &392
)
*839 (Wire
uid 83211,0
shape (OrthoPolyLine
uid 83212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-60000,-16000,-24750,-16000"
pts [
"-60000,-16000"
"-24750,-16000"
]
)
start &394
end &215
es 0
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 83217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83218,0
va (VaSet
)
xt "-34000,-17000,-26300,-16000"
st "macaddress : (47:0)"
blo "-34000,-16200"
tm "WireNameMgr"
)
)
on &369
)
*840 (Wire
uid 83219,0
shape (OrthoPolyLine
uid 83220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-81000,-13000,-68000,-13000"
pts [
"-81000,-13000"
"-68000,-13000"
]
)
start &393
end &394
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 83223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83224,0
va (VaSet
)
xt "-80000,-14000,-73000,-13000"
st "sw_hex_ni : (3:0)"
blo "-80000,-13200"
tm "WireNameMgr"
)
)
on &398
)
*841 (Wire
uid 83233,0
shape (OrthoPolyLine
uid 83234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-32000,17250,-32000"
pts [
"8000,-32000"
"17250,-32000"
]
)
end &550
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 83237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83238,0
va (VaSet
)
xt "9000,-33000,16000,-32000"
st "sw_hex_ni : (3:0)"
blo "9000,-32200"
tm "WireNameMgr"
)
)
on &398
)
*842 (Wire
uid 84445,0
shape (OrthoPolyLine
uid 84446,0
va (VaSet
vasetType 3
)
xt "-30000,-25000,-24750,-25000"
pts [
"-30000,-25000"
"-24750,-25000"
]
)
end &219
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 84449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84450,0
va (VaSet
)
xt "-29000,-26000,-28000,-25000"
st "clk"
blo "-29000,-25200"
tm "WireNameMgr"
)
)
on &487
)
*843 (Wire
uid 84453,0
shape (OrthoPolyLine
uid 84454,0
va (VaSet
vasetType 3
)
xt "-30000,-26000,-24750,-26000"
pts [
"-30000,-26000"
"-24750,-26000"
]
)
end &220
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 84457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84458,0
va (VaSet
)
xt "-29000,-27000,-26200,-26000"
st "rst_top"
blo "-29000,-26200"
tm "WireNameMgr"
)
)
on &485
)
*844 (Wire
uid 85466,0
shape (OrthoPolyLine
uid 85467,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,33000,117000,33000"
pts [
"105000,33000"
"117000,33000"
]
)
start &399
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85471,0
va (VaSet
)
xt "107000,32000,112500,33000"
st "ib_testlemo_i"
blo "107000,32800"
tm "WireNameMgr"
)
)
on &400
)
*845 (Wire
uid 85502,0
shape (OrthoPolyLine
uid 85503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,34000,118250,34000"
pts [
"105000,34000"
"118250,34000"
]
)
end &405
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85509,0
va (VaSet
)
xt "107000,33000,113600,34000"
st "ib_testlemo_i(0)"
blo "107000,33800"
tm "WireNameMgr"
)
)
on &400
)
*846 (Wire
uid 85512,0
shape (OrthoPolyLine
uid 85513,0
va (VaSet
vasetType 3
)
xt "123750,34000,133000,34000"
pts [
"123750,34000"
"133000,34000"
]
)
start &404
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85517,0
va (VaSet
)
xt "125000,33000,128700,34000"
st "clk40_ext"
blo "125000,33800"
tm "WireNameMgr"
)
)
on &401
)
*847 (Wire
uid 85526,0
shape (OrthoPolyLine
uid 85527,0
va (VaSet
vasetType 3
)
xt "-60000,-18000,-52000,-18000"
pts [
"-60000,-18000"
"-52000,-18000"
]
)
start &394
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 85532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85533,0
va (VaSet
)
xt "-58000,-19000,-52300,-18000"
st "clk40_ext_sel"
blo "-58000,-18200"
tm "WireNameMgr"
)
)
on &402
)
*848 (Wire
uid 85812,0
shape (OrthoPolyLine
uid 85813,0
va (VaSet
vasetType 3
)
xt "-40998,-111999,-24750,-96000"
pts [
"-40998,-111999"
"-40998,-96000"
"-24750,-96000"
]
)
start &837
end &228
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 85818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 85819,0
va (VaSet
)
xt "-49000,-113000,-47000,-112000"
st "clk40"
blo "-49000,-112200"
tm "WireNameMgr"
)
)
on &174
)
*849 (Wire
uid 89164,0
shape (OrthoPolyLine
uid 89165,0
va (VaSet
vasetType 3
)
xt "1750,-94000,11000,-94000"
pts [
"1750,-94000"
"11000,-94000"
]
)
start &221
es 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 89168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89169,0
va (VaSet
)
xt "3000,-95000,9000,-94000"
st "net_usb_ready"
blo "3000,-94200"
tm "WireNameMgr"
)
)
on &448
)
*850 (Wire
uid 89519,0
shape (OrthoPolyLine
uid 89520,0
va (VaSet
vasetType 3
)
xt "8000,-117000,17250,-117000"
pts [
"8000,-117000"
"17250,-117000"
]
)
end &557
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 89523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89524,0
va (VaSet
)
xt "9000,-118000,11500,-117000"
st "clk125"
blo "9000,-117200"
tm "WireNameMgr"
)
)
on &173
)
*851 (Wire
uid 89822,0
shape (OrthoPolyLine
uid 89823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-43000,-65000,-24750,-65000"
pts [
"-43000,-65000"
"-24750,-65000"
]
)
end &238
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 89826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89827,0
va (VaSet
)
xt "-41000,-66000,-31900,-65000"
st "ibfi_moddef2_in : (3:0)"
blo "-41000,-65200"
tm "WireNameMgr"
)
)
on &500
)
*852 (Wire
uid 89830,0
shape (OrthoPolyLine
uid 89831,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-43000,-66000,-24750,-66000"
pts [
"-24750,-66000"
"-43000,-66000"
]
)
start &239
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 89834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89835,0
va (VaSet
)
xt "-41000,-67000,-31400,-66000"
st "ibfi_moddef2_out : (3:0)"
blo "-41000,-66200"
tm "WireNameMgr"
)
)
on &430
)
*853 (Wire
uid 89838,0
shape (OrthoPolyLine
uid 89839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-43000,-64000,-24750,-64000"
pts [
"-24750,-64000"
"-43000,-64000"
]
)
start &240
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 89842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89843,0
va (VaSet
)
xt "-41000,-65000,-32300,-64000"
st "ibfi_moddef2_t : (3:0)"
blo "-41000,-64200"
tm "WireNameMgr"
)
)
on &431
)
*854 (Wire
uid 89879,0
optionalChildren [
*855 (BdJunction
uid 91710,0
ps "OnConnectorStrategy"
shape (Circle
uid 91711,0
va (VaSet
vasetType 1
)
xt "-75400,-61400,-74600,-60600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 89880,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-85000,-61000,-73000,-61000"
pts [
"-73000,-61000"
"-85000,-61000"
]
)
start &422
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
si 0
tg (WTG
uid 89885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89886,0
va (VaSet
)
xt "-84000,-62000,-76500,-61000"
st "ibfi_moddef2_io(i)"
blo "-84000,-61200"
tm "WireNameMgr"
)
)
on &79
)
*856 (Wire
uid 89891,0
shape (OrthoPolyLine
uid 89892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-70000,-58000,-58000,-58000"
pts [
"-58000,-58000"
"-70000,-58000"
]
)
end &424
es 0
sat 16
eat 32
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 89897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89898,0
va (VaSet
)
xt "-68000,-59000,-58500,-58000"
st "ibfi_moddef2_t(i) : (3:0)"
blo "-68000,-58200"
tm "WireNameMgr"
)
)
on &431
)
*857 (Wire
uid 89899,0
shape (OrthoPolyLine
uid 89900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-68000,-61000,-58000,-61000"
pts [
"-58000,-61000"
"-68000,-61000"
]
)
end &420
sat 16
eat 32
sty 1
sl "(i)"
st 0
sf 1
tg (WTG
uid 89905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89906,0
va (VaSet
)
xt "-68000,-62000,-57600,-61000"
st "ibfi_moddef2_out(i) : (3:0)"
blo "-68000,-61200"
tm "WireNameMgr"
)
)
on &430
)
*858 (Wire
uid 89990,0
shape (OrthoPolyLine
uid 89991,0
va (VaSet
vasetType 3
)
xt "-32000,-29000,-24750,-29000"
pts [
"-24750,-29000"
"-32000,-29000"
]
)
start &224
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 89994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 89995,0
va (VaSet
)
xt "-31000,-30000,-25400,-29000"
st "marv_md_out"
blo "-31000,-29200"
tm "WireNameMgr"
)
)
on &446
)
*859 (Wire
uid 89998,0
shape (OrthoPolyLine
uid 89999,0
va (VaSet
vasetType 3
)
xt "-32000,-28000,-24750,-28000"
pts [
"-24750,-28000"
"-32000,-28000"
]
)
start &225
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 90002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90003,0
va (VaSet
)
xt "-31000,-29000,-26800,-28000"
st "marv_md_t"
blo "-31000,-28200"
tm "WireNameMgr"
)
)
on &447
)
*860 (Wire
uid 90006,0
shape (OrthoPolyLine
uid 90007,0
va (VaSet
vasetType 3
)
xt "-66000,-34000,-59000,-34000"
pts [
"-59000,-34000"
"-66000,-34000"
]
)
end &436
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 90012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90013,0
va (VaSet
)
xt "-65000,-35000,-59400,-34000"
st "marv_md_out"
blo "-65000,-34200"
tm "WireNameMgr"
)
)
on &446
)
*861 (Wire
uid 90016,0
shape (OrthoPolyLine
uid 90017,0
va (VaSet
vasetType 3
)
xt "-68000,-31000,-59000,-31000"
pts [
"-59000,-31000"
"-68000,-31000"
]
)
end &440
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 90022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90023,0
va (VaSet
)
xt "-65000,-32000,-60800,-31000"
st "marv_md_t"
blo "-65000,-31200"
tm "WireNameMgr"
)
)
on &447
)
*862 (Wire
uid 90024,0
shape (OrthoPolyLine
uid 90025,0
va (VaSet
vasetType 3
)
xt "-32000,-30000,-24750,-30000"
pts [
"-32000,-30000"
"-24750,-30000"
]
)
end &223
ss 0
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 90030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90031,0
va (VaSet
)
xt "-24000,-31000,-20000,-30000"
st "eth_md_io"
blo "-24000,-30200"
tm "WireNameMgr"
)
)
on &17
)
*863 (Wire
uid 90211,0
optionalChildren [
*864 (BdJunction
uid 90709,0
ps "OnConnectorStrategy"
shape (Circle
uid 90710,0
va (VaSet
vasetType 1
)
xt "-39400,-107400,-38600,-106600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 90212,0
va (VaSet
vasetType 3
)
xt "-50250,-107000,-39000,-101000"
pts [
"-50250,-107000"
"-39000,-107000"
"-39000,-101000"
]
)
start &381
end &450
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 90215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90216,0
va (VaSet
)
xt "-49000,-108000,-42800,-107000"
st "clks_top_ready"
blo "-49000,-107200"
tm "WireNameMgr"
)
)
on &459
)
*865 (Wire
uid 90245,0
shape (OrthoPolyLine
uid 90246,0
va (VaSet
vasetType 3
)
xt "-34000,-101000,-24750,-101000"
pts [
"-34000,-101000"
"-24750,-101000"
]
)
start &452
end &222
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 90249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90250,0
va (VaSet
)
xt "-33000,-102000,-25000,-101000"
st "clks_top_not_ready"
blo "-33000,-101200"
tm "WireNameMgr"
)
)
on &460
)
*866 (Wire
uid 90480,0
shape (OrthoPolyLine
uid 90481,0
va (VaSet
vasetType 3
)
xt "-80000,-99000,-70750,-99000"
pts [
"-80000,-99000"
"-70750,-99000"
]
)
end &382
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 90486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90487,0
va (VaSet
)
xt "-79000,-100000,-73000,-99000"
st "net_usb_ready"
blo "-79000,-99200"
tm "WireNameMgr"
)
)
on &448
)
*867 (Wire
uid 90705,0
shape (OrthoPolyLine
uid 90706,0
va (VaSet
vasetType 3
)
xt "-39000,-107000,17250,-107000"
pts [
"-39000,-107000"
"17250,-107000"
]
)
start &864
end &558
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 90707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90708,0
va (VaSet
)
xt "8000,-108000,14200,-107000"
st "clks_top_ready"
blo "8000,-107200"
tm "WireNameMgr"
)
)
on &459
)
*868 (Wire
uid 91561,0
shape (OrthoPolyLine
uid 91562,0
va (VaSet
vasetType 3
)
xt "-117250,-74000,-108000,-74000"
pts [
"-117250,-74000"
"-108000,-74000"
]
)
start &469
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91564,0
va (VaSet
)
xt "-116000,-75000,-113000,-74000"
st "refclk0b"
blo "-116000,-74200"
tm "WireNameMgr"
)
)
on &481
)
*869 (Wire
uid 91565,0
shape (OrthoPolyLine
uid 91566,0
va (VaSet
vasetType 3
)
xt "-144000,-74000,-133750,-74000"
pts [
"-144000,-74000"
"-133750,-74000"
]
)
start &465
end &470
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91568,0
va (VaSet
)
xt "-144000,-75000,-138300,-74000"
st "clk_mgt0b_mi"
blo "-144000,-74200"
tm "WireNameMgr"
)
)
on &482
)
*870 (Wire
uid 91569,0
shape (OrthoPolyLine
uid 91570,0
va (VaSet
vasetType 3
)
xt "-144000,-75000,-133750,-75000"
pts [
"-144000,-75000"
"-133750,-75000"
]
)
start &466
end &471
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91572,0
va (VaSet
)
xt "-144000,-76000,-138400,-75000"
st "clk_mgt0b_pi"
blo "-144000,-75200"
tm "WireNameMgr"
)
)
on &483
)
*871 (Wire
uid 91573,0
shape (OrthoPolyLine
uid 91574,0
va (VaSet
vasetType 3
)
xt "-93250,-107000,-70750,-107000"
pts [
"-93250,-107000"
"-70750,-107000"
]
)
start &476
end &383
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91578,0
va (VaSet
)
xt "-92000,-108000,-89500,-107000"
st "clk156"
blo "-92000,-107200"
tm "WireNameMgr"
)
)
on &484
)
*872 (Wire
uid 91589,0
shape (OrthoPolyLine
uid 91590,0
va (VaSet
vasetType 3
)
xt "-80000,-101000,-70750,-101000"
pts [
"-80000,-101000"
"-70750,-101000"
]
)
end &388
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 91593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91594,0
va (VaSet
)
xt "-79000,-102000,-78300,-101000"
st "lo"
blo "-79000,-101200"
tm "WireNameMgr"
)
)
on &91
)
*873 (Wire
uid 91597,0
optionalChildren [
*874 (BdJunction
uid 93001,0
ps "OnConnectorStrategy"
shape (Circle
uid 93002,0
va (VaSet
vasetType 1
)
xt "-43400,-105400,-42600,-104600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 91598,0
va (VaSet
vasetType 3
)
xt "-50250,-105000,-24750,-92000"
pts [
"-50250,-105000"
"-43000,-105000"
"-43000,-92000"
"-24750,-92000"
]
)
start &387
end &230
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91602,0
va (VaSet
)
xt "-49000,-106000,-46200,-105000"
st "rst_top"
blo "-49000,-105200"
tm "WireNameMgr"
)
)
on &485
)
*875 (Wire
uid 91617,0
optionalChildren [
*876 (BdJunction
uid 93009,0
ps "OnConnectorStrategy"
shape (Circle
uid 93010,0
va (VaSet
vasetType 1
)
xt "-42398,-110399,-41598,-109599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 91618,0
va (VaSet
vasetType 3
)
xt "-50250,-110000,17250,-110000"
pts [
"-50250,-110000"
"17250,-110000"
]
)
start &385
end &560
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91622,0
va (VaSet
)
xt "8000,-111000,12100,-110000"
st "clk_idelay"
blo "8000,-110200"
tm "WireNameMgr"
)
)
on &486
)
*877 (Wire
uid 91625,0
optionalChildren [
*878 (BdJunction
uid 93003,0
ps "OnConnectorStrategy"
shape (Circle
uid 93004,0
va (VaSet
vasetType 1
)
xt "-40396,-114399,-39596,-113599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 91626,0
va (VaSet
vasetType 3
)
xt "-50250,-114000,17250,-114000"
pts [
"-50250,-114000"
"17250,-114000"
]
)
start &384
end &561
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91630,0
va (VaSet
)
xt "8000,-115000,9000,-114000"
st "clk"
blo "8000,-114200"
tm "WireNameMgr"
)
)
on &487
)
*879 (Wire
uid 91641,0
shape (OrthoPolyLine
uid 91642,0
va (VaSet
vasetType 3
)
xt "-39996,-113998,-24750,-98000"
pts [
"-39996,-113998"
"-39996,-98000"
"-24750,-98000"
]
)
start &878
end &227
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91646,0
va (VaSet
)
xt "-49000,-115000,-48000,-114000"
st "clk"
blo "-49000,-114200"
tm "WireNameMgr"
)
)
on &487
)
*880 (Wire
uid 91647,0
shape (OrthoPolyLine
uid 91648,0
va (VaSet
vasetType 3
)
xt "-41998,-109999,-24750,-94000"
pts [
"-41998,-109999"
"-41998,-94000"
"-24750,-94000"
]
)
start &876
end &229
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91652,0
va (VaSet
)
xt "-49000,-111000,-44900,-110000"
st "clk_idelay"
blo "-49000,-110200"
tm "WireNameMgr"
)
)
on &486
)
*881 (Wire
uid 91696,0
shape (OrthoPolyLine
uid 91697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-68000,-64000,-58000,-64000"
pts [
"-68000,-64000"
"-58000,-64000"
]
)
start &492
es 0
sat 32
eat 16
sty 1
sl "(i)"
st 0
sf 1
si 0
tg (WTG
uid 91700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91701,0
va (VaSet
)
xt "-68000,-65000,-58100,-64000"
st "ibfi_moddef2_in(i) : (3:0)"
blo "-68000,-64200"
tm "WireNameMgr"
)
)
on &500
)
*882 (Wire
uid 91706,0
shape (OrthoPolyLine
uid 91707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-75000,-64000,-73000,-61000"
pts [
"-75000,-61000"
"-75000,-64000"
"-73000,-64000"
]
)
start &855
end &490
sat 32
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91709,0
va (VaSet
)
xt "-82000,-65000,-74500,-64000"
st "ibfi_moddef2_io(i)"
blo "-82000,-64200"
tm "WireNameMgr"
)
)
on &79
)
*883 (Wire
uid 91718,0
shape (OrthoPolyLine
uid 91719,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-35000,-59000,-24750,-59000"
pts [
"-35000,-59000"
"-24750,-59000"
]
)
start &504
end &232
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 91722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91723,0
va (VaSet
)
xt "-34000,-60000,-26700,-59000"
st "sf_absent_i : (3:0)"
blo "-34000,-59200"
tm "WireNameMgr"
)
)
on &501
)
*884 (Wire
uid 91726,0
shape (OrthoPolyLine
uid 91727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-35000,-58000,-24750,-58000"
pts [
"-35000,-58000"
"-24750,-58000"
]
)
start &504
end &244
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 91730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91731,0
va (VaSet
)
xt "-34000,-59000,-26800,-58000"
st "sf_txfault_i : (3:0)"
blo "-34000,-58200"
tm "WireNameMgr"
)
)
on &502
)
*885 (Wire
uid 91734,0
shape (OrthoPolyLine
uid 91735,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-35000,-60000,-24750,-60000"
pts [
"-35000,-60000"
"-24750,-60000"
]
)
start &504
end &247
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 91738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91739,0
va (VaSet
)
xt "-34000,-61000,-27600,-60000"
st "sfp_los_i : (3:0)"
blo "-34000,-60200"
tm "WireNameMgr"
)
)
on &503
)
*886 (Wire
uid 91788,0
shape (OrthoPolyLine
uid 91789,0
va (VaSet
vasetType 3
)
xt "-8000,-123000,2250,-123000"
pts [
"-8000,-123000"
"2250,-123000"
]
)
start &508
end &513
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91791,0
va (VaSet
)
xt "-8000,-124000,-2800,-123000"
st "ibe_osc0_mi"
blo "-8000,-123200"
tm "WireNameMgr"
)
)
on &517
)
*887 (Wire
uid 91792,0
shape (OrthoPolyLine
uid 91793,0
va (VaSet
vasetType 3
)
xt "11750,-124000,21250,-124000"
pts [
"11750,-124000"
"21250,-124000"
]
)
start &511
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91797,0
va (VaSet
)
xt "13000,-125000,17600,-124000"
st "ibe_clk200"
blo "13000,-124200"
tm "WireNameMgr"
)
)
on &518
)
*888 (Wire
uid 91798,0
shape (OrthoPolyLine
uid 91799,0
va (VaSet
vasetType 3
)
xt "-8000,-124000,2250,-124000"
pts [
"-8000,-124000"
"2250,-124000"
]
)
start &509
end &512
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91801,0
va (VaSet
)
xt "-8000,-125000,-2900,-124000"
st "ibe_osc0_pi"
blo "-8000,-124200"
tm "WireNameMgr"
)
)
on &519
)
*889 (Wire
uid 91888,0
shape (OrthoPolyLine
uid 91889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-42000,17250,-42000"
pts [
"1750,-42000"
"17250,-42000"
]
)
start &233
end &566
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 91892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91893,0
va (VaSet
)
xt "3000,-43000,10400,-42000"
st "sf_mac_stat : (1:0)"
blo "3000,-42200"
tm "WireNameMgr"
)
)
on &521
)
*890 (Wire
uid 91896,0
shape (OrthoPolyLine
uid 91897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-43000,17250,-43000"
pts [
"1750,-43000"
"17250,-43000"
]
)
start &241
end &565
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 91900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91901,0
va (VaSet
)
xt "3000,-44000,10900,-43000"
st "sf_stat_word : (1:0)"
blo "3000,-43200"
tm "WireNameMgr"
)
)
on &520
)
*891 (Wire
uid 91908,0
shape (OrthoPolyLine
uid 91909,0
va (VaSet
vasetType 3
)
xt "1750,-48000,17250,-48000"
pts [
"1750,-48000"
"17250,-48000"
]
)
start &231
end &568
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91913,0
va (VaSet
)
xt "3000,-49000,5200,-48000"
st "rx_ok"
blo "3000,-48200"
tm "WireNameMgr"
)
)
on &523
)
*892 (Wire
uid 91916,0
shape (OrthoPolyLine
uid 91917,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1750,-50000,17250,-50000"
pts [
"1750,-50000"
"17250,-50000"
]
)
start &242
end &567
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 91920,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91921,0
va (VaSet
)
xt "3000,-51000,10100,-50000"
st "sf_syncacq : (1:0)"
blo "3000,-50200"
tm "WireNameMgr"
)
)
on &524
)
*893 (Wire
uid 91924,0
shape (OrthoPolyLine
uid 91925,0
va (VaSet
vasetType 3
)
xt "1750,-49000,17250,-49000"
pts [
"1750,-49000"
"17250,-49000"
]
)
start &248
end &569
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 91928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91929,0
va (VaSet
)
xt "3000,-50000,5200,-49000"
st "tx_ok"
blo "3000,-49200"
tm "WireNameMgr"
)
)
on &522
)
*894 (Wire
uid 92515,0
shape (OrthoPolyLine
uid 92516,0
va (VaSet
vasetType 3
)
xt "106750,-98000,119000,-98000"
pts [
"106750,-98000"
"119000,-98000"
]
)
start &589
end &618
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92518,0
va (VaSet
)
xt "110000,-99000,115300,-98000"
st "ibe_bcot_po"
blo "110000,-98200"
tm "WireNameMgr"
)
)
on &677
)
*895 (Wire
uid 92519,0
shape (OrthoPolyLine
uid 92520,0
va (VaSet
vasetType 3
)
xt "106750,-94000,119000,-94000"
pts [
"106750,-94000"
"119000,-94000"
]
)
start &603
end &622
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92522,0
va (VaSet
)
xt "110000,-95000,114900,-94000"
st "ibe_l1rt_po"
blo "110000,-94200"
tm "WireNameMgr"
)
)
on &678
)
*896 (Wire
uid 92523,0
shape (OrthoPolyLine
uid 92524,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,-83000,118000,-83000"
pts [
"118000,-83000"
"106750,-83000"
]
)
end &584
es 0
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92528,0
va (VaSet
)
xt "110000,-84000,115500,-83000"
st "ibe_dot_mi(i)"
blo "110000,-83200"
tm "WireNameMgr"
)
)
on &679
)
*897 (Wire
uid 92529,0
shape (OrthoPolyLine
uid 92530,0
va (VaSet
vasetType 3
)
xt "106750,-101000,119000,-101000"
pts [
"106750,-101000"
"119000,-101000"
]
)
start &597
end &621
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92532,0
va (VaSet
)
xt "110000,-102000,115500,-101000"
st "ibe_cmdt_mo"
blo "110000,-101200"
tm "WireNameMgr"
)
)
on &680
)
*898 (Wire
uid 92533,0
shape (OrthoPolyLine
uid 92534,0
va (VaSet
vasetType 3
)
xt "106750,-93000,119000,-93000"
pts [
"106750,-93000"
"119000,-93000"
]
)
start &604
end &623
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92536,0
va (VaSet
)
xt "110000,-94000,115000,-93000"
st "ibe_l1rt_mo"
blo "110000,-93200"
tm "WireNameMgr"
)
)
on &681
)
*899 (Wire
uid 92537,0
shape (OrthoPolyLine
uid 92538,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120000,-83000,130000,-83000"
pts [
"130000,-83000"
"120000,-83000"
]
)
start &624
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92542,0
va (VaSet
)
xt "123000,-84000,127700,-83000"
st "ibe_dot_mi"
blo "123000,-83200"
tm "WireNameMgr"
)
)
on &679
)
*900 (Wire
uid 92543,0
shape (OrthoPolyLine
uid 92544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,-84000,118000,-84000"
pts [
"118000,-84000"
"106750,-84000"
]
)
end &583
es 0
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92548,0
va (VaSet
)
xt "110000,-85000,115400,-84000"
st "ibe_dot_pi(i)"
blo "110000,-84200"
tm "WireNameMgr"
)
)
on &682
)
*901 (Wire
uid 92549,0
shape (OrthoPolyLine
uid 92550,0
va (VaSet
vasetType 3
)
xt "67000,-102000,97250,-102000"
pts [
"67000,-102000"
"97250,-102000"
]
)
end &598
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92554,0
va (VaSet
)
xt "85000,-103000,88400,-102000"
st "ibst_com"
blo "85000,-102200"
tm "WireNameMgr"
)
)
on &683
)
*902 (Wire
uid 92555,0
shape (OrthoPolyLine
uid 92556,0
va (VaSet
vasetType 3
)
xt "106750,-102000,119000,-102000"
pts [
"106750,-102000"
"119000,-102000"
]
)
start &596
end &620
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92558,0
va (VaSet
)
xt "110000,-103000,115400,-102000"
st "ibe_cmdt_po"
blo "110000,-102200"
tm "WireNameMgr"
)
)
on &684
)
*903 (Wire
uid 92559,0
shape (OrthoPolyLine
uid 92560,0
va (VaSet
vasetType 3
)
xt "67000,-98000,97250,-98000"
pts [
"67000,-98000"
"97250,-98000"
]
)
end &591
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92564,0
va (VaSet
)
xt "85000,-99000,88300,-98000"
st "ibst_bco"
blo "85000,-98200"
tm "WireNameMgr"
)
)
on &685
)
*904 (Wire
uid 92565,0
shape (OrthoPolyLine
uid 92566,0
va (VaSet
vasetType 3
)
xt "67000,-94000,97250,-94000"
pts [
"67000,-94000"
"97250,-94000"
]
)
end &605
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92570,0
va (VaSet
)
xt "85000,-95000,87600,-94000"
st "ibst_l1"
blo "85000,-94200"
tm "WireNameMgr"
)
)
on &686
)
*905 (Wire
uid 92571,0
shape (OrthoPolyLine
uid 92572,0
va (VaSet
vasetType 3
)
xt "106750,-97000,119000,-97000"
pts [
"106750,-97000"
"119000,-97000"
]
)
start &590
end &619
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92574,0
va (VaSet
)
xt "110000,-98000,115400,-97000"
st "ibe_bcot_mo"
blo "110000,-97200"
tm "WireNameMgr"
)
)
on &687
)
*906 (Wire
uid 92575,0
shape (OrthoPolyLine
uid 92576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120000,-84000,130000,-84000"
pts [
"130000,-84000"
"120000,-84000"
]
)
start &625
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92580,0
va (VaSet
)
xt "123000,-85000,127600,-84000"
st "ibe_dot_pi"
blo "123000,-84200"
tm "WireNameMgr"
)
)
on &682
)
*907 (Wire
uid 92581,0
shape (OrthoPolyLine
uid 92582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,-84000,97250,-84000"
pts [
"97250,-84000"
"82000,-84000"
]
)
start &582
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92586,0
va (VaSet
)
xt "83000,-85000,88100,-84000"
st "ibstt_data(i)"
blo "83000,-84200"
tm "WireNameMgr"
)
)
on &688
)
*908 (Wire
uid 92587,0
shape (OrthoPolyLine
uid 92588,0
va (VaSet
vasetType 3
)
xt "106750,-89000,119000,-89000"
pts [
"106750,-89000"
"119000,-89000"
]
)
start &611
end &616
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92590,0
va (VaSet
)
xt "110000,-90000,116000,-89000"
st "ibe_noiset_mo"
blo "110000,-89200"
tm "WireNameMgr"
)
)
on &689
)
*909 (Wire
uid 92591,0
shape (OrthoPolyLine
uid 92592,0
va (VaSet
vasetType 3
)
xt "106750,-90000,119000,-90000"
pts [
"106750,-90000"
"119000,-90000"
]
)
start &610
end &617
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92594,0
va (VaSet
)
xt "110000,-91000,115900,-90000"
st "ibe_noiset_po"
blo "110000,-90200"
tm "WireNameMgr"
)
)
on &690
)
*910 (Wire
uid 92595,0
shape (OrthoPolyLine
uid 92596,0
va (VaSet
vasetType 3
)
xt "67000,-90000,97250,-90000"
pts [
"67000,-90000"
"97250,-90000"
]
)
end &612
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92600,0
va (VaSet
)
xt "68000,-91000,72400,-90000"
st "ibst_noise"
blo "68000,-90200"
tm "WireNameMgr"
)
)
on &691
)
*911 (Wire
uid 92601,0
shape (OrthoPolyLine
uid 92602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165750,-78000,177000,-78000"
pts [
"177000,-78000"
"165750,-78000"
]
)
end &657
es 0
sat 16
eat 32
sty 1
sl "(ii)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92606,0
va (VaSet
)
xt "169000,-79000,174400,-78000"
st "ibe_do_mi(ii)"
blo "169000,-78200"
tm "WireNameMgr"
)
)
on &692
)
*912 (Wire
uid 92607,0
shape (OrthoPolyLine
uid 92608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179000,-78000,189000,-78000"
pts [
"189000,-78000"
"179000,-78000"
]
)
start &669
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92612,0
va (VaSet
)
xt "182000,-79000,185900,-78000"
st "ibe_do_mi"
blo "182000,-78200"
tm "WireNameMgr"
)
)
on &692
)
*913 (Wire
uid 92613,0
shape (OrthoPolyLine
uid 92614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "165750,-79000,177000,-79000"
pts [
"177000,-79000"
"165750,-79000"
]
)
end &656
es 0
sat 16
eat 32
sty 1
sl "(ii)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92618,0
va (VaSet
)
xt "169000,-80000,174300,-79000"
st "ibe_do_pi(ii)"
blo "169000,-79200"
tm "WireNameMgr"
)
)
on &693
)
*914 (Wire
uid 92619,0
shape (OrthoPolyLine
uid 92620,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179000,-79000,189000,-79000"
pts [
"189000,-79000"
"179000,-79000"
]
)
start &670
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92624,0
va (VaSet
)
xt "182000,-80000,185800,-79000"
st "ibe_do_pi"
blo "182000,-79200"
tm "WireNameMgr"
)
)
on &693
)
*915 (Wire
uid 92625,0
shape (OrthoPolyLine
uid 92626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142000,-79000,156250,-79000"
pts [
"156250,-79000"
"142000,-79000"
]
)
start &655
sat 32
eat 16
sty 1
sl "(ii)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92630,0
va (VaSet
)
xt "143000,-80000,148500,-79000"
st "ibstb_data(ii)"
blo "143000,-79200"
tm "WireNameMgr"
)
)
on &694
)
*916 (Wire
uid 92631,0
shape (OrthoPolyLine
uid 92632,0
va (VaSet
vasetType 3
)
xt "165750,-98000,178000,-98000"
pts [
"165750,-98000"
"178000,-98000"
]
)
start &648
end &661
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92634,0
va (VaSet
)
xt "169000,-99000,174000,-98000"
st "ibe_bco_po"
blo "169000,-98200"
tm "WireNameMgr"
)
)
on &695
)
*917 (Wire
uid 92635,0
shape (OrthoPolyLine
uid 92636,0
va (VaSet
vasetType 3
)
xt "165750,-94000,178000,-94000"
pts [
"165750,-94000"
"178000,-94000"
]
)
start &634
end &665
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92638,0
va (VaSet
)
xt "169000,-95000,173600,-94000"
st "ibe_l1r_po"
blo "169000,-94200"
tm "WireNameMgr"
)
)
on &696
)
*918 (Wire
uid 92639,0
shape (OrthoPolyLine
uid 92640,0
va (VaSet
vasetType 3
)
xt "165750,-101000,178000,-101000"
pts [
"165750,-101000"
"178000,-101000"
]
)
start &642
end &664
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92642,0
va (VaSet
)
xt "169000,-102000,174200,-101000"
st "ibe_cmd_mo"
blo "169000,-101200"
tm "WireNameMgr"
)
)
on &697
)
*919 (Wire
uid 92643,0
shape (OrthoPolyLine
uid 92644,0
va (VaSet
vasetType 3
)
xt "165750,-93000,178000,-93000"
pts [
"165750,-93000"
"178000,-93000"
]
)
start &635
end &666
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92646,0
va (VaSet
)
xt "169000,-94000,173700,-93000"
st "ibe_l1r_mo"
blo "169000,-93200"
tm "WireNameMgr"
)
)
on &698
)
*920 (Wire
uid 92647,0
shape (OrthoPolyLine
uid 92648,0
va (VaSet
vasetType 3
)
xt "143000,-102000,156250,-102000"
pts [
"143000,-102000"
"156250,-102000"
]
)
end &643
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92652,0
va (VaSet
)
xt "144000,-103000,147400,-102000"
st "ibst_com"
blo "144000,-102200"
tm "WireNameMgr"
)
)
on &683
)
*921 (Wire
uid 92653,0
shape (OrthoPolyLine
uid 92654,0
va (VaSet
vasetType 3
)
xt "165750,-102000,178000,-102000"
pts [
"165750,-102000"
"178000,-102000"
]
)
start &641
end &663
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92656,0
va (VaSet
)
xt "169000,-103000,174100,-102000"
st "ibe_cmd_po"
blo "169000,-102200"
tm "WireNameMgr"
)
)
on &699
)
*922 (Wire
uid 92657,0
shape (OrthoPolyLine
uid 92658,0
va (VaSet
vasetType 3
)
xt "143000,-98000,156250,-98000"
pts [
"143000,-98000"
"156250,-98000"
]
)
end &650
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92662,0
va (VaSet
)
xt "144000,-99000,147300,-98000"
st "ibst_bco"
blo "144000,-98200"
tm "WireNameMgr"
)
)
on &685
)
*923 (Wire
uid 92663,0
shape (OrthoPolyLine
uid 92664,0
va (VaSet
vasetType 3
)
xt "143000,-94000,156250,-94000"
pts [
"143000,-94000"
"156250,-94000"
]
)
end &636
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92668,0
va (VaSet
)
xt "144000,-95000,146600,-94000"
st "ibst_l1"
blo "144000,-94200"
tm "WireNameMgr"
)
)
on &686
)
*924 (Wire
uid 92669,0
shape (OrthoPolyLine
uid 92670,0
va (VaSet
vasetType 3
)
xt "165750,-97000,178000,-97000"
pts [
"165750,-97000"
"178000,-97000"
]
)
start &649
end &662
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92672,0
va (VaSet
)
xt "169000,-98000,174100,-97000"
st "ibe_bco_mo"
blo "169000,-97200"
tm "WireNameMgr"
)
)
on &700
)
*925 (Wire
uid 92673,0
shape (OrthoPolyLine
uid 92674,0
va (VaSet
vasetType 3
)
xt "165750,-89000,178000,-89000"
pts [
"165750,-89000"
"178000,-89000"
]
)
start &628
end &668
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92676,0
va (VaSet
)
xt "169000,-90000,174700,-89000"
st "ibe_noise_mo"
blo "169000,-89200"
tm "WireNameMgr"
)
)
on &701
)
*926 (Wire
uid 92677,0
shape (OrthoPolyLine
uid 92678,0
va (VaSet
vasetType 3
)
xt "165750,-90000,178000,-90000"
pts [
"165750,-90000"
"178000,-90000"
]
)
start &627
end &667
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92680,0
va (VaSet
)
xt "169000,-91000,174600,-90000"
st "ibe_noise_po"
blo "169000,-90200"
tm "WireNameMgr"
)
)
on &702
)
*927 (Wire
uid 92681,0
shape (OrthoPolyLine
uid 92682,0
va (VaSet
vasetType 3
)
xt "143000,-90000,156250,-90000"
pts [
"143000,-90000"
"156250,-90000"
]
)
end &629
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92686,0
va (VaSet
)
xt "157000,-91000,161400,-90000"
st "ibst_noise"
blo "157000,-90200"
tm "WireNameMgr"
)
)
on &691
)
*928 (Wire
uid 92687,0
shape (OrthoPolyLine
uid 92688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,-79000,140000,-79000"
pts [
"140000,-79000"
"67000,-79000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92694,0
va (VaSet
)
xt "68000,-80000,75400,-79000"
st "ibstb_data : (23:0)"
blo "68000,-79200"
tm "WireNameMgr"
)
)
on &694
)
*929 (Wire
uid 92695,0
shape (OrthoPolyLine
uid 92696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,-84000,80000,-84000"
pts [
"80000,-84000"
"67000,-84000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92702,0
va (VaSet
)
xt "68000,-85000,75200,-84000"
st "ibstt_data : (23:0)"
blo "68000,-84200"
tm "WireNameMgr"
)
)
on &688
)
*930 (Wire
uid 92807,0
shape (OrthoPolyLine
uid 92808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-54000,97250,-54000"
pts [
"97250,-54000"
"84000,-54000"
]
)
start &160
ss 0
es 0
sat 32
eat 16
sty 1
sl "(PP_DATA0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92814,0
va (VaSet
)
xt "98000,-55000,105700,-54000"
st "ibpp0(PP_DATA0)"
blo "98000,-54200"
tm "WireNameMgr"
)
)
on &703
)
*931 (Wire
uid 92815,0
shape (OrthoPolyLine
uid 92816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-68000,97250,-68000"
pts [
"84000,-68000"
"97250,-68000"
]
)
end &148
sat 16
eat 32
sty 1
sl "(PP_BCO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92822,0
va (VaSet
)
xt "85000,-69000,91800,-68000"
st "ibpp0(PP_BCO)"
blo "85000,-68200"
tm "WireNameMgr"
)
)
on &703
)
*932 (Wire
uid 92823,0
shape (OrthoPolyLine
uid 92824,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,-46000,97250,-46000"
pts [
"83750,-46000"
"97250,-46000"
]
)
end &134
sat 16
eat 32
sty 1
sl "(PP_RESET)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92830,0
va (VaSet
)
xt "85000,-47000,92800,-46000"
st "ibpp0(PP_RESET)"
blo "85000,-46200"
tm "WireNameMgr"
)
)
on &703
)
*933 (Wire
uid 92831,0
optionalChildren [
*934 (BdJunction
uid 92869,0
ps "OnConnectorStrategy"
shape (Circle
uid 92870,0
va (VaSet
vasetType 1
)
xt "95600,-62399,96400,-61599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 92832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-62000,100000,-62000"
pts [
"84000,-62000"
"100000,-62000"
]
)
end &313
es 0
sat 16
eat 32
sty 1
sl "(PP_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92838,0
va (VaSet
)
xt "85000,-63000,91000,-62000"
st "ibpp0(PP_L1)"
blo "85000,-62200"
tm "WireNameMgr"
)
)
on &703
)
*935 (Wire
uid 92839,0
shape (OrthoPolyLine
uid 92840,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,-72000,97250,-72000"
pts [
"83750,-72000"
"97250,-72000"
]
)
end &141
sat 16
eat 32
sty 1
sl "(PP_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92846,0
va (VaSet
)
xt "85000,-73000,91900,-72000"
st "ibpp0(PP_COM)"
blo "85000,-72200"
tm "WireNameMgr"
)
)
on &703
)
*936 (Wire
uid 92847,0
shape (OrthoPolyLine
uid 92848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-58000,97250,-58000"
pts [
"84000,-58000"
"97250,-58000"
]
)
end &155
es 0
sat 16
eat 32
sty 1
sl "(PP_DCLK)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92854,0
va (VaSet
)
xt "85000,-59000,92300,-58000"
st "ibpp0(PP_DCLK)"
blo "85000,-58200"
tm "WireNameMgr"
)
)
on &703
)
*937 (Wire
uid 92855,0
shape (OrthoPolyLine
uid 92856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-50000,97250,-50000"
pts [
"97250,-50000"
"84000,-50000"
]
)
start &167
ss 0
es 0
sat 32
eat 16
sty 1
sl "(PP_DATA1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92862,0
va (VaSet
)
xt "98000,-51000,105700,-50000"
st "ibpp0(PP_DATA1)"
blo "98000,-50200"
tm "WireNameMgr"
)
)
on &703
)
*938 (Wire
uid 92865,0
shape (OrthoPolyLine
uid 92866,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,-63000,100000,-61999"
pts [
"96000,-61999"
"96000,-63000"
"100000,-63000"
]
)
start &934
end &319
sat 32
eat 32
sty 1
sl "(PP_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92868,0
va (VaSet
isHidden 1
)
xt "93000,-64000,99000,-63000"
st "ibpp0(PP_L1)"
blo "93000,-63200"
tm "WireNameMgr"
)
)
on &703
)
*939 (Wire
uid 92871,0
shape (OrthoPolyLine
uid 92872,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,-38000,97250,-38000"
pts [
"83750,-38000"
"97250,-38000"
]
)
end &260
sat 16
eat 32
sty 1
sl "(PP_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92878,0
va (VaSet
)
xt "85000,-39000,91900,-38000"
st "ibpp1(PP_COM)"
blo "85000,-38200"
tm "WireNameMgr"
)
)
on &704
)
*940 (Wire
uid 92879,0
shape (OrthoPolyLine
uid 92880,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,-30000,97250,-30000"
pts [
"83750,-30000"
"97250,-30000"
]
)
end &268
sat 16
eat 32
sty 1
sl "(PP_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92886,0
va (VaSet
)
xt "85000,-31000,91000,-30000"
st "ibpp1(PP_L1)"
blo "85000,-30200"
tm "WireNameMgr"
)
)
on &704
)
*941 (Wire
uid 92887,0
shape (OrthoPolyLine
uid 92888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,-26000,97250,-26000"
pts [
"83750,-26000"
"97250,-26000"
]
)
end &284
sat 16
eat 32
sty 1
sl "(PP_DCLK)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92894,0
va (VaSet
)
xt "85000,-27000,92300,-26000"
st "ibpp1(PP_DCLK)"
blo "85000,-26200"
tm "WireNameMgr"
)
)
on &704
)
*942 (Wire
uid 92895,0
optionalChildren [
*943 (BdJunction
uid 92937,0
ps "OnConnectorStrategy"
shape (Circle
uid 92938,0
va (VaSet
vasetType 1
)
xt "96600,-12399,97400,-11599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 92896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-12000,100000,-12000"
pts [
"84000,-12000"
"100000,-12000"
]
)
end &346
es 0
sat 16
eat 32
sty 1
sl "(PP_RESET)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92902,0
va (VaSet
)
xt "85000,-13000,92800,-12000"
st "ibpp1(PP_RESET)"
blo "85000,-12200"
tm "WireNameMgr"
)
)
on &704
)
*944 (Wire
uid 92903,0
shape (OrthoPolyLine
uid 92904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,-34000,97250,-34000"
pts [
"83750,-34000"
"97250,-34000"
]
)
end &276
sat 16
eat 32
sty 1
sl "(PP_BCO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92910,0
va (VaSet
)
xt "85000,-35000,91800,-34000"
st "ibpp1(PP_BCO)"
blo "85000,-34200"
tm "WireNameMgr"
)
)
on &704
)
*945 (Wire
uid 92911,0
shape (OrthoPolyLine
uid 92912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-18000,97250,-18000"
pts [
"97250,-18000"
"84000,-18000"
]
)
start &299
ss 0
es 0
sat 32
eat 16
sty 1
sl "(PP_DATA1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92918,0
va (VaSet
)
xt "98000,-19000,105700,-18000"
st "ibpp1(PP_DATA1)"
blo "98000,-18200"
tm "WireNameMgr"
)
)
on &704
)
*946 (Wire
uid 92919,0
shape (OrthoPolyLine
uid 92920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,-22000,97250,-22000"
pts [
"97250,-22000"
"84000,-22000"
]
)
start &290
ss 0
es 0
sat 32
eat 16
sty 1
sl "(PP_DATA0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92926,0
va (VaSet
)
xt "98000,-23000,105700,-22000"
st "ibpp1(PP_DATA0)"
blo "98000,-22200"
tm "WireNameMgr"
)
)
on &704
)
*947 (Wire
uid 92933,0
shape (OrthoPolyLine
uid 92934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "97000,-13000,100000,-11999"
pts [
"97000,-11999"
"97000,-13000"
"100000,-13000"
]
)
start &943
end &352
sat 32
eat 32
sty 1
sl "(PP_RESET)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92936,0
va (VaSet
isHidden 1
)
xt "91000,-14000,98800,-13000"
st "ibpp1(PP_RESET)"
blo "91000,-13200"
tm "WireNameMgr"
)
)
on &704
)
*948 (Wire
uid 92941,0
shape (OrthoPolyLine
uid 92942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-72000,62000,-72000"
pts [
"53750,-72000"
"62000,-72000"
]
)
start &570
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92946,0
va (VaSet
)
xt "55000,-73000,60100,-72000"
st "ibpp0 : (7:0)"
blo "55000,-72200"
tm "WireNameMgr"
)
)
on &703
)
*949 (Wire
uid 92949,0
shape (OrthoPolyLine
uid 92950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-38000,62000,-38000"
pts [
"53750,-38000"
"62000,-38000"
]
)
start &571
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92954,0
va (VaSet
)
xt "55000,-39000,60100,-38000"
st "ibpp1 : (7:0)"
blo "55000,-38200"
tm "WireNameMgr"
)
)
on &704
)
*950 (Wire
uid 92957,0
shape (OrthoPolyLine
uid 92958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-84000,62000,-84000"
pts [
"62000,-84000"
"53750,-84000"
]
)
end &576
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92962,0
va (VaSet
)
xt "55000,-85000,61200,-84000"
st "dummyt : (23:0)"
blo "55000,-84200"
tm "WireNameMgr"
)
)
on &705
)
*951 (Wire
uid 92967,0
shape (OrthoPolyLine
uid 92968,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-79000,62000,-79000"
pts [
"62000,-79000"
"53750,-79000"
]
)
end &577
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92972,0
va (VaSet
)
xt "55000,-80000,61400,-79000"
st "dummyb : (23:0)"
blo "55000,-79200"
tm "WireNameMgr"
)
)
on &706
)
*952 (Wire
uid 92981,0
shape (OrthoPolyLine
uid 92982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,53000,94000,53000"
pts [
"53750,53000"
"94000,53000"
]
)
start &529
end &708
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 92985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92986,0
va (VaSet
)
xt "86000,52000,93200,53000"
st "idc_p5_io : (31:0)"
blo "86000,52800"
tm "WireNameMgr"
)
)
on &707
)
*953 (Wire
uid 92995,0
shape (OrthoPolyLine
uid 92996,0
va (VaSet
vasetType 3
)
xt "-43000,-105000,17250,-105000"
pts [
"-43000,-105000"
"17250,-105000"
]
)
start &874
end &575
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 92999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93000,0
va (VaSet
)
xt "8000,-106000,10800,-105000"
st "rst_top"
blo "8000,-105200"
tm "WireNameMgr"
)
)
on &485
)
*954 (Wire
uid 93128,0
shape (OrthoPolyLine
uid 93129,0
va (VaSet
vasetType 3
)
xt "-144000,-67000,-133750,-67000"
pts [
"-144000,-67000"
"-133750,-67000"
]
)
start &720
end &724
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93131,0
va (VaSet
)
xt "-144000,-68000,-138400,-67000"
st "clk_mgt1a_mi"
blo "-144000,-67200"
tm "WireNameMgr"
)
)
on &731
)
*955 (Wire
uid 93132,0
shape (OrthoPolyLine
uid 93133,0
va (VaSet
vasetType 3
)
xt "-144000,-68000,-133750,-68000"
pts [
"-144000,-68000"
"-133750,-68000"
]
)
start &719
end &725
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93135,0
va (VaSet
)
xt "-144000,-69000,-138500,-68000"
st "clk_mgt1a_pi"
blo "-144000,-68200"
tm "WireNameMgr"
)
)
on &732
)
*956 (Wire
uid 93140,0
shape (OrthoPolyLine
uid 93141,0
va (VaSet
vasetType 3
)
xt "-117250,-68000,-108000,-68000"
pts [
"-117250,-68000"
"-108000,-68000"
]
)
start &722
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93145,0
va (VaSet
)
xt "-116000,-69000,-113100,-68000"
st "refclk1a"
blo "-116000,-68200"
tm "WireNameMgr"
)
)
on &733
)
*957 (Wire
uid 93146,0
shape (OrthoPolyLine
uid 93147,0
va (VaSet
vasetType 3
)
xt "-144000,-61000,-133750,-61000"
pts [
"-144000,-61000"
"-133750,-61000"
]
)
start &709
end &714
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93149,0
va (VaSet
)
xt "-144000,-62000,-138400,-61000"
st "clk_mgt1b_pi"
blo "-144000,-61200"
tm "WireNameMgr"
)
)
on &736
)
*958 (Wire
uid 93150,0
shape (OrthoPolyLine
uid 93151,0
va (VaSet
vasetType 3
)
xt "-144000,-60000,-133750,-60000"
pts [
"-144000,-60000"
"-133750,-60000"
]
)
start &718
end &713
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93153,0
va (VaSet
)
xt "-144000,-61000,-138300,-60000"
st "clk_mgt1b_mi"
blo "-144000,-60200"
tm "WireNameMgr"
)
)
on &734
)
*959 (Wire
uid 93154,0
shape (OrthoPolyLine
uid 93155,0
va (VaSet
vasetType 3
)
xt "-117250,-60000,-108000,-60000"
pts [
"-117250,-60000"
"-108000,-60000"
]
)
start &712
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93159,0
va (VaSet
)
xt "-116000,-61000,-113000,-60000"
st "refclk1b"
blo "-116000,-60200"
tm "WireNameMgr"
)
)
on &735
)
*960 (Wire
uid 93377,0
shape (OrthoPolyLine
uid 93378,0
va (VaSet
vasetType 3
)
xt "-109000,-107000,-102750,-107000"
pts [
"-109000,-107000"
"-102750,-107000"
]
)
end &477
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 93381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93382,0
va (VaSet
)
xt "-108000,-108000,-105000,-107000"
st "refclk0b"
blo "-108000,-107200"
tm "WireNameMgr"
)
)
on &481
)
*961 (Wire
uid 93383,0
shape (OrthoPolyLine
uid 93384,0
va (VaSet
vasetType 3
)
xt "-117250,-82000,-24750,-82000"
pts [
"-117250,-82000"
"-24750,-82000"
]
)
start &84
end &188
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 93387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 93388,0
va (VaSet
)
xt "-116000,-83000,-113100,-82000"
st "refclk0a"
blo "-116000,-82200"
tm "WireNameMgr"
)
)
on &737
)
*962 (Wire
uid 94014,0
shape (OrthoPolyLine
uid 94015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,50000,63000,50000"
pts [
"53750,50000"
"63000,50000"
]
)
start &526
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 94018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94019,0
va (VaSet
)
xt "55000,49000,65300,50000"
st "unused_idc_p2_io : (31:0)"
blo "55000,49800"
tm "WireNameMgr"
)
)
on &743
)
*963 (Wire
uid 94020,0
shape (OrthoPolyLine
uid 94021,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,51000,63000,51000"
pts [
"53750,51000"
"63000,51000"
]
)
start &527
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 94024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94025,0
va (VaSet
)
xt "55000,50000,65300,51000"
st "unused_idc_p3_io : (31:0)"
blo "55000,50800"
tm "WireNameMgr"
)
)
on &744
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *964 (PackageList
uid 2412,0
stg "VerticalLayoutStrategy"
textVec [
*965 (Text
uid 2413,0
va (VaSet
font "courier,8,1"
)
xt "-49000,24100,-42500,25000"
st "Package List"
blo "-49000,24800"
)
*966 (MLText
uid 2414,0
va (VaSet
)
xt "-49000,25000,-36900,35000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
library UNISIM;
use UNISIM.Vcomponents.all;
library utils;
use utils.pkg_types.all;
use work.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2415,0
stg "VerticalLayoutStrategy"
textVec [
*967 (Text
uid 2416,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,84375,29200,85375"
st "Compiler Directives"
blo "21000,85175"
)
*968 (Text
uid 2417,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,85375,30500,86375"
st "Pre-module directives:"
blo "21000,86175"
)
*969 (MLText
uid 2418,0
va (VaSet
isHidden 1
)
xt "21000,86375,28800,88375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*970 (Text
uid 2419,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,88375,31000,89375"
st "Post-module directives:"
blo "21000,89175"
)
*971 (MLText
uid 2420,0
va (VaSet
isHidden 1
)
xt "21000,84375,21000,84375"
tm "BdCompilerDirectivesTextMgr"
)
*972 (Text
uid 2421,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,89375,30600,90375"
st "End-module directives:"
blo "21000,90175"
)
*973 (MLText
uid 2422,0
va (VaSet
isHidden 1
)
xt "21000,90375,21000,90375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "55370,17455,128404,71768"
cachedDiagramExtent "-251750,-135000,195900,282575"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-143000,-114000"
lastUid 94045,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*974 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*975 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*976 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*977 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*978 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*979 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*980 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*981 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*982 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*983 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*984 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*985 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*986 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*987 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*988 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*989 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*990 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*991 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*992 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*993 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*994 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,84375,20500,85375"
st "Declarations"
blo "15000,85175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,85375,17400,86375"
st "Ports:"
blo "15000,86175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,279575,18700,280575"
st "Pre User:"
blo "15000,280375"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,84375,35000,90375"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,280575,22200,281575"
st "Diagram Signals:"
blo "15000,281375"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,281575,19700,282575"
st "Post User:"
blo "15000,282375"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,84375,32700,86775"
st "attribute KEEP : string;
attribute KEEP of clk : signal is \"true\";"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 1305,0
usingSuid 1
emptyRow *995 (LEmptyRow
)
uid 2425,0
optionalChildren [
*996 (RefLabelRowHdr
)
*997 (TitleRowHdr
)
*998 (FilterRowHdr
)
*999 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1000 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1001 (GroupColHdr
tm "GroupColHdrMgr"
)
*1002 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1003 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1004 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1005 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1006 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1007 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1008 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 2118,0
)
*1009 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 2120,0
)
*1010 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 31
suid 66,0
)
)
uid 2248,0
)
*1011 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 32
suid 67,0
)
)
uid 2250,0
)
*1012 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 33
suid 69,0
)
)
uid 2254,0
)
*1013 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 4
suid 71,0
)
)
uid 2258,0
)
*1014 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 72,0
)
)
uid 2260,0
)
*1015 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 8
suid 75,0
)
)
uid 2266,0
)
*1016 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
suid 76,0
)
)
uid 2268,0
)
*1017 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 13
suid 80,0
)
)
uid 2276,0
)
*1018 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 14
suid 81,0
)
)
uid 2278,0
)
*1019 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 15
suid 82,0
)
)
uid 2280,0
)
*1020 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 17
suid 84,0
)
)
uid 2284,0
)
*1021 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 18
suid 85,0
)
)
uid 2286,0
)
*1022 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 20
suid 111,0
)
)
uid 2338,0
)
*1023 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 22
suid 112,0
)
)
uid 2340,0
)
*1024 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 23
suid 113,0
)
)
uid 2342,0
)
*1025 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 24
suid 120,0
)
)
uid 2356,0
)
*1026 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 26
suid 122,0
)
)
uid 2360,0
)
*1027 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 27
suid 123,0
)
)
uid 2362,0
)
*1028 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 28
suid 124,0
)
)
uid 2364,0
)
*1029 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 29
suid 125,0
)
)
uid 2366,0
)
*1030 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 30
suid 126,0
)
)
uid 2368,0
)
*1031 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 25
suid 154,0
)
)
uid 3017,0
)
*1032 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 10
suid 160,0
)
)
uid 3622,0
)
*1033 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 7
suid 161,0
)
)
uid 3624,0
)
*1034 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_dv_ctl_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 12
suid 175,0
)
)
uid 6432,0
)
*1035 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_clk_rxc_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 11
suid 176,0
)
)
uid 6434,0
)
*1036 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_en_ctl_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 16
suid 177,0
)
)
uid 6436,0
)
*1037 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_gtxclk_txc_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 6
suid 178,0
)
)
uid 6438,0
)
*1038 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 41
suid 179,0
)
)
uid 6905,0
)
*1039 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_moddef1_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 36
suid 180,0
)
)
uid 6907,0
)
*1040 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 40
suid 181,0
)
)
uid 6909,0
)
*1041 (LeafLogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ibfi_moddef2_io"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 37
suid 182,0
)
)
uid 6911,0
)
*1042 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 38
suid 184,0
)
)
uid 6915,0
)
*1043 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 39
suid 185,0
)
)
uid 6917,0
)
*1044 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 42
suid 278,0
)
)
uid 8495,0
)
*1045 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 106
suid 279,0
)
)
uid 9063,0
)
*1046 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
o 105
suid 280,0
)
)
uid 9097,0
)
*1047 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 43
suid 388,0
)
)
uid 12561,0
)
*1048 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_tx_clk_i"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 44
suid 389,0
)
)
uid 14154,0
)
*1049 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_reset_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 45
suid 416,0
)
)
uid 18391,0
scheme 0
)
*1050 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_reset_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 46
suid 417,0
)
)
uid 18393,0
scheme 0
)
*1051 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibpp_ido0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 51
suid 422,0
)
)
uid 18403,0
scheme 0
)
*1052 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibpp_ido0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 52
suid 423,0
)
)
uid 18405,0
scheme 0
)
*1053 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibpp_ido1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 53
suid 424,0
)
)
uid 18407,0
scheme 0
)
*1054 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibpp_ido1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 54
suid 425,0
)
)
uid 18409,0
scheme 0
)
*1055 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_bc_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 57
suid 428,0
)
)
uid 18415,0
scheme 0
)
*1056 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_bc_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 58
suid 429,0
)
)
uid 18417,0
scheme 0
)
*1057 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 104
suid 558,0
)
)
uid 38778,0
)
*1058 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_ulogic"
o 112
suid 559,0
)
)
uid 39394,0
)
*1059 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_col_i"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 3
suid 824,0
)
)
uid 52757,0
)
*1060 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 109
suid 827,0
)
)
uid 53483,0
)
*1061 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof"
t "std_logic"
o 107
suid 828,0
)
)
uid 53485,0
)
*1062 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof"
t "std_logic"
o 108
suid 829,0
)
)
uid 53487,0
)
*1063 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 110
suid 830,0
)
)
uid 53489,0
)
*1064 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 111
suid 831,0
)
)
uid 53491,0
)
*1065 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 114
suid 997,0
)
)
uid 71545,0
)
*1066 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 113
suid 998,0
)
)
uid 71547,0
)
*1067 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 62
suid 1043,0
)
)
uid 72886,0
)
*1068 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 64
suid 1044,0
)
)
uid 72888,0
)
*1069 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_l1_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 61
suid 1062,0
)
)
uid 73095,0
)
*1070 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_l1_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 63
suid 1063,0
)
)
uid 73097,0
)
*1071 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibag_id0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 65
suid 1078,0
)
)
uid 74125,0
)
*1072 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibag_id0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 66
suid 1079,0
)
)
uid 74127,0
)
*1073 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 69
suid 1085,0
)
)
uid 74139,0
)
*1074 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 70
suid 1086,0
)
)
uid 74141,0
)
*1075 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_dclk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 73
suid 1088,0
)
)
uid 74151,0
)
*1076 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_dclk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 74
suid 1089,0
)
)
uid 74153,0
)
*1077 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibag_id1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 67
suid 1094,0
)
)
uid 75087,0
)
*1078 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibag_id1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 68
suid 1095,0
)
)
uid 75089,0
)
*1079 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "macaddress"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 115
suid 1114,0
)
)
uid 82007,0
)
*1080 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 116
suid 1124,0
)
)
uid 82511,0
)
*1081 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 117
suid 1126,0
)
)
uid 82515,0
)
*1082 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof"
t "std_logic"
o 118
suid 1127,0
)
)
uid 82517,0
)
*1083 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifo_rst"
t "std_logic"
o 119
suid 1129,0
)
)
uid 82521,0
)
*1084 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof"
t "std_logic"
o 120
suid 1130,0
)
)
uid 82523,0
)
*1085 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 121
suid 1131,0
)
)
uid 82525,0
)
*1086 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_fifo_rst"
t "std_logic"
o 122
suid 1133,0
)
)
uid 82529,0
)
*1087 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 123
suid 1135,0
)
)
uid 83083,0
)
*1088 (LeafLogPort
port (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 71
suid 1136,0
)
)
uid 83227,0
)
*1089 (LeafLogPort
port (LogicalPort
decl (Decl
n "ib_testlemo_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 72
suid 1162,0
)
)
uid 85520,0
)
*1090 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_ext"
t "std_logic"
o 124
suid 1164,0
)
)
uid 85522,0
)
*1091 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40_ext_sel"
t "std_logic"
o 125
suid 1166,0
)
)
uid 85536,0
)
*1092 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 55
suid 1181,0
)
)
uid 89206,0
)
*1093 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 56
suid 1182,0
)
)
uid 89208,0
)
*1094 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 50
suid 1183,0
)
)
uid 89210,0
)
*1095 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 49
suid 1184,0
)
)
uid 89212,0
)
*1096 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 47
suid 1187,0
)
)
uid 89214,0
)
*1097 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 48
suid 1188,0
)
)
uid 89216,0
)
*1098 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ibfi_moddef2_out"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 127
suid 1194,0
)
)
uid 89917,0
)
*1099 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ibfi_moddef2_t"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 128
suid 1195,0
)
)
uid 89919,0
)
*1100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "marv_md_out"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 129
suid 1199,0
)
)
uid 90032,0
)
*1101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "marv_md_t"
t "std_logic"
eolc "-- ETH_MDIO"
preAdd 0
posAdd 0
o 130
suid 1200,0
)
)
uid 90034,0
)
*1102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_usb_ready"
t "std_logic"
o 126
suid 1202,0
)
)
uid 90253,0
)
*1103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_ready"
t "std_logic"
o 131
suid 1213,0
)
)
uid 90498,0
)
*1104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_not_ready"
t "std_logic"
o 132
suid 1214,0
)
)
uid 90500,0
)
*1105 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_res_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 60
suid 1221,0
)
)
uid 91065,0
)
*1106 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_res_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 59
suid 1222,0
)
)
uid 91067,0
)
*1107 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 35
suid 1223,0
)
)
uid 91232,0
)
*1108 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 34
suid 1224,0
)
)
uid 91234,0
)
*1109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk0b"
t "std_logic"
o 133
suid 1225,0
)
)
uid 91603,0
)
*1110 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 75
suid 1226,0
)
)
uid 91605,0
)
*1111 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 76
suid 1227,0
)
)
uid 91607,0
)
*1112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk156"
t "std_logic"
o 134
suid 1228,0
)
)
uid 91609,0
)
*1113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_top"
t "std_logic"
o 135
suid 1231,0
)
)
uid 91653,0
)
*1114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_idelay"
t "std_logic"
o 136
suid 1232,0
)
)
uid 91655,0
)
*1115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 137
suid 1234,0
)
)
uid 91657,0
)
*1116 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ibfi_moddef2_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 138
suid 1238,0
)
)
uid 91714,0
)
*1117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 139
suid 1239,0
)
)
uid 91749,0
)
*1118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 140
suid 1240,0
)
)
uid 91751,0
)
*1119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 141
suid 1241,0
)
)
uid 91753,0
)
*1120 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 77
suid 1242,0
)
)
uid 91808,0
)
*1121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_clk200"
t "std_logic"
o 142
suid 1243,0
)
)
uid 91810,0
)
*1122 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 78
suid 1244,0
)
)
uid 91812,0
)
*1123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 144
suid 1247,0
)
)
uid 92153,0
)
*1124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 143
suid 1248,0
)
)
uid 92155,0
)
*1125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ok"
t "std_logic"
o 147
suid 1252,0
)
)
uid 92157,0
)
*1126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ok"
t "std_logic"
o 145
suid 1253,0
)
)
uid 92159,0
)
*1127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_syncacq"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 146
suid 1254,0
)
)
uid 92161,0
)
*1128 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 79
suid 1256,0
)
)
uid 92755,0
)
*1129 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 80
suid 1257,0
)
)
uid 92757,0
)
*1130 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 81
suid 1258,0
)
)
uid 92759,0
)
*1131 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 82
suid 1259,0
)
)
uid 92761,0
)
*1132 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 83
suid 1260,0
)
)
uid 92763,0
)
*1133 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 84
suid 1261,0
)
)
uid 92765,0
)
*1134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_com"
t "std_logic"
o 148
suid 1262,0
)
)
uid 92767,0
)
*1135 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 85
suid 1263,0
)
)
uid 92769,0
)
*1136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_bco"
t "std_logic"
o 149
suid 1264,0
)
)
uid 92771,0
)
*1137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_l1"
t "std_logic"
o 150
suid 1265,0
)
)
uid 92773,0
)
*1138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 86
suid 1266,0
)
)
uid 92775,0
)
*1139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibstt_data"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 151
suid 1267,0
)
)
uid 92777,0
)
*1140 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 87
suid 1268,0
)
)
uid 92779,0
)
*1141 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 88
suid 1269,0
)
)
uid 92781,0
)
*1142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibst_noise"
t "std_ulogic"
o 152
suid 1270,0
)
)
uid 92783,0
)
*1143 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibe_do_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 89
suid 1271,0
)
)
uid 92785,0
)
*1144 (LeafLogPort
port (LogicalPort
decl (Decl
n "ibe_do_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 90
suid 1272,0
)
)
uid 92787,0
)
*1145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibstb_data"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 153
suid 1273,0
)
)
uid 92789,0
)
*1146 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 91
suid 1274,0
)
)
uid 92791,0
)
*1147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 92
suid 1275,0
)
)
uid 92793,0
)
*1148 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmd_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 93
suid 1276,0
)
)
uid 92795,0
)
*1149 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1r_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 94
suid 1277,0
)
)
uid 92797,0
)
*1150 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmd_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 95
suid 1278,0
)
)
uid 92799,0
)
*1151 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 96
suid 1279,0
)
)
uid 92801,0
)
*1152 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noise_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 97
suid 1280,0
)
)
uid 92803,0
)
*1153 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 98
suid 1281,0
)
)
uid 92805,0
)
*1154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 154
suid 1282,0
)
)
uid 92929,0
)
*1155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 155
suid 1283,0
)
)
uid 92931,0
)
*1156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dummyt"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 156
suid 1287,0
)
)
uid 92975,0
)
*1157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dummyb"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 157
suid 1289,0
)
)
uid 92977,0
)
*1158 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 99
suid 1290,0
)
)
uid 92993,0
)
*1159 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 100
suid 1291,0
)
)
uid 93188,0
)
*1160 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 101
suid 1292,0
)
)
uid 93190,0
)
*1161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk1a"
t "std_logic"
o 158
suid 1294,0
)
)
uid 93192,0
)
*1162 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 102
suid 1295,0
)
)
uid 93194,0
)
*1163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk1b"
t "std_logic"
o 159
suid 1296,0
)
)
uid 93196,0
)
*1164 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 103
suid 1299,0
)
)
uid 93198,0
)
*1165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "refclk0a"
t "std_logic"
o 160
suid 1301,0
)
)
uid 93399,0
)
*1166 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "unused_idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 19
suid 1304,0
)
)
uid 94042,0
)
*1167 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "unused_idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 21
suid 1305,0
)
)
uid 94044,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2438,0
optionalChildren [
*1168 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1169 (MRCItem
litem &995
pos 160
dimension 20
)
uid 2440,0
optionalChildren [
*1170 (MRCItem
litem &996
pos 0
dimension 20
uid 2441,0
)
*1171 (MRCItem
litem &997
pos 1
dimension 23
uid 2442,0
)
*1172 (MRCItem
litem &998
pos 2
hidden 1
dimension 20
uid 2443,0
)
*1173 (MRCItem
litem &1008
pos 0
dimension 20
uid 2119,0
)
*1174 (MRCItem
litem &1009
pos 1
dimension 20
uid 2121,0
)
*1175 (MRCItem
litem &1010
pos 27
dimension 20
uid 2249,0
)
*1176 (MRCItem
litem &1011
pos 28
dimension 20
uid 2251,0
)
*1177 (MRCItem
litem &1012
pos 29
dimension 20
uid 2255,0
)
*1178 (MRCItem
litem &1013
pos 2
dimension 20
uid 2259,0
)
*1179 (MRCItem
litem &1014
pos 3
dimension 20
uid 2261,0
)
*1180 (MRCItem
litem &1015
pos 7
dimension 20
uid 2267,0
)
*1181 (MRCItem
litem &1016
pos 6
dimension 20
uid 2269,0
)
*1182 (MRCItem
litem &1017
pos 11
dimension 20
uid 2277,0
)
*1183 (MRCItem
litem &1018
pos 12
dimension 20
uid 2279,0
)
*1184 (MRCItem
litem &1019
pos 13
dimension 20
uid 2281,0
)
*1185 (MRCItem
litem &1020
pos 15
dimension 20
uid 2285,0
)
*1186 (MRCItem
litem &1021
pos 16
dimension 20
uid 2287,0
)
*1187 (MRCItem
litem &1022
pos 17
dimension 20
uid 2339,0
)
*1188 (MRCItem
litem &1023
pos 18
dimension 20
uid 2341,0
)
*1189 (MRCItem
litem &1024
pos 19
dimension 20
uid 2343,0
)
*1190 (MRCItem
litem &1025
pos 20
dimension 20
uid 2357,0
)
*1191 (MRCItem
litem &1026
pos 22
dimension 20
uid 2361,0
)
*1192 (MRCItem
litem &1027
pos 23
dimension 20
uid 2363,0
)
*1193 (MRCItem
litem &1028
pos 24
dimension 20
uid 2365,0
)
*1194 (MRCItem
litem &1029
pos 25
dimension 20
uid 2367,0
)
*1195 (MRCItem
litem &1030
pos 26
dimension 20
uid 2369,0
)
*1196 (MRCItem
litem &1031
pos 21
dimension 20
uid 3018,0
)
*1197 (MRCItem
litem &1032
pos 8
dimension 20
uid 3623,0
)
*1198 (MRCItem
litem &1033
pos 5
dimension 20
uid 3625,0
)
*1199 (MRCItem
litem &1034
pos 10
dimension 20
uid 6433,0
)
*1200 (MRCItem
litem &1035
pos 9
dimension 20
uid 6435,0
)
*1201 (MRCItem
litem &1036
pos 14
dimension 20
uid 6437,0
)
*1202 (MRCItem
litem &1037
pos 4
dimension 20
uid 6439,0
)
*1203 (MRCItem
litem &1038
pos 35
dimension 20
uid 6906,0
)
*1204 (MRCItem
litem &1039
pos 30
dimension 20
uid 6908,0
)
*1205 (MRCItem
litem &1040
pos 34
dimension 20
uid 6910,0
)
*1206 (MRCItem
litem &1041
pos 31
dimension 20
uid 6912,0
)
*1207 (MRCItem
litem &1042
pos 32
dimension 20
uid 6916,0
)
*1208 (MRCItem
litem &1043
pos 33
dimension 20
uid 6918,0
)
*1209 (MRCItem
litem &1044
pos 36
dimension 20
uid 8496,0
)
*1210 (MRCItem
litem &1045
pos 102
dimension 20
uid 9064,0
)
*1211 (MRCItem
litem &1046
pos 101
dimension 20
uid 9098,0
)
*1212 (MRCItem
litem &1047
pos 37
dimension 20
uid 12562,0
)
*1213 (MRCItem
litem &1048
pos 38
dimension 20
uid 14153,0
)
*1214 (MRCItem
litem &1049
pos 39
dimension 20
uid 18392,0
)
*1215 (MRCItem
litem &1050
pos 40
dimension 20
uid 18394,0
)
*1216 (MRCItem
litem &1051
pos 41
dimension 20
uid 18404,0
)
*1217 (MRCItem
litem &1052
pos 42
dimension 20
uid 18406,0
)
*1218 (MRCItem
litem &1053
pos 43
dimension 20
uid 18408,0
)
*1219 (MRCItem
litem &1054
pos 44
dimension 20
uid 18410,0
)
*1220 (MRCItem
litem &1055
pos 45
dimension 20
uid 18416,0
)
*1221 (MRCItem
litem &1056
pos 46
dimension 20
uid 18418,0
)
*1222 (MRCItem
litem &1057
pos 103
dimension 20
uid 38779,0
)
*1223 (MRCItem
litem &1058
pos 104
dimension 20
uid 39395,0
)
*1224 (MRCItem
litem &1059
pos 47
dimension 20
uid 52758,0
)
*1225 (MRCItem
litem &1060
pos 105
dimension 20
uid 53484,0
)
*1226 (MRCItem
litem &1061
pos 106
dimension 20
uid 53486,0
)
*1227 (MRCItem
litem &1062
pos 107
dimension 20
uid 53488,0
)
*1228 (MRCItem
litem &1063
pos 108
dimension 20
uid 53490,0
)
*1229 (MRCItem
litem &1064
pos 109
dimension 20
uid 53492,0
)
*1230 (MRCItem
litem &1065
pos 110
dimension 20
uid 71546,0
)
*1231 (MRCItem
litem &1066
pos 111
dimension 20
uid 71548,0
)
*1232 (MRCItem
litem &1067
pos 48
dimension 20
uid 72887,0
)
*1233 (MRCItem
litem &1068
pos 49
dimension 20
uid 72889,0
)
*1234 (MRCItem
litem &1069
pos 50
dimension 20
uid 73096,0
)
*1235 (MRCItem
litem &1070
pos 51
dimension 20
uid 73098,0
)
*1236 (MRCItem
litem &1071
pos 52
dimension 20
uid 74126,0
)
*1237 (MRCItem
litem &1072
pos 53
dimension 20
uid 74128,0
)
*1238 (MRCItem
litem &1073
pos 54
dimension 20
uid 74140,0
)
*1239 (MRCItem
litem &1074
pos 55
dimension 20
uid 74142,0
)
*1240 (MRCItem
litem &1075
pos 60
dimension 20
uid 74152,0
)
*1241 (MRCItem
litem &1076
pos 61
dimension 20
uid 74154,0
)
*1242 (MRCItem
litem &1077
pos 56
dimension 20
uid 75088,0
)
*1243 (MRCItem
litem &1078
pos 57
dimension 20
uid 75090,0
)
*1244 (MRCItem
litem &1079
pos 112
dimension 20
uid 82008,0
)
*1245 (MRCItem
litem &1080
pos 113
dimension 20
uid 82512,0
)
*1246 (MRCItem
litem &1081
pos 114
dimension 20
uid 82516,0
)
*1247 (MRCItem
litem &1082
pos 115
dimension 20
uid 82518,0
)
*1248 (MRCItem
litem &1083
pos 116
dimension 20
uid 82522,0
)
*1249 (MRCItem
litem &1084
pos 117
dimension 20
uid 82524,0
)
*1250 (MRCItem
litem &1085
pos 118
dimension 20
uid 82526,0
)
*1251 (MRCItem
litem &1086
pos 119
dimension 20
uid 82530,0
)
*1252 (MRCItem
litem &1087
pos 120
dimension 20
uid 83084,0
)
*1253 (MRCItem
litem &1088
pos 58
dimension 20
uid 83228,0
)
*1254 (MRCItem
litem &1089
pos 59
dimension 20
uid 85521,0
)
*1255 (MRCItem
litem &1090
pos 121
dimension 20
uid 85523,0
)
*1256 (MRCItem
litem &1091
pos 122
dimension 20
uid 85537,0
)
*1257 (MRCItem
litem &1092
pos 62
dimension 20
uid 89207,0
)
*1258 (MRCItem
litem &1093
pos 63
dimension 20
uid 89209,0
)
*1259 (MRCItem
litem &1094
pos 64
dimension 20
uid 89211,0
)
*1260 (MRCItem
litem &1095
pos 65
dimension 20
uid 89213,0
)
*1261 (MRCItem
litem &1096
pos 66
dimension 20
uid 89215,0
)
*1262 (MRCItem
litem &1097
pos 67
dimension 20
uid 89217,0
)
*1263 (MRCItem
litem &1098
pos 123
dimension 20
uid 89918,0
)
*1264 (MRCItem
litem &1099
pos 124
dimension 20
uid 89920,0
)
*1265 (MRCItem
litem &1100
pos 125
dimension 20
uid 90033,0
)
*1266 (MRCItem
litem &1101
pos 126
dimension 20
uid 90035,0
)
*1267 (MRCItem
litem &1102
pos 127
dimension 20
uid 90254,0
)
*1268 (MRCItem
litem &1103
pos 128
dimension 20
uid 90499,0
)
*1269 (MRCItem
litem &1104
pos 129
dimension 20
uid 90501,0
)
*1270 (MRCItem
litem &1105
pos 68
dimension 20
uid 91066,0
)
*1271 (MRCItem
litem &1106
pos 69
dimension 20
uid 91068,0
)
*1272 (MRCItem
litem &1107
pos 70
dimension 20
uid 91233,0
)
*1273 (MRCItem
litem &1108
pos 71
dimension 20
uid 91235,0
)
*1274 (MRCItem
litem &1109
pos 130
dimension 20
uid 91604,0
)
*1275 (MRCItem
litem &1110
pos 72
dimension 20
uid 91606,0
)
*1276 (MRCItem
litem &1111
pos 73
dimension 20
uid 91608,0
)
*1277 (MRCItem
litem &1112
pos 131
dimension 20
uid 91610,0
)
*1278 (MRCItem
litem &1113
pos 132
dimension 20
uid 91654,0
)
*1279 (MRCItem
litem &1114
pos 133
dimension 20
uid 91656,0
)
*1280 (MRCItem
litem &1115
pos 134
dimension 20
uid 91658,0
)
*1281 (MRCItem
litem &1116
pos 135
dimension 20
uid 91715,0
)
*1282 (MRCItem
litem &1117
pos 136
dimension 20
uid 91750,0
)
*1283 (MRCItem
litem &1118
pos 137
dimension 20
uid 91752,0
)
*1284 (MRCItem
litem &1119
pos 138
dimension 20
uid 91754,0
)
*1285 (MRCItem
litem &1120
pos 74
dimension 20
uid 91809,0
)
*1286 (MRCItem
litem &1121
pos 139
dimension 20
uid 91811,0
)
*1287 (MRCItem
litem &1122
pos 75
dimension 20
uid 91813,0
)
*1288 (MRCItem
litem &1123
pos 140
dimension 20
uid 92154,0
)
*1289 (MRCItem
litem &1124
pos 141
dimension 20
uid 92156,0
)
*1290 (MRCItem
litem &1125
pos 142
dimension 20
uid 92158,0
)
*1291 (MRCItem
litem &1126
pos 143
dimension 20
uid 92160,0
)
*1292 (MRCItem
litem &1127
pos 144
dimension 20
uid 92162,0
)
*1293 (MRCItem
litem &1128
pos 76
dimension 20
uid 92756,0
)
*1294 (MRCItem
litem &1129
pos 77
dimension 20
uid 92758,0
)
*1295 (MRCItem
litem &1130
pos 78
dimension 20
uid 92760,0
)
*1296 (MRCItem
litem &1131
pos 79
dimension 20
uid 92762,0
)
*1297 (MRCItem
litem &1132
pos 80
dimension 20
uid 92764,0
)
*1298 (MRCItem
litem &1133
pos 81
dimension 20
uid 92766,0
)
*1299 (MRCItem
litem &1134
pos 145
dimension 20
uid 92768,0
)
*1300 (MRCItem
litem &1135
pos 82
dimension 20
uid 92770,0
)
*1301 (MRCItem
litem &1136
pos 146
dimension 20
uid 92772,0
)
*1302 (MRCItem
litem &1137
pos 147
dimension 20
uid 92774,0
)
*1303 (MRCItem
litem &1138
pos 83
dimension 20
uid 92776,0
)
*1304 (MRCItem
litem &1139
pos 148
dimension 20
uid 92778,0
)
*1305 (MRCItem
litem &1140
pos 84
dimension 20
uid 92780,0
)
*1306 (MRCItem
litem &1141
pos 85
dimension 20
uid 92782,0
)
*1307 (MRCItem
litem &1142
pos 149
dimension 20
uid 92784,0
)
*1308 (MRCItem
litem &1143
pos 86
dimension 20
uid 92786,0
)
*1309 (MRCItem
litem &1144
pos 87
dimension 20
uid 92788,0
)
*1310 (MRCItem
litem &1145
pos 150
dimension 20
uid 92790,0
)
*1311 (MRCItem
litem &1146
pos 88
dimension 20
uid 92792,0
)
*1312 (MRCItem
litem &1147
pos 89
dimension 20
uid 92794,0
)
*1313 (MRCItem
litem &1148
pos 90
dimension 20
uid 92796,0
)
*1314 (MRCItem
litem &1149
pos 91
dimension 20
uid 92798,0
)
*1315 (MRCItem
litem &1150
pos 92
dimension 20
uid 92800,0
)
*1316 (MRCItem
litem &1151
pos 93
dimension 20
uid 92802,0
)
*1317 (MRCItem
litem &1152
pos 94
dimension 20
uid 92804,0
)
*1318 (MRCItem
litem &1153
pos 95
dimension 20
uid 92806,0
)
*1319 (MRCItem
litem &1154
pos 151
dimension 20
uid 92930,0
)
*1320 (MRCItem
litem &1155
pos 152
dimension 20
uid 92932,0
)
*1321 (MRCItem
litem &1156
pos 153
dimension 20
uid 92976,0
)
*1322 (MRCItem
litem &1157
pos 154
dimension 20
uid 92978,0
)
*1323 (MRCItem
litem &1158
pos 96
dimension 20
uid 92994,0
)
*1324 (MRCItem
litem &1159
pos 97
dimension 20
uid 93189,0
)
*1325 (MRCItem
litem &1160
pos 98
dimension 20
uid 93191,0
)
*1326 (MRCItem
litem &1161
pos 155
dimension 20
uid 93193,0
)
*1327 (MRCItem
litem &1162
pos 99
dimension 20
uid 93195,0
)
*1328 (MRCItem
litem &1163
pos 156
dimension 20
uid 93197,0
)
*1329 (MRCItem
litem &1164
pos 100
dimension 20
uid 93199,0
)
*1330 (MRCItem
litem &1165
pos 157
dimension 20
uid 93400,0
)
*1331 (MRCItem
litem &1166
pos 158
dimension 20
uid 94043,0
)
*1332 (MRCItem
litem &1167
pos 159
dimension 20
uid 94045,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2444,0
optionalChildren [
*1333 (MRCItem
litem &999
pos 0
dimension 20
uid 2445,0
)
*1334 (MRCItem
litem &1001
pos 1
dimension 50
uid 2446,0
)
*1335 (MRCItem
litem &1002
pos 2
dimension 356
uid 2447,0
)
*1336 (MRCItem
litem &1003
pos 3
dimension 50
uid 2448,0
)
*1337 (MRCItem
litem &1004
pos 4
dimension 100
uid 2449,0
)
*1338 (MRCItem
litem &1005
pos 5
dimension 100
uid 2450,0
)
*1339 (MRCItem
litem &1006
pos 6
dimension 50
uid 2451,0
)
*1340 (MRCItem
litem &1007
pos 7
dimension 80
uid 2452,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2439,0
vaOverrides [
]
)
]
)
uid 2424,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1341 (LEmptyRow
)
uid 2454,0
optionalChildren [
*1342 (RefLabelRowHdr
)
*1343 (TitleRowHdr
)
*1344 (FilterRowHdr
)
*1345 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1346 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1347 (GroupColHdr
tm "GroupColHdrMgr"
)
*1348 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1349 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1350 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1351 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1352 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1353 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 48050,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2466,0
optionalChildren [
*1354 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1355 (MRCItem
litem &1341
pos 1
dimension 20
)
uid 2468,0
optionalChildren [
*1356 (MRCItem
litem &1342
pos 0
dimension 20
uid 2469,0
)
*1357 (MRCItem
litem &1343
pos 1
dimension 23
uid 2470,0
)
*1358 (MRCItem
litem &1344
pos 2
hidden 1
dimension 20
uid 2471,0
)
*1359 (MRCItem
litem &1353
pos 0
dimension 20
uid 48051,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2472,0
optionalChildren [
*1360 (MRCItem
litem &1345
pos 0
dimension 20
uid 2473,0
)
*1361 (MRCItem
litem &1347
pos 1
dimension 50
uid 2474,0
)
*1362 (MRCItem
litem &1348
pos 2
dimension 100
uid 2475,0
)
*1363 (MRCItem
litem &1349
pos 3
dimension 100
uid 2476,0
)
*1364 (MRCItem
litem &1350
pos 4
dimension 50
uid 2477,0
)
*1365 (MRCItem
litem &1351
pos 5
dimension 50
uid 2478,0
)
*1366 (MRCItem
litem &1352
pos 6
dimension 80
uid 2479,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2467,0
vaOverrides [
]
)
]
)
uid 2453,0
type 1
)
activeModelName "BlockDiag"
frameCount 3
)
