Analysis & Synthesis report for graphicsPipeline
Sun Dec  6 18:14:41 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated
 15. Source assignments for pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated
 16. Source assignments for playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated
 17. Parameter Settings for User Entity Instance: vga:v|counter:clkDiv
 18. Parameter Settings for User Entity Instance: vga:v|counter:count_H
 19. Parameter Settings for User Entity Instance: vga:v|counter:cols
 20. Parameter Settings for User Entity Instance: vga:v|counter:count_V
 21. Parameter Settings for User Entity Instance: vga:v|counter:rows
 22. Parameter Settings for User Entity Instance: vga:v|range_check:Tdisp_H
 23. Parameter Settings for User Entity Instance: vga:v|range_check:NTpw_H
 24. Parameter Settings for User Entity Instance: vga:v|range_check:Tdisp_V
 25. Parameter Settings for User Entity Instance: vga:v|range_check:NTpw_V
 26. Parameter Settings for User Entity Instance: vga:v|comparator:Max_H
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. Parameter Settings for Inferred Entity Instance: pixelLookup:pix|altsyncram:staticPixels_rtl_0
 29. Parameter Settings for Inferred Entity Instance: pixelLookup:pix|altsyncram:motionPixels_rtl_0
 30. Parameter Settings for Inferred Entity Instance: playfieldRAM:pfram|altsyncram:data_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "motionObjects:mobs"
 33. Port Connectivity Checks: "playfieldRAM:pfram"
 34. Port Connectivity Checks: "vga:v|comparator:Max_H"
 35. Port Connectivity Checks: "vga:v|range_check:NTpw_V"
 36. Port Connectivity Checks: "vga:v|range_check:Tdisp_V"
 37. Port Connectivity Checks: "vga:v|range_check:NTpw_H"
 38. Port Connectivity Checks: "vga:v|range_check:Tdisp_H"
 39. Port Connectivity Checks: "vga:v|counter:rows"
 40. Port Connectivity Checks: "vga:v|counter:count_V"
 41. Port Connectivity Checks: "vga:v|counter:cols"
 42. Port Connectivity Checks: "vga:v|counter:count_H"
 43. Port Connectivity Checks: "vga:v|counter:clkDiv"
 44. SignalTap II Logic Analyzer Settings
 45. Elapsed Time Per Partition
 46. Connections to In-System Debugging Instance "auto_signaltap_0"
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec  6 18:14:41 2015     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; graphicsPipeline                          ;
; Top-level Entity Name              ; graphicsPipeline                          ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,360                                     ;
;     Total combinational functions  ; 912                                       ;
;     Dedicated logic registers      ; 837                                       ;
; Total registers                    ; 837                                       ;
; Total pins                         ; 34                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 286,976                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; graphicsPipeline   ; graphicsPipeline   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../vga.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/vga.sv                                                        ;         ;
; ../playfieldRAM.sv                                                                          ; yes             ; User SystemVerilog HDL File                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/playfieldRAM.sv                                               ;         ;
; ../pixelLookup.sv                                                                           ; yes             ; User SystemVerilog HDL File                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/pixelLookup.sv                                                ;         ;
; ../motionObjects.sv                                                                         ; yes             ; User SystemVerilog HDL File                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/motionObjects.sv                                              ;         ;
; ../graphicsPipeline.sv                                                                      ; yes             ; User SystemVerilog HDL File                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/graphicsPipeline.sv                                           ;         ;
; ../computeTile.sv                                                                           ; yes             ; User SystemVerilog HDL File                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/computeTile.sv                                                ;         ;
; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/pfram.hex        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/pfram.hex                                                     ;         ;
; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/MotionObject.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/MotionObject.hex                                              ;         ;
; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/StaticObject.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/StaticObject.hex                                              ;         ;
; sld_signaltap.vhd                                                                           ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;         ;
; sld_signaltap_impl.vhd                                                                      ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;         ;
; sld_ela_control.vhd                                                                         ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;         ;
; lpm_shiftreg.tdf                                                                            ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;         ;
; lpm_constant.inc                                                                            ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;         ;
; dffeea.inc                                                                                  ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/dffeea.inc                                                          ;         ;
; aglobal121.inc                                                                              ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/aglobal121.inc                                                      ;         ;
; sld_mbpmg.vhd                                                                               ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                                ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;         ;
; sld_buffer_manager.vhd                                                                      ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;         ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                                                                  ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_2124.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/altsyncram_2124.tdf                            ;         ;
; altdpram.tdf                                                                                ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altdpram.tdf                                                        ;         ;
; memmodes.inc                                                                                ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;         ;
; a_hdffe.inc                                                                                 ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;         ;
; alt_le_rden_reg.inc                                                                         ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;         ;
; altsyncram.inc                                                                              ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.inc                                                      ;         ;
; lpm_mux.tdf                                                                                 ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;         ;
; muxlut.inc                                                                                  ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/muxlut.inc                                                          ;         ;
; bypassff.inc                                                                                ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;         ;
; altshift.inc                                                                                ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altshift.inc                                                        ;         ;
; db/mux_vsc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/mux_vsc.tdf                                    ;         ;
; lpm_decode.tdf                                                                              ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;         ;
; declut.inc                                                                                  ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/declut.inc                                                          ;         ;
; lpm_compare.inc                                                                             ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;         ;
; db/decode_dvf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/decode_dvf.tdf                                 ;         ;
; lpm_counter.tdf                                                                             ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;         ;
; lpm_add_sub.inc                                                                             ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;         ;
; cmpconst.inc                                                                                ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/cmpconst.inc                                                        ;         ;
; lpm_counter.inc                                                                             ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;         ;
; alt_counter_stratix.inc                                                                     ; yes             ; Megafunction                                          ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;         ;
; db/cntr_dgi.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/cntr_dgi.tdf                                   ;         ;
; db/cmpr_rgc.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/cmpr_rgc.tdf                                   ;         ;
; db/cntr_o9j.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/cntr_o9j.tdf                                   ;         ;
; db/cntr_jgi.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/cntr_jgi.tdf                                   ;         ;
; db/cntr_23j.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/cntr_23j.tdf                                   ;         ;
; db/cmpr_ngc.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/cmpr_ngc.tdf                                   ;         ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;         ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ;         ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                                ; /afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;         ;
; db/altsyncram_bv71.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/altsyncram_bv71.tdf                            ;         ;
; db/quartusTest.ram1_pixelLookup_794ace29.hdl.mif                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/quartusTest.ram1_pixelLookup_794ace29.hdl.mif  ;         ;
; db/altsyncram_rv71.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/altsyncram_rv71.tdf                            ;         ;
; db/quartusTest.ram0_pixelLookup_794ace29.hdl.mif                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/quartusTest.ram0_pixelLookup_794ace29.hdl.mif  ;         ;
; db/decode_c8a.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/decode_c8a.tdf                                 ;         ;
; db/mux_3nb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/mux_3nb.tdf                                    ;         ;
; db/altsyncram_r081.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/altsyncram_r081.tdf                            ;         ;
; db/quartusTest.ram0_playfieldRAM_9b2f8c41.hdl.mif                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/db/quartusTest.ram0_playfieldRAM_9b2f8c41.hdl.mif ;         ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,360  ;
;                                             ;        ;
; Total combinational functions               ; 912    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 438    ;
;     -- 3 input functions                    ; 227    ;
;     -- <=2 input functions                  ; 247    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 762    ;
;     -- arithmetic mode                      ; 150    ;
;                                             ;        ;
; Total registers                             ; 837    ;
;     -- Dedicated logic registers            ; 837    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 34     ;
; Total memory bits                           ; 286976 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out                             ; 505    ;
; Total fan-out                               ; 6569   ;
; Average fan-out                             ; 3.51   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |graphicsPipeline                                                                                       ; 912 (7)           ; 837 (0)      ; 286976      ; 0            ; 0       ; 0         ; 34   ; 0            ; |graphicsPipeline                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |computeTile:compT|                                                                                  ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|computeTile:compT                                                                                                                                                                                                                                                                                                                    ;              ;
;    |motionObjects:mobs|                                                                                 ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|motionObjects:mobs                                                                                                                                                                                                                                                                                                                   ;              ;
;    |pixelLookup:pix|                                                                                    ; 151 (151)         ; 1 (0)        ; 24832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|pixelLookup:pix                                                                                                                                                                                                                                                                                                                      ;              ;
;       |altsyncram:motionPixels_rtl_0|                                                                   ; 0 (0)             ; 1 (0)        ; 19712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|pixelLookup:pix|altsyncram:motionPixels_rtl_0                                                                                                                                                                                                                                                                                        ;              ;
;          |altsyncram_rv71:auto_generated|                                                               ; 0 (0)             ; 1 (1)        ; 19712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated                                                                                                                                                                                                                                                         ;              ;
;       |altsyncram:staticPixels_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|pixelLookup:pix|altsyncram:staticPixels_rtl_0                                                                                                                                                                                                                                                                                        ;              ;
;          |altsyncram_bv71:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated                                                                                                                                                                                                                                                         ;              ;
;    |playfieldRAM:pfram|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|playfieldRAM:pfram                                                                                                                                                                                                                                                                                                                   ;              ;
;       |altsyncram:data_rtl_0|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|playfieldRAM:pfram|altsyncram:data_rtl_0                                                                                                                                                                                                                                                                                             ;              ;
;          |altsyncram_r081:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated                                                                                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 141 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 140 (102)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 383 (1)           ; 698 (62)     ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 382 (0)           ; 636 (0)      ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 382 (18)          ; 636 (162)    ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 29 (0)            ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_vsc:auto_generated|                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_2124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 100 (100)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 74 (1)            ; 171 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 62 (0)            ; 155 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 62 (0)            ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 125 (10)          ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_dgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_o9j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_jgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |vga:v|                                                                                              ; 126 (1)           ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v                                                                                                                                                                                                                                                                                                                                ;              ;
;       |counter:cols|                                                                                    ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|counter:cols                                                                                                                                                                                                                                                                                                                   ;              ;
;       |counter:count_H|                                                                                 ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|counter:count_H                                                                                                                                                                                                                                                                                                                ;              ;
;       |counter:count_V|                                                                                 ; 33 (33)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|counter:count_V                                                                                                                                                                                                                                                                                                                ;              ;
;       |counter:rows|                                                                                    ; 29 (29)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|counter:rows                                                                                                                                                                                                                                                                                                                   ;              ;
;       |range_check:NTpw_H|                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|range_check:NTpw_H                                                                                                                                                                                                                                                                                                             ;              ;
;       |range_check:NTpw_V|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|range_check:NTpw_V                                                                                                                                                                                                                                                                                                             ;              ;
;       |range_check:Tdisp_H|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|range_check:Tdisp_H                                                                                                                                                                                                                                                                                                            ;              ;
;       |range_check:Tdisp_V|                                                                             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |graphicsPipeline|vga:v|range_check:Tdisp_V                                                                                                                                                                                                                                                                                                            ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; 9856         ; 8            ; --           ; --           ; 78848  ; db/quartusTest.ram0_pixelLookup_794ace29.hdl.mif  ;
; pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; 2560         ; 8            ; --           ; --           ; 20480  ; db/quartusTest.ram1_pixelLookup_794ace29.hdl.mif  ;
; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; db/quartusTest.ram0_playfieldRAM_9b2f8c41.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 31           ; 8192         ; 31           ; 253952 ; None                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; vga:v|counter:count_V|Q[0]            ; Merged with vga:v|counter:count_H|Q[0] ;
; vga:v|counter:count_V|Q[1]            ; Merged with vga:v|counter:count_H|Q[1] ;
; vga:v|counter:count_V|Q[2]            ; Merged with vga:v|counter:count_H|Q[2] ;
; vga:v|counter:count_V|Q[3]            ; Merged with vga:v|counter:count_H|Q[3] ;
; vga:v|counter:count_V|Q[4]            ; Merged with vga:v|counter:count_H|Q[4] ;
; vga:v|counter:count_V|Q[5]            ; Merged with vga:v|counter:count_H|Q[5] ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 837   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 368   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 381   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 17                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                               ;
+--------------------------------+------------------------------------+------+
; Register Name                  ; Megafunction                       ; Type ;
+--------------------------------+------------------------------------+------+
; pixelLookup:pix|spOut[0,1]     ; pixelLookup:pix|staticPixels_rtl_0 ; RAM  ;
; pixelLookup:pix|mpOut[0,1]     ; pixelLookup:pix|motionPixels_rtl_0 ; RAM  ;
; playfieldRAM:pfram|dataB[0..7] ; playfieldRAM:pfram|data_rtl_0      ; RAM  ;
+--------------------------------+------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |graphicsPipeline|vga:v|counter:rows|Q[8]                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |graphicsPipeline|vga:v|counter:cols|Q[8]                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |graphicsPipeline|pixelLookup:pix|Add6                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |graphicsPipeline|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|counter:clkDiv ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|counter:count_H ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|counter:cols ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|counter:count_V ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|counter:rows ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 9     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|range_check:Tdisp_H ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|range_check:NTpw_H ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|range_check:Tdisp_V ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|range_check:NTpw_V ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:v|comparator:Max_H ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 31                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 31                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 1630                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 9191                                                                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                        ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 120                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pixelLookup:pix|altsyncram:staticPixels_rtl_0         ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 8                                                ; Untyped        ;
; WIDTHAD_A                          ; 12                                               ; Untyped        ;
; NUMWORDS_A                         ; 2560                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/quartusTest.ram1_pixelLookup_794ace29.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_bv71                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pixelLookup:pix|altsyncram:motionPixels_rtl_0         ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 8                                                ; Untyped        ;
; WIDTHAD_A                          ; 14                                               ; Untyped        ;
; NUMWORDS_A                         ; 9856                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/quartusTest.ram0_pixelLookup_794ace29.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rv71                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: playfieldRAM:pfram|altsyncram:data_rtl_0               ;
+------------------------------------+---------------------------------------------------+----------------+
; Parameter Name                     ; Value                                             ; Type           ;
+------------------------------------+---------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped        ;
; OPERATION_MODE                     ; ROM                                               ; Untyped        ;
; WIDTH_A                            ; 8                                                 ; Untyped        ;
; WIDTHAD_A                          ; 10                                                ; Untyped        ;
; NUMWORDS_A                         ; 1024                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped        ;
; WIDTH_B                            ; 1                                                 ; Untyped        ;
; WIDTHAD_B                          ; 1                                                 ; Untyped        ;
; NUMWORDS_B                         ; 1                                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped        ;
; BYTE_SIZE                          ; 8                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped        ;
; INIT_FILE                          ; db/quartusTest.ram0_playfieldRAM_9b2f8c41.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_r081                                   ; Untyped        ;
+------------------------------------+---------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 3                                             ;
; Entity Instance                           ; pixelLookup:pix|altsyncram:staticPixels_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 2560                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; pixelLookup:pix|altsyncram:motionPixels_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 9856                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; playfieldRAM:pfram|altsyncram:data_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "motionObjects:mobs" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; addr    ; Input ; Info     ; Stuck at GND      ;
; data_in ; Input ; Info     ; Stuck at GND      ;
; we_l    ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "playfieldRAM:pfram"      ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; we_l   ; Input  ; Info     ; Stuck at VCC           ;
; cs     ; Input  ; Info     ; Stuck at VCC           ;
; addrA  ; Input  ; Info     ; Stuck at GND           ;
; datain ; Input  ; Info     ; Stuck at GND           ;
; dataA  ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:v|comparator:Max_H"                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A[10..9] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; A[5..0]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; A[8..6]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; AltB     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; AgtB     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "vga:v|range_check:NTpw_V" ;
+--------------+-------+----------+--------------------+
; Port         ; Type  ; Severity ; Details            ;
+--------------+-------+----------+--------------------+
; low[11..10]  ; Input ; Info     ; Stuck at VCC       ;
; low[19..12]  ; Input ; Info     ; Stuck at GND       ;
; low[9..8]    ; Input ; Info     ; Stuck at GND       ;
; low[6..1]    ; Input ; Info     ; Stuck at GND       ;
; low[7]       ; Input ; Info     ; Stuck at VCC       ;
; low[0]       ; Input ; Info     ; Stuck at VCC       ;
; high[19..18] ; Input ; Info     ; Stuck at VCC       ;
; high[13..11] ; Input ; Info     ; Stuck at VCC       ;
; high[5..0]   ; Input ; Info     ; Stuck at VCC       ;
; high[17..16] ; Input ; Info     ; Stuck at GND       ;
; high[10..6]  ; Input ; Info     ; Stuck at GND       ;
; high[15]     ; Input ; Info     ; Stuck at VCC       ;
; high[14]     ; Input ; Info     ; Stuck at GND       ;
+--------------+-------+----------+--------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "vga:v|range_check:Tdisp_V" ;
+--------------+-------+----------+---------------------+
; Port         ; Type  ; Severity ; Details             ;
+--------------+-------+----------+---------------------+
; low[15..14]  ; Input ; Info     ; Stuck at VCC        ;
; low[7..5]    ; Input ; Info     ; Stuck at VCC        ;
; low[19..16]  ; Input ; Info     ; Stuck at GND        ;
; low[13..10]  ; Input ; Info     ; Stuck at GND        ;
; low[4..0]    ; Input ; Info     ; Stuck at GND        ;
; low[9]       ; Input ; Info     ; Stuck at VCC        ;
; low[8]       ; Input ; Info     ; Stuck at GND        ;
; high[19..18] ; Input ; Info     ; Stuck at VCC        ;
; high[14..11] ; Input ; Info     ; Stuck at VCC        ;
; high[8..7]   ; Input ; Info     ; Stuck at VCC        ;
; high[5..0]   ; Input ; Info     ; Stuck at VCC        ;
; high[17..15] ; Input ; Info     ; Stuck at GND        ;
; high[10..9]  ; Input ; Info     ; Stuck at GND        ;
; high[6]      ; Input ; Info     ; Stuck at GND        ;
+--------------+-------+----------+---------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "vga:v|range_check:NTpw_H" ;
+-------------+-------+----------+---------------------+
; Port        ; Type  ; Severity ; Details             ;
+-------------+-------+----------+---------------------+
; low[7..6]   ; Input ; Info     ; Stuck at VCC        ;
; low[10..8]  ; Input ; Info     ; Stuck at GND        ;
; low[5..1]   ; Input ; Info     ; Stuck at GND        ;
; low[0]      ; Input ; Info     ; Stuck at VCC        ;
; high[10..9] ; Input ; Info     ; Stuck at VCC        ;
; high[5..0]  ; Input ; Info     ; Stuck at VCC        ;
; high[8..6]  ; Input ; Info     ; Stuck at GND        ;
+-------------+-------+----------+---------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "vga:v|range_check:Tdisp_H" ;
+-------------+-------+----------+----------------------+
; Port        ; Type  ; Severity ; Details              ;
+-------------+-------+----------+----------------------+
; low[10..9]  ; Input ; Info     ; Stuck at GND         ;
; low[7..6]   ; Input ; Info     ; Stuck at GND         ;
; low[4..0]   ; Input ; Info     ; Stuck at GND         ;
; low[8]      ; Input ; Info     ; Stuck at VCC         ;
; low[5]      ; Input ; Info     ; Stuck at VCC         ;
; high[10..9] ; Input ; Info     ; Stuck at VCC         ;
; high[4..0]  ; Input ; Info     ; Stuck at VCC         ;
; high[8..5]  ; Input ; Info     ; Stuck at GND         ;
+-------------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "vga:v|counter:rows" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; D           ; Input ; Info     ; Stuck at GND  ;
; limit[8..5] ; Input ; Info     ; Stuck at VCC  ;
; limit[4..0] ; Input ; Info     ; Stuck at GND  ;
; load        ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+---------------------------------------------------+
; Port Connectivity Checks: "vga:v|counter:count_V" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; D             ; Input ; Info     ; Stuck at GND   ;
; limit[19..18] ; Input ; Info     ; Stuck at VCC   ;
; limit[13..11] ; Input ; Info     ; Stuck at VCC   ;
; limit[5..0]   ; Input ; Info     ; Stuck at VCC   ;
; limit[17..16] ; Input ; Info     ; Stuck at GND   ;
; limit[10..6]  ; Input ; Info     ; Stuck at GND   ;
; limit[15]     ; Input ; Info     ; Stuck at VCC   ;
; limit[14]     ; Input ; Info     ; Stuck at GND   ;
; en            ; Input ; Info     ; Stuck at VCC   ;
; load          ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "vga:v|counter:cols" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; D           ; Input ; Info     ; Stuck at GND  ;
; limit[6..0] ; Input ; Info     ; Stuck at GND  ;
; limit[9]    ; Input ; Info     ; Stuck at VCC  ;
; limit[8]    ; Input ; Info     ; Stuck at GND  ;
; limit[7]    ; Input ; Info     ; Stuck at VCC  ;
; load        ; Input ; Info     ; Stuck at GND  ;
+-------------+-------+----------+---------------+


+---------------------------------------------------+
; Port Connectivity Checks: "vga:v|counter:count_H" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; D            ; Input ; Info     ; Stuck at GND    ;
; limit[10..9] ; Input ; Info     ; Stuck at VCC    ;
; limit[5..0]  ; Input ; Info     ; Stuck at VCC    ;
; limit[8..6]  ; Input ; Info     ; Stuck at GND    ;
; en           ; Input ; Info     ; Stuck at VCC    ;
; load         ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:v|counter:clkDiv"                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; D     ; Input  ; Info     ; Stuck at GND                                                                        ;
; limit ; Input  ; Info     ; Stuck at VCC                                                                        ;
; en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; load  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 31                  ; 31               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                      ;
+-----------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name                              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+-----------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+
; CLOCK_50                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                             ; N/A     ;
; computeTile:compT|centCol[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:cols|Q[1]                                                              ; N/A     ;
; computeTile:compT|centCol[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:cols|Q[1]                                                              ; N/A     ;
; computeTile:compT|centCol[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~2                                                             ; N/A     ;
; computeTile:compT|centCol[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~2                                                             ; N/A     ;
; computeTile:compT|centCol[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~4                                                             ; N/A     ;
; computeTile:compT|centCol[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~4                                                             ; N/A     ;
; computeTile:compT|centCol[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~6                                                             ; N/A     ;
; computeTile:compT|centCol[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~6                                                             ; N/A     ;
; computeTile:compT|centCol[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~8                                                             ; N/A     ;
; computeTile:compT|centCol[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~8                                                             ; N/A     ;
; computeTile:compT|centCol[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~10                                                            ; N/A     ;
; computeTile:compT|centCol[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~10                                                            ; N/A     ;
; computeTile:compT|centCol[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~12                                                            ; N/A     ;
; computeTile:compT|centCol[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~12                                                            ; N/A     ;
; computeTile:compT|centCol[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~14                                                            ; N/A     ;
; computeTile:compT|centCol[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add2~14                                                            ; N/A     ;
; computeTile:compT|centRow[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[1]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[1]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[2]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[2]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[3]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[3]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[4]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[4]~_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[5]                                                              ; N/A     ;
; computeTile:compT|centRow[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga:v|counter:rows|Q[5]                                                              ; N/A     ;
; computeTile:compT|centRow[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add1~0_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add1~0_wirecell                                                    ; N/A     ;
; computeTile:compT|centRow[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add1~1                                                             ; N/A     ;
; computeTile:compT|centRow[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add1~1                                                             ; N/A     ;
; computeTile:compT|centRow[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add1~2                                                             ; N/A     ;
; computeTile:compT|centRow[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|Add1~2                                                             ; N/A     ;
; pixelLookup:pix|motionSelect      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pixelLookup:pix|spriteID[2]~1_wirecell                                               ; N/A     ;
; pixelLookup:pix|motionSelect      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pixelLookup:pix|spriteID[2]~1_wirecell                                               ; N/A     ;
; pixelLookup:pix|staticSpriteID[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a0 ; N/A     ;
; pixelLookup:pix|staticSpriteID[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a0 ; N/A     ;
; pixelLookup:pix|staticSpriteID[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a1 ; N/A     ;
; pixelLookup:pix|staticSpriteID[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a1 ; N/A     ;
; pixelLookup:pix|staticSpriteID[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a2 ; N/A     ;
; pixelLookup:pix|staticSpriteID[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a2 ; N/A     ;
; pixelLookup:pix|staticSpriteID[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a3 ; N/A     ;
; pixelLookup:pix|staticSpriteID[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a3 ; N/A     ;
; pixelLookup:pix|staticSpriteID[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a4 ; N/A     ;
; pixelLookup:pix|staticSpriteID[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a4 ; N/A     ;
; pixelLookup:pix|staticSpriteID[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a5 ; N/A     ;
; pixelLookup:pix|staticSpriteID[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a5 ; N/A     ;
; pixelLookup:pix|staticSpriteID[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a6 ; N/A     ;
; pixelLookup:pix|staticSpriteID[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a6 ; N/A     ;
; pixelLookup:pix|staticSpriteID[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a7 ; N/A     ;
; pixelLookup:pix|staticSpriteID[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; playfieldRAM:pfram|altsyncram:data_rtl_0|altsyncram_r081:auto_generated|ram_block1a7 ; N/A     ;
; pixelLookup:pix|staticTileCol[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileCol[0]~0                                                       ; N/A     ;
; pixelLookup:pix|staticTileCol[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileCol[0]~0                                                       ; N/A     ;
; pixelLookup:pix|staticTileCol[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileCol[1]~1                                                       ; N/A     ;
; pixelLookup:pix|staticTileCol[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileCol[1]~1                                                       ; N/A     ;
; pixelLookup:pix|staticTileCol[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileCol[2]~2                                                       ; N/A     ;
; pixelLookup:pix|staticTileCol[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileCol[2]~2                                                       ; N/A     ;
; pixelLookup:pix|staticTileRow[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileRow[0]~0_wirecell                                              ; N/A     ;
; pixelLookup:pix|staticTileRow[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileRow[0]~0_wirecell                                              ; N/A     ;
; pixelLookup:pix|staticTileRow[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileRow[1]~1_wirecell                                              ; N/A     ;
; pixelLookup:pix|staticTileRow[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileRow[1]~1_wirecell                                              ; N/A     ;
; pixelLookup:pix|staticTileRow[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileRow[2]~2_wirecell                                              ; N/A     ;
; pixelLookup:pix|staticTileRow[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; computeTile:compT|tileRow[2]~2_wirecell                                              ; N/A     ;
+-----------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sun Dec  6 18:14:34 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartusTest -c graphicsPipeline
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 6 design units, including 6 entities, in source file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/vga.sv
    Info (12023): Found entity 1: vga
    Info (12023): Found entity 2: range_check
    Info (12023): Found entity 3: offset_check
    Info (12023): Found entity 4: comparator
    Info (12023): Found entity 5: adder
    Info (12023): Found entity 6: counter
Info (12021): Found 2 design units, including 2 entities, in source file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/playfieldRAM.sv
    Info (12023): Found entity 1: playfieldRAM
    Info (12023): Found entity 2: encoder
Info (12021): Found 1 design units, including 1 entities, in source file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/pixelLookup.sv
    Info (12023): Found entity 1: pixelLookup
Info (12021): Found 1 design units, including 1 entities, in source file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/motionObjects.sv
    Info (12023): Found entity 1: motionObjects
Info (12021): Found 2 design units, including 2 entities, in source file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/graphicsPipeline.sv
    Info (12023): Found entity 1: graphicsPipeline
    Info (12023): Found entity 2: test
Info (12021): Found 1 design units, including 1 entities, in source file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/computeTile.sv
    Info (12023): Found entity 1: computeTile
Info (12127): Elaborating entity "graphicsPipeline" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:v"
Info (12128): Elaborating entity "counter" for hierarchy "vga:v|counter:clkDiv"
Info (12128): Elaborating entity "counter" for hierarchy "vga:v|counter:count_H"
Info (12128): Elaborating entity "counter" for hierarchy "vga:v|counter:cols"
Info (12128): Elaborating entity "counter" for hierarchy "vga:v|counter:count_V"
Info (12128): Elaborating entity "counter" for hierarchy "vga:v|counter:rows"
Info (12128): Elaborating entity "range_check" for hierarchy "vga:v|range_check:Tdisp_H"
Info (12128): Elaborating entity "range_check" for hierarchy "vga:v|range_check:Tdisp_V"
Info (12128): Elaborating entity "comparator" for hierarchy "vga:v|comparator:Max_H"
Info (12128): Elaborating entity "playfieldRAM" for hierarchy "playfieldRAM:pfram"
Warning (10030): Net "data.data_a" at playfieldRAM.sv(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data.waddr_a" at playfieldRAM.sv(9) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data.we_a" at playfieldRAM.sv(9) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "encoder" for hierarchy "playfieldRAM:pfram|encoder:csEnc"
Info (12128): Elaborating entity "computeTile" for hierarchy "computeTile:compT"
Warning (10230): Verilog HDL assignment warning at computeTile.sv(17): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at computeTile.sv(30): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "pixelLookup" for hierarchy "pixelLookup:pix"
Warning (10230): Verilog HDL assignment warning at pixelLookup.sv(57): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pixelLookup.sv(59): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at pixelLookup.sv(62): truncated value with size 32 to match size of target (14)
Warning (10030): Net "motionPixels.data_a" at pixelLookup.sv(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "motionPixels.waddr_a" at pixelLookup.sv(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "staticPixels.data_a" at pixelLookup.sv(20) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "staticPixels.waddr_a" at pixelLookup.sv(20) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "motionPixels.we_a" at pixelLookup.sv(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "staticPixels.we_a" at pixelLookup.sv(20) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "motionObjects" for hierarchy "motionObjects:mobs"
Warning (10036): Verilog HDL or VHDL warning at motionObjects.sv(17): object "mob_horzd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at motionObjects.sv(17): object "mob_vertd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at motionObjects.sv(17): object "mob_IDd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at motionObjects.sv(20): object "updateHorz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at motionObjects.sv(20): object "updateVert" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at motionObjects.sv(20): object "updateID" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at motionObjects.sv(62): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at motionObjects.sv(67): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at motionObjects.sv(71): truncated value with size 8 to match size of target (3)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2124.tdf
    Info (12023): Found entity 1: altsyncram_2124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "pixelLookup:pix|Ram3" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "pixelLookup:pix|Ram1" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "pixelLookup:pix|Ram2" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "pixelLookup:pix|Ram0" is uninferred due to inappropriate RAM size
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pixelLookup:pix|staticPixels_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2560
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartusTest.ram1_pixelLookup_794ace29.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pixelLookup:pix|motionPixels_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 9856
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartusTest.ram0_pixelLookup_794ace29.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "playfieldRAM:pfram|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartusTest.ram0_playfieldRAM_9b2f8c41.hdl.mif
Info (12130): Elaborated megafunction instantiation "pixelLookup:pix|altsyncram:staticPixels_rtl_0"
Info (12133): Instantiated megafunction "pixelLookup:pix|altsyncram:staticPixels_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2560"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartusTest.ram1_pixelLookup_794ace29.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bv71.tdf
    Info (12023): Found entity 1: altsyncram_bv71
Info (12130): Elaborated megafunction instantiation "pixelLookup:pix|altsyncram:motionPixels_rtl_0"
Info (12133): Instantiated megafunction "pixelLookup:pix|altsyncram:motionPixels_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "9856"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartusTest.ram0_pixelLookup_794ace29.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rv71.tdf
    Info (12023): Found entity 1: altsyncram_rv71
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb
Info (12130): Elaborated megafunction instantiation "playfieldRAM:pfram|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "playfieldRAM:pfram|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartusTest.ram0_playfieldRAM_9b2f8c41.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r081.tdf
    Info (12023): Found entity 1: altsyncram_r081
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:motionPixels_rtl_0|altsyncram_rv71:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "pixelLookup:pix|altsyncram:staticPixels_rtl_0|altsyncram_bv71:auto_generated|ram_block1a7"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/output_files/graphicsPipeline.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1485 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1401 logic cells
    Info (21064): Implemented 45 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 771 megabytes
    Info: Processing ended: Sun Dec  6 18:14:41 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /afs/ece.cmu.edu/usr/cnordgre/Private/18545/545_Project/centipede/graphics/quartusTest/output_files/graphicsPipeline.map.smsg.


