var group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k =
[
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_s", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k__s", [
      [ "cnt", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#a4c546b34ca53e1bb5c82071bf3a2cd65", null ],
      [ "phase", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#a3dce0271d3e3512794a9ab4cb16fb149", null ],
      [ "__pad0__", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ab16e34e4d3f0f76e5d62ba4e3f468675", null ]
    ] ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_LSB", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga56e85f7584d4053bc5807fd4c32b11aa", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_MSB", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga945771d43c8a13d68fc3c2b5c15282da", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_WIDTH", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#gabe3e95cec9eb21a837e12fe10e4be5f3", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_SET_MSK", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga5a4b8d0ac96cb7146ad80ebf4087a433", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_CLR_MSK", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga8ae5129016bc7c9f0f7a337d1cb2b30b", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_RESET", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga4e3c2fdbcaecaafe6c28d6746af061dc", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_GET", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga2a9cc8c73693c4f2692b0962678fa60a", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_CNT_SET", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#gaafda3a3df156bc5c21c5203763b9a749", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_LSB", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga69802df304685081909b95667d072ff3", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_MSB", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga551bd2d23b2c9fd06fa526770439b5af", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_WIDTH", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga67b91bd38d04a39e5f2410d95033beaa", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_SET_MSK", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga9414c4e369aa109807c07cc13912f6e5", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_CLR_MSK", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga3e38880d1063bd64b769ee2dc4e88065", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_RESET", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#gaf4e844b37bedf96beb2ae34fb3405c4c", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_GET", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#gaa51a95c2839dae4f802f71041424f78c", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_PHASE_SET", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga3d5688d19f9d9b95f657a6098c6d7102", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_OFST", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#gaa292376130d61d3397633b709cabe1de", null ],
    [ "ALT_CLKMGR_SDRPLL_DDR2XDQSCLK_t", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html#ga4ed1ee68981418a6a55f13ca8f5899e9", null ]
];