// Seed: 488582616
module module_0;
  final $signed(48);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    output tri1 id_11
);
  assign id_10 = 1;
  logic [7:0] id_13;
  module_0 modCall_1 ();
  assign id_13[1] = id_7;
  assign id_11 = id_5;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2
    , id_17,
    output tri id_3,
    output tri0 id_4,
    output wand id_5,
    output tri id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    output supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    input supply1 id_14
    , id_18,
    output tri1 id_15
);
  nand primCall (id_11, id_13, id_14, id_17, id_18, id_2, id_7, id_9);
  module_0 modCall_1 ();
endmodule
