/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [5:0] _03_;
  wire [14:0] _04_;
  wire [15:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [38:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [34:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [29:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [44:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_16z[4] ? celloutsig_0_7z : celloutsig_0_18z;
  assign celloutsig_1_4z = celloutsig_1_1z[23] ? celloutsig_1_0z[8] : celloutsig_1_0z[5];
  assign celloutsig_0_20z = celloutsig_0_12z[1] ? celloutsig_0_14z[1] : celloutsig_0_11z[1];
  assign celloutsig_0_53z = ~(celloutsig_0_49z[0] & celloutsig_0_18z);
  assign celloutsig_0_25z = ~(celloutsig_0_23z[14] & celloutsig_0_1z[6]);
  assign celloutsig_0_36z = ~((celloutsig_0_10z | celloutsig_0_30z) & (celloutsig_0_35z | in_data[79]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[13] | celloutsig_1_3z[3]) & (in_data[189] | celloutsig_1_3z[5]));
  assign celloutsig_1_19z = ~((celloutsig_1_18z | in_data[118]) & (_00_ | celloutsig_1_7z[8]));
  assign celloutsig_0_43z = celloutsig_0_10z | ~(celloutsig_0_16z[1]);
  assign celloutsig_0_5z = in_data[89] | ~(_01_);
  assign celloutsig_0_19z = celloutsig_0_3z[4] | ~(celloutsig_0_17z[9]);
  assign celloutsig_0_0z = in_data[42] | in_data[82];
  assign celloutsig_0_44z = celloutsig_0_13z | celloutsig_0_17z[4];
  assign celloutsig_0_45z = celloutsig_0_23z[14] | celloutsig_0_16z[8];
  assign celloutsig_0_67z = celloutsig_0_62z[3] | celloutsig_0_62z[4];
  assign celloutsig_1_2z = celloutsig_1_1z[35] | celloutsig_1_0z[1];
  assign celloutsig_0_7z = in_data[26] | celloutsig_0_6z[4];
  assign celloutsig_0_18z = celloutsig_0_9z | celloutsig_0_8z[3];
  assign celloutsig_0_37z = celloutsig_0_34z[9:0] + { celloutsig_0_26z[10:9], celloutsig_0_1z, celloutsig_0_35z };
  assign celloutsig_0_3z = { celloutsig_0_1z[4:0], celloutsig_0_0z } + in_data[75:70];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[184:140];
  assign celloutsig_0_11z = { in_data[15:10], celloutsig_0_7z } + { _02_[6:4], _01_, _02_[2:0] };
  assign celloutsig_0_14z = { _01_, _02_[2:0], _03_[1], celloutsig_0_5z } + celloutsig_0_1z[5:0];
  reg [15:0] _29_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 16'h0000;
    else _29_ <= in_data[117:102];
  assign { _05_[15:10], _00_, _05_[8:0] } = _29_;
  reg [14:0] _30_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 15'h0000;
    else _30_ <= { in_data[55], celloutsig_0_1z, celloutsig_0_1z };
  assign { _04_[14:12], _02_[6:4], _01_, _02_[2:0], _03_[1], _04_[3:0] } = _30_;
  assign celloutsig_0_42z = { celloutsig_0_34z[13:6], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_29z, celloutsig_0_28z } / { 1'h1, celloutsig_0_33z[2:1], celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_34z };
  assign celloutsig_0_49z = { celloutsig_0_41z[1:0], celloutsig_0_33z, celloutsig_0_5z } / { 1'h1, celloutsig_0_37z[7:2] };
  assign celloutsig_0_66z = celloutsig_0_34z[7:5] / { 1'h1, celloutsig_0_51z[1:0] };
  assign celloutsig_1_0z = in_data[186:178] / { 1'h1, in_data[147:140] };
  assign celloutsig_0_15z = { _02_[6:4], _01_, _02_[2:0], _03_[1], _04_[3], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_11z } / { 1'h1, in_data[64:61], celloutsig_0_12z, celloutsig_0_6z, _04_[14:12], _02_[6:4], _01_, _02_[2:0], _03_[1], _04_[3:0] };
  assign celloutsig_0_56z = { _02_[6:4], _01_ } < { celloutsig_0_42z[2:0], celloutsig_0_53z };
  assign celloutsig_0_24z = celloutsig_0_17z[10:8] != _02_[2:0];
  assign celloutsig_0_27z = { celloutsig_0_11z[4:3], celloutsig_0_5z } != { celloutsig_0_26z[10:9], celloutsig_0_24z };
  assign celloutsig_0_29z = { celloutsig_0_4z[2:1], celloutsig_0_1z } != { celloutsig_0_26z[9:2], celloutsig_0_18z };
  assign celloutsig_0_41z = - { celloutsig_0_15z[6:5], celloutsig_0_40z };
  assign celloutsig_0_62z = - { celloutsig_0_46z[2], celloutsig_0_56z, celloutsig_0_44z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_6z = - { celloutsig_0_4z[2:1], celloutsig_0_4z };
  assign celloutsig_0_23z = - { celloutsig_0_3z[5:4], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_16z[8:1], celloutsig_0_16z[8] };
  assign celloutsig_0_26z = - in_data[54:44];
  assign celloutsig_0_4z = ~ celloutsig_0_3z[5:3];
  assign celloutsig_1_3z = ~ celloutsig_1_1z[20:15];
  assign celloutsig_1_18z = | celloutsig_1_7z[8:2];
  assign celloutsig_0_9z = | { _02_[6:4], _01_, _02_[2:0], _03_[1], _04_[3:2], celloutsig_0_7z };
  assign celloutsig_0_22z = | celloutsig_0_14z[5:1];
  assign celloutsig_0_31z = | celloutsig_0_15z[26:7];
  assign celloutsig_0_8z = celloutsig_0_3z[4:1] >> { celloutsig_0_1z[1:0], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_51z = { celloutsig_0_36z, celloutsig_0_43z, celloutsig_0_43z } >> { celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_45z };
  assign celloutsig_1_5z = { celloutsig_1_0z[8:6], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } >> { celloutsig_1_1z[35:32], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_12z = { _04_[12], _02_[6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z } >> { in_data[13:8], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_46z = { celloutsig_0_34z[10:8], celloutsig_0_43z } <<< { celloutsig_0_41z[1:0], celloutsig_0_35z, celloutsig_0_31z };
  assign celloutsig_0_1z = { in_data[37:32], celloutsig_0_0z } <<< { in_data[72:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_26z[8:6] <<< { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_32z = celloutsig_0_15z[27:25] <<< { celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_7z };
  assign celloutsig_0_33z = { celloutsig_0_28z[1:0], celloutsig_0_7z, celloutsig_0_30z } - celloutsig_0_23z[5:2];
  assign celloutsig_0_34z = { celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_9z, _04_[14:12], _02_[6:4], _01_, _02_[2:0], _03_[1], _04_[3:0] } - { celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_20z };
  assign celloutsig_1_7z = celloutsig_1_5z[22:13] - { celloutsig_1_0z[6:4], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_17z = celloutsig_0_12z[12:2] ^ { _04_[14:12], _02_[6:4], _01_, _02_[2:0], celloutsig_0_0z };
  assign celloutsig_0_35z = ~((celloutsig_0_20z & _04_[1]) | (celloutsig_0_33z[0] & celloutsig_0_32z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_3z[4] & _04_[14]) | (in_data[41] & celloutsig_0_0z));
  assign celloutsig_0_13z = ~((_03_[1] & celloutsig_0_4z[0]) | (celloutsig_0_9z & celloutsig_0_9z));
  assign celloutsig_0_30z = ~((celloutsig_0_25z & celloutsig_0_14z[5]) | (celloutsig_0_14z[5] & celloutsig_0_28z[1]));
  assign { celloutsig_0_16z[7:1], celloutsig_0_16z[8] } = ~ { celloutsig_0_11z, celloutsig_0_9z };
  assign _02_[3] = _01_;
  assign { _03_[5:2], _03_[0] } = { _01_, _02_[2:0], celloutsig_0_5z };
  assign _04_[11:4] = { _02_[6:4], _01_, _02_[2:0], _03_[1] };
  assign _05_[9] = _00_;
  assign celloutsig_0_16z[0] = celloutsig_0_16z[8];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
