{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611829484190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611829484190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 19:24:44 2021 " "Processing started: Thu Jan 28 19:24:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611829484190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829484190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2pio -c nios2pio " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2pio -c nios2pio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829484190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611829484544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611829484544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio " "Found entity 1: nios2pio" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/nios2pio_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/nios2pio_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys " "Found entity 1: nios2pio_qsys" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niospio_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niospio_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_irq_mapper " "Found entity 1: nios2pio_qsys_irq_mapper" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_irq_mapper.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0 " "Found entity 1: nios2pio_qsys_mm_interconnect_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2pio_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2pio_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489340 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: nios2pio_qsys_mm_interconnect_0_rsp_mux" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2pio_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: nios2pio_qsys_mm_interconnect_0_rsp_demux" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2pio_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: nios2pio_qsys_mm_interconnect_0_cmd_mux" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2pio_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: nios2pio_qsys_mm_interconnect_0_cmd_demux" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489346 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niospio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niospio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2pio_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489349 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_qsys_mm_interconnect_0_router_004 " "Found entity 2: nios2pio_qsys_mm_interconnect_0_router_004" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2pio_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489349 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_qsys_mm_interconnect_0_router_002 " "Found entity 2: nios2pio_qsys_mm_interconnect_0_router_002" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2pio_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489350 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_qsys_mm_interconnect_0_router_001 " "Found entity 2: nios2pio_qsys_mm_interconnect_0_router_001" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2pio_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2pio_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2pio_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611829489350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: nios2pio_qsys_mm_interconnect_0_router_default_decode" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489351 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_qsys_mm_interconnect_0_router " "Found entity 2: nios2pio_qsys_mm_interconnect_0_router" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_sysid_qsys_0 " "Found entity 1: nios2pio_qsys_sysid_qsys_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_sysid_qsys_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_pio_1 " "Found entity 1: nios2pio_qsys_pio_1" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_1.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_pio_0 " "Found entity 1: nios2pio_qsys_pio_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_onchip_memory2_0 " "Found entity 1: nios2pio_qsys_onchip_memory2_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0 " "Found entity 1: nios2pio_qsys_nios2_gen2_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2pio_qsys_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios2pio_qsys_nios2_gen2_0_cpu_bht_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2pio_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios2pio_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2pio_qsys_nios2_gen2_0_cpu " "Found entity 27: nios2pio_qsys_nios2_gen2_0_cpu" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios2pio_qsys_nios2_gen2_0_cpu_mult_cell" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios2pio_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file niospio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "niospio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2pio_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489474 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2pio_qsys_jtag_uart_0_scfifo_w " "Found entity 2: nios2pio_qsys_jtag_uart_0_scfifo_w" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489474 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2pio_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2pio_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489474 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2pio_qsys_jtag_uart_0_scfifo_r " "Found entity 4: nios2pio_qsys_jtag_uart_0_scfifo_r" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489474 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2pio_qsys_jtag_uart_0 " "Found entity 5: nios2pio_qsys_jtag_uart_0" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2pio " "Elaborating entity \"nios2pio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611829489546 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR nios2pio.v(11) " "Output port \"LEDR\" at nios2pio.v(11) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R nios2pio.v(15) " "Output port \"VGA_R\" at nios2pio.v(15) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G nios2pio.v(15) " "Output port \"VGA_G\" at nios2pio.v(15) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B nios2pio.v(15) " "Output port \"VGA_B\" at nios2pio.v(15) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR nios2pio.v(20) " "Output port \"DRAM_ADDR\" at nios2pio.v(20) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA nios2pio.v(21) " "Output port \"DRAM_BA\" at nios2pio.v(21) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_CLK nios2pio.v(12) " "Output port \"PS2_CLK\" at nios2pio.v(12) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PS2_DAT nios2pio.v(12) " "Output port \"PS2_DAT\" at nios2pio.v(12) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS nios2pio.v(16) " "Output port \"VGA_HS\" at nios2pio.v(16) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS nios2pio.v(16) " "Output port \"VGA_VS\" at nios2pio.v(16) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK nios2pio.v(19) " "Output port \"DRAM_CLK\" at nios2pio.v(19) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DARM_CKE nios2pio.v(19) " "Output port \"DARM_CKE\" at nios2pio.v(19) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N nios2pio.v(22) " "Output port \"DRAM_CAS_N\" at nios2pio.v(22) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N nios2pio.v(22) " "Output port \"DRAM_RAS_N\" at nios2pio.v(22) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N nios2pio.v(23) " "Output port \"DRAM_CS_N\" at nios2pio.v(23) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N nios2pio.v(23) " "Output port \"DRAM_WE_N\" at nios2pio.v(23) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM nios2pio.v(24) " "Output port \"DRAM_UDQM\" at nios2pio.v(24) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM nios2pio.v(24) " "Output port \"DRAM_LDQM\" at nios2pio.v(24) has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611829489547 "|nios2pio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys nios2pio_qsys:u0 " "Elaborating entity \"nios2pio_qsys\" for hierarchy \"nios2pio_qsys:u0\"" {  } { { "nios2pio.v" "u0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_jtag_uart_0 nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2pio_qsys_jtag_uart_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "jtag_uart_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_jtag_uart_0_scfifo_w nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2pio_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "the_nios2pio_qsys_jtag_uart_0_scfifo_w" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "wfifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829489690 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829489690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829489803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829489803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_w:the_nios2pio_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_jtag_uart_0_scfifo_r nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_r:the_nios2pio_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2pio_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|nios2pio_qsys_jtag_uart_0_scfifo_r:the_nios2pio_qsys_jtag_uart_0_scfifo_r\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "the_nios2pio_qsys_jtag_uart_0_scfifo_r" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829489808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490034 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829490034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2pio_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "nios2_gen2_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0.v" "cpu" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_test_bench nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_test_bench:the_nios2pio_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_test_bench:the_nios2pio_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 5936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_ic_data" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 6938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490872 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829490872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829490899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829490899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_data_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_ic_tag" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 7004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490922 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829490922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkc1 " "Found entity 1: altsyncram_pkc1" {  } { { "db/altsyncram_pkc1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_pkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829490947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829490947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkc1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pkc1:auto_generated " "Elaborating entity \"altsyncram_pkc1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_ic_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_bht_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_bht_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_bht" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829490963 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829490963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829490987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829490987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_bht_module:nios2pio_qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 8143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829490995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491000 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829491028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829491028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b_module:nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 8161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_mult_cell nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 8618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491059 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829491085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829491085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491143 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_dc_tag" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 9040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491570 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqb1 " "Found entity 1: altsyncram_jqb1" {  } { { "db/altsyncram_jqb1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_jqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829491595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829491595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqb1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jqb1:auto_generated " "Elaborating entity \"altsyncram_jqb1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_tag_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_dc_data" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 9106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491610 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829491639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829491639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_data_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_dc_victim" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 9218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491663 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829491690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829491690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_dc_victim_module:nios2pio_qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 9797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 10028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829491894 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829491894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829491996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492083 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829492083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829492109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829492109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_ocimem\|nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:nios2pio_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492194 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829492194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2pio_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_onchip_memory2_0 nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2pio_qsys_onchip_memory2_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "onchip_memory2_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2pio_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2pio_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829492215 ""}  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829492215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3h1 " "Found entity 1: altsyncram_d3h1" {  } { { "db/altsyncram_d3h1.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/altsyncram_d3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829492243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829492243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3h1 nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated " "Elaborating entity \"altsyncram_d3h1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_d3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_pio_0 nios2pio_qsys:u0\|nios2pio_qsys_pio_0:pio_0 " "Elaborating entity \"nios2pio_qsys_pio_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_pio_0:pio_0\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "pio_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_pio_1 nios2pio_qsys:u0\|nios2pio_qsys_pio_1:pio_1 " "Elaborating entity \"nios2pio_qsys_pio_1\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_pio_1:pio_1\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "pio_1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_sysid_qsys_0 nios2pio_qsys:u0\|nios2pio_qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios2pio_qsys_sysid_qsys_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "sysid_qsys_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "mm_interconnect_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router:router " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router:router\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "router" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_default_decode nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router:router\|nios2pio_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router:router\|nios2pio_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_001 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_001\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "router_001" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_001_default_decode nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_001:router_001\|nios2pio_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_001:router_001\|nios2pio_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_002 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_002\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "router_002" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_002_default_decode nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_002:router_002\|nios2pio_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_002:router_002\|nios2pio_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_004 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_004\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "router_004" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_router_004_default_decode nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_004:router_004\|nios2pio_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_router_004:router_004\|nios2pio_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_cmd_demux nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_cmd_demux_001 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_cmd_mux nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_cmd_mux_002 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_rsp_demux nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_rsp_demux_002 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_rsp_mux nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_rsp_mux_001 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_avalon_st_adapter nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_mm_interconnect_0:mm_interconnect_0\|nios2pio_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2pio_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys_irq_mapper nios2pio_qsys:u0\|nios2pio_qsys_irq_mapper:irq_mapper " "Elaborating entity \"nios2pio_qsys_irq_mapper\" for hierarchy \"nios2pio_qsys:u0\|nios2pio_qsys_irq_mapper:irq_mapper\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "irq_mapper" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2pio_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2pio_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "niospio_qsys/synthesis/nios2pio_qsys.v" "rst_controller" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/nios2pio_qsys.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niospio_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niospio_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829492701 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611829494187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.28.19:24:55 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl " "2021.01.28.19:24:55 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829495929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829496966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829497026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829497734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829497891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829498012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829498149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829498152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829498152 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611829498798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda637458e/alt_sld_fab.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829499028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829499136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829499137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829499216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499316 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829499316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829499401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829499401 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829502214 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829502214 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829502214 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611829502214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829502240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502241 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829502241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829502265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829502265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829502273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_mult_cell:the_nios2pio_qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611829502273 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611829502273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611829502297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829502297 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1611829502939 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1611829502939 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1611829502971 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1611829502971 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1611829502971 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1611829502971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611829502983 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1611829503074 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1611829503074 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 7608 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_jtag_uart_0.v" 398 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 4032 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 5860 -1 0 } } { "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.v" 7617 -1 0 } } { "niospio_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611829503086 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611829503086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_CLK GND " "Pin \"PS2_CLK\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|PS2_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS2_DAT GND " "Pin \"PS2_DAT\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|PS2_DAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DARM_CKE GND " "Pin \"DARM_CKE\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DARM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611829503938 "|nios2pio|DRAM_LDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611829503938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829504128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611829505912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829506072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/output_files/nios2pio.map.smsg " "Generated suppressed messages file /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/output_files/nios2pio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829506656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611829509076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611829509076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611829509343 "|nios2pio|DRAM_DQ[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611829509343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4146 " "Implemented 4146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611829509343 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611829509343 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1611829509343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3712 " "Implemented 3712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611829509343 ""} { "Info" "ICUT_CUT_TM_RAMS" "259 " "Implemented 259 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611829509343 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1611829509343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611829509343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 179 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 179 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611829509382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 19:25:09 2021 " "Processing ended: Thu Jan 28 19:25:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611829509382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611829509382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611829509382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829509382 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 179 s " "Quartus Prime Flow was successful. 0 errors, 179 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611829509522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611829510041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611829510042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 19:25:09 2021 " "Processing started: Thu Jan 28 19:25:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611829510042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611829510042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2pio -c nios2pio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2pio -c nios2pio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611829510042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611829510065 ""}
{ "Info" "0" "" "Project  = nios2pio" {  } {  } 0 0 "Project  = nios2pio" 0 0 "Fitter" 0 0 1611829510066 ""}
{ "Info" "0" "" "Revision = nios2pio" {  } {  } 0 0 "Revision = nios2pio" 0 0 "Fitter" 0 0 1611829510066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611829510173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611829510174 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2pio 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"nios2pio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611829510191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611829510221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611829510221 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611829510424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611829510427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611829510576 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 12550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611829510585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 12552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611829510585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 12554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611829510585 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 12556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611829510585 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611829510585 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611829510585 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611829510585 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611829510585 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611829510585 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611829510589 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1611829510914 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 164 " "No exact pin location assignment(s) for 5 pins of 164 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611829511131 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611829511991 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1611829511991 ""}
{ "Info" "ISTA_SDC_FOUND" "niospio_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niospio_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611829512052 ""}
{ "Info" "ISTA_SDC_FOUND" "niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niospio_qsys/synthesis/submodules/nios2pio_qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611829512062 ""}
{ "Info" "ISTA_SDC_FOUND" "../nios2pio.sdc " "Reading SDC File: '../nios2pio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611829512091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1611829512091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611829512103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1611829512103 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1611829512136 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1611829512137 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611829512137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611829512137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611829512137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611829512137 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1611829512137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611829512601 ""}  } { { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 12533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611829512601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611829512601 ""}  } { { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 11609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611829512601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611829512601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 11857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611829512601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611829512601 ""}  } { { "pzdyqx.vhd" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 11696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611829512601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611829512601 ""}  } { { "pzdyqx.vhd" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 11718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611829512601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611829512601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "niospio_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 5038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611829512601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/koutakimura/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci\|nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_nios2pio_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 1370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611829512601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios2pio_qsys:u0\|nios2pio_qsys_nios2_gen2_0:nios2_gen2_0\|nios2pio_qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 4477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611829512601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611829512601 ""}  } { { "niospio_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611829512601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios2pio_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611829512601 ""}  } { { "niospio_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/niospio_qsys/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 6962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611829512601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611829513358 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611829513363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611829513364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611829513371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611829513381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611829513391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611829513575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1611829513581 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1611829513581 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1611829513581 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1611829513581 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611829513581 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 2 3 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 2 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1611829513631 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1611829513631 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1611829513631 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 30 18 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 29 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 39 21 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 40 12 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611829513632 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1611829513632 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1611829513632 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1611829514044 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1611829514044 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611829514044 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1611829514051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611829515365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611829515991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611829516040 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611829517430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611829517430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611829518548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611829521230 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611829521230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611829521723 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1611829521723 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611829521723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611829521724 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611829521955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611829521992 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1611829521992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611829523043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611829523045 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1611829523045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611829524092 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611829525799 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1611829526287 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "65 MAX 10 " "65 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL P11 " "Pin CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLK } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL F15 " "Pin RESET uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { RESET } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611829526311 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1611829526311 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/koutakimura/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "nios2pio.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/nios2pio.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1611829526313 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1611829526313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/output_files/nios2pio.fit.smsg " "Generated suppressed messages file /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/nios2pio/output_files/nios2pio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611829526557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1291 " "Peak virtual memory: 1291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611829527272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 19:25:27 2021 " "Processing ended: Thu Jan 28 19:25:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611829527272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611829527272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611829527272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611829527272 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 215 s " "Quartus Prime Flow was successful. 0 errors, 215 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611829527373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611829527901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611829527901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 19:25:27 2021 " "Processing started: Thu Jan 28 19:25:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611829527901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611829527901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2pio -c nios2pio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2pio -c nios2pio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611829527901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1611829528143 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611829529915 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611829529954 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1611829529957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611829530159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 19:25:30 2021 " "Processing ended: Thu Jan 28 19:25:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611829530159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611829530159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611829530159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611829530159 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 216 s " "Quartus Prime Flow was successful. 0 errors, 216 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611829530264 ""}
