// Seed: 3494878971
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri0 id_9
);
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output wire id_10,
    input wor id_11,
    input tri0 id_12,
    input wand id_13,
    input supply0 id_14
);
  and primCall (id_5, id_9, id_6, id_11, id_7, id_14, id_3, id_13);
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0,
      id_14,
      id_11,
      id_5
  );
endmodule
