#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 14 22:11:15 2023
# Process ID: 18548
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1
# Command line: vivado.exe -log VGA_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_v1_0.tcl
# Log file: C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1/VGA_v1_0.vds
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
source VGA_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 471.191 ; gain = 201.375
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/VGA'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Miles/Desktop/Interface_Technology/VGA' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/lab_src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miles/Desktop/Interface_Technology/PWM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APP/Vivado/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/utils_1/imports/synth_1/VGA_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/utils_1/imports/synth_1/VGA_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top VGA_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.719 ; gain = 411.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_v1_0' [C:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0/hdl/VGA_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'VGA_v1_0_S00_AXI' [C:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0/hdl/VGA_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0/hdl/VGA_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0/hdl/VGA_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'VGA_v1_0_S00_AXI' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0/hdl/VGA_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1/.Xil/Vivado-18548-Chenxuan-RazerBlade/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1/.Xil/Vivado-18548-Chenxuan-RazerBlade/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:108]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:128]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:147]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:166]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:185]
INFO: [Synth 8-226] default block is never used [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:204]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_v1_0' (0#1) [C:/Users/Miles/Desktop/Interface_Technology/VGA/VGA_1_0/hdl/VGA_v1_0.v:4]
WARNING: [Synth 8-3848] Net RAM[31] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[30] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[29] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[28] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[27] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[26] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[25] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[24] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[23] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[22] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[21] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[20] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[14] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[8] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[7] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-3848] Net RAM[0] in module/entity vga_control does not have driver. [C:/Users/Miles/Desktop/Interface_Technology/VGA/vga_control.v:23]
WARNING: [Synth 8-7129] Port reset in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[31] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[30] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[29] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[28] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[27] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[26] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[25] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[24] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module VGA_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module VGA_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module VGA_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module VGA_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module VGA_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module VGA_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.375 ; gain = 506.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.375 ; gain = 506.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.375 ; gain = 506.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1407.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1503.449 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for s00_axi_aclk. (constraint file  c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for s00_axi_aclk. (constraint file  c:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               15 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[31] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[30] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[29] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[28] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[27] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[26] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[25] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_data[24] in module vga_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module VGA_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module VGA_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module VGA_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module VGA_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module VGA_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module VGA_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |   123|
|3     |LUT1    |   106|
|4     |LUT2    |   198|
|5     |LUT3    |   144|
|6     |LUT4    |   244|
|7     |LUT5    |    82|
|8     |LUT6    |   183|
|9     |MUXF7   |     8|
|10    |FDRE    |   387|
|11    |FDSE    |     1|
|12    |IBUF    |    46|
|13    |OBUF    |    55|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1503.449 ; gain = 506.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1503.449 ; gain = 602.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1503.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1503.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 15e5859d
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1503.449 ; gain = 997.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miles/Desktop/Interface_Technology/VGA/edit_VGA_v1_0.runs/synth_1/VGA_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_v1_0_utilization_synth.rpt -pb VGA_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 22:11:57 2023...
