design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/asma/open_eFPGA_v2/openlane/RAM_IO,RAM_IO,24_12_22_00_50,flow completed,0h4m54s0ms,0h4m15s0ms,119054.56667639336,0.0257025,59527.28333819668,67.13,-1,767.55,1137,0,0,0,0,0,0,0,3,3,0,-1,-1,74367,11984,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,47565343.0,0.0,66.9,84.2,48.21,73.24,-1,2,8,2,8,0,0,0,0,0,4,0,0,0,0,0,1,1,1,1,625,280,38,559,1530,3032,22056.1536,-1,-1,-1,0.000143,0.000151,1e-08,-1,-1,-1,20.78,40.0,25.0,40,1,50,53.040,25.990,0.3,1,5,0.8,0,sky130_fd_sc_hd,DELAY 0
