ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_rtc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rtc_init_mode_enter,"ax",%progbits
  18              		.align	1
  19              		.global	rtc_init_mode_enter
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	rtc_init_mode_enter:
  25              	.LFB118:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_rtc.c"
   1:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \file    gd32f3x0_rtc.c
   3:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief   RTC driver
   4:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** #include "gd32f3x0_rtc.h"
  39:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
  41:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      reset most of the RTC registers
  42:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
  43:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
  44:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
  45:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
  46:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_deinit(void)
  47:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
  48:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
  49:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  50:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* RTC_TAMP register is not under write protection */
  51:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP = RTC_REGISTER_RESET;
  52:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  53:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
  54:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
  55:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
  56:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  57:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* reset RTC_CTL register, this can be done without the init mode */
  58:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL &= RTC_REGISTER_RESET;
  59:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  60:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enter init mode */
  61:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     error_status = rtc_init_mode_enter();
  62:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  63:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(ERROR != error_status) {
  64:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
  65:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****            in order to read calendar from shadow register, not the real registers being reset */
  66:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TIME = RTC_REGISTER_RESET;
  67:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
  68:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  69:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_PSC = RTC_PSC_RESET;
  70:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  71:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* reset RTC_STAT register, also exit init mode.
  72:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****            at the same time, RTC_STAT_SOPF bit is reset, as the condition to reset RTC_SHIFTCTL reg
  73:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_STAT = RTC_STAT_RESET;
  74:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  75:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* to write RTC_ALRM0SS register, ALRM0EN bit in RTC_CTL register should be reset as the co
  76:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_ALRM0TD = RTC_REGISTER_RESET;
  77:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_ALRM0SS = RTC_REGISTER_RESET;
  78:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  79:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
  80:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_SHIFTCTL = RTC_REGISTER_RESET;
  81:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_HRFC = RTC_REGISTER_RESET;
  82:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  83:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = rtc_register_sync_wait();
  84:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
  85:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  86:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
  87:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
  88:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  89:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 3


  90:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
  91:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  92:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
  93:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      initialize RTC registers
  94:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains
  95:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 parameters for initialization of the rtc peripheral
  96:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 members of the structure and the member values are shown as below:
  97:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_year: 0x0 - 0x99(BCD format)
  98:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
  99:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 100:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_date: 0x1 - 0x31(BCD format)
 101:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 102:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 103:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_d
 104:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_minute: 0x0 - 0x59(BCD format)
 105:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_second: 0x0 - 0x59(BCD format)
 106:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_factor_asyn: 0x0 - 0x7F
 107:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_factor_syn: 0x0 - 0x7FFF
 108:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 109:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_display_format: RTC_24HOUR, RTC_12HOUR
 110:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 111:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 112:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 113:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_init(rtc_parameter_struct *rtc_initpara_struct)
 114:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 115:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 116:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t reg_time = 0x00U, reg_date = 0x00U;
 117:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 118:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg_date = (DATE_YR(rtc_initpara_struct->rtc_year) | \
 119:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 120:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
 121:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DAY(rtc_initpara_struct->rtc_date));
 122:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 123:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg_time = (rtc_initpara_struct->rtc_am_pm | \
 124:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour) | \
 125:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
 126:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_SC(rtc_initpara_struct->rtc_second));
 127:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 128:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* 1st: disable the write protection */
 129:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 130:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 131:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 132:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* 2nd: enter init mode */
 133:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     error_status = rtc_init_mode_enter();
 134:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 135:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(ERROR != error_status) {
 136:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->rtc_factor_asyn) | \
 137:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 138:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 139:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TIME = (uint32_t)reg_time;
 140:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 141:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 142:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_CS);
 143:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->rtc_display_format;
 144:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 145:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* 3rd: exit init mode */
 146:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         rtc_init_mode_exit();
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 4


 147:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 148:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* 4th: wait the RSYNF flag to set */
 149:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = rtc_register_sync_wait();
 150:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 151:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 152:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* 5th: enable the write protection */
 153:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 154:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 155:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 156:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 157:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 158:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 159:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enter RTC init mode
 160:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 161:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 162:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 163:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 164:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_init_mode_enter(void)
 165:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
  27              		.loc 1 165 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 166:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t time_index = RTC_INITM_TIMEOUT;
  32              		.loc 1 166 5 view .LVU1
  33              	.LVL0:
 167:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
  34              		.loc 1 167 5 view .LVU2
 168:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
  35              		.loc 1 168 5 view .LVU3
 169:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 170:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* check whether it has been in init mode */
 171:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RESET == (RTC_STAT & RTC_STAT_INITF)) {
  36              		.loc 1 171 5 view .LVU4
  37              		.loc 1 171 18 is_stmt 0 view .LVU5
  38 0000 0F4B     		ldr	r3, .L7
  39 0002 D3F80C38 		ldr	r3, [r3, #2060]
  40              		.loc 1 171 7 view .LVU6
  41 0006 13F0400F 		tst	r3, #64
  42 000a 14D1     		bne	.L5
 172:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_STAT |= RTC_STAT_INITM;
  43              		.loc 1 172 9 is_stmt 1 view .LVU7
  44              		.loc 1 172 18 is_stmt 0 view .LVU8
  45 000c 0C4A     		ldr	r2, .L7
  46 000e D2F80C38 		ldr	r3, [r2, #2060]
  47 0012 43F08003 		orr	r3, r3, #128
  48 0016 C2F80C38 		str	r3, [r2, #2060]
 166:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
  49              		.loc 1 166 14 view .LVU9
  50 001a 4FF48042 		mov	r2, #16384
  51              	.LVL1:
  52              	.L4:
 173:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 174:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* wait until the INITF flag to be set */
 175:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         do {
  53              		.loc 1 175 9 is_stmt 1 discriminator 2 view .LVU10
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 5


 176:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_INITF;
  54              		.loc 1 176 13 discriminator 2 view .LVU11
  55              		.loc 1 176 27 is_stmt 0 discriminator 2 view .LVU12
  56 001e 084B     		ldr	r3, .L7
  57 0020 D3F80C38 		ldr	r3, [r3, #2060]
  58              		.loc 1 176 25 discriminator 2 view .LVU13
  59 0024 03F04003 		and	r3, r3, #64
  60              	.LVL2:
 177:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         } while((--time_index > 0x00U) && (RESET == flag_status));
  61              		.loc 1 177 16 is_stmt 1 discriminator 2 view .LVU14
  62              		.loc 1 177 9 is_stmt 0 discriminator 2 view .LVU15
  63 0028 013A     		subs	r2, r2, #1
  64              	.LVL3:
  65              		.loc 1 177 9 discriminator 2 view .LVU16
  66 002a 01D0     		beq	.L3
  67              		.loc 1 177 40 discriminator 1 view .LVU17
  68 002c 002B     		cmp	r3, #0
  69 002e F6D0     		beq	.L4
  70              	.L3:
 178:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 179:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         if(RESET != flag_status) {
  71              		.loc 1 179 9 is_stmt 1 view .LVU18
  72              		.loc 1 179 11 is_stmt 0 view .LVU19
  73 0030 1BB9     		cbnz	r3, .L6
 168:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
  74              		.loc 1 168 15 view .LVU20
  75 0032 0020     		movs	r0, #0
  76 0034 7047     		bx	lr
  77              	.LVL4:
  78              	.L5:
 180:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             error_status = SUCCESS;
 181:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 182:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     } else {
 183:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = SUCCESS;
  79              		.loc 1 183 22 view .LVU21
  80 0036 0120     		movs	r0, #1
  81 0038 7047     		bx	lr
  82              	.LVL5:
  83              	.L6:
 180:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             error_status = SUCCESS;
  84              		.loc 1 180 26 view .LVU22
  85 003a 0120     		movs	r0, #1
  86              	.LVL6:
 184:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 185:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
  87              		.loc 1 185 5 is_stmt 1 view .LVU23
 186:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
  88              		.loc 1 186 1 is_stmt 0 view .LVU24
  89 003c 7047     		bx	lr
  90              	.L8:
  91 003e 00BF     		.align	2
  92              	.L7:
  93 0040 00200040 		.word	1073750016
  94              		.cfi_endproc
  95              	.LFE118:
  97              		.section	.text.rtc_init_mode_exit,"ax",%progbits
  98              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 6


  99              		.global	rtc_init_mode_exit
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	rtc_init_mode_exit:
 105              	.LFB119:
 187:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 188:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 189:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      exit RTC init mode
 190:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 191:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 192:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 193:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 194:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_init_mode_exit(void)
 195:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 106              		.loc 1 195 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 196:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_STAT &= (uint32_t)(~RTC_STAT_INITM);
 111              		.loc 1 196 5 view .LVU26
 112              		.loc 1 196 14 is_stmt 0 view .LVU27
 113 0000 034A     		ldr	r2, .L10
 114 0002 D2F80C38 		ldr	r3, [r2, #2060]
 115 0006 23F08003 		bic	r3, r3, #128
 116 000a C2F80C38 		str	r3, [r2, #2060]
 197:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 117              		.loc 1 197 1 view .LVU28
 118 000e 7047     		bx	lr
 119              	.L11:
 120              		.align	2
 121              	.L10:
 122 0010 00200040 		.word	1073750016
 123              		.cfi_endproc
 124              	.LFE119:
 126              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 127              		.align	1
 128              		.global	rtc_register_sync_wait
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	rtc_register_sync_wait:
 134              	.LFB120:
 198:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 199:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 200:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      wait until RTC_TIME and RTC_DATE registers are synchronized with APB clock, and the
 201:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 registers are updated
 202:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 203:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 204:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 205:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 206:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_register_sync_wait(void)
 207:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 135              		.loc 1 207 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 7


 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 140 0000 82B0     		sub	sp, sp, #8
 141              	.LCFI0:
 142              		.cfi_def_cfa_offset 8
 208:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     volatile uint32_t time_index = RTC_RSYNF_TIMEOUT;
 143              		.loc 1 208 5 view .LVU30
 144              		.loc 1 208 23 is_stmt 0 view .LVU31
 145 0002 4FF40043 		mov	r3, #32768
 146 0006 0193     		str	r3, [sp, #4]
 209:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 147              		.loc 1 209 5 is_stmt 1 view .LVU32
 148              	.LVL7:
 210:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 149              		.loc 1 210 5 view .LVU33
 211:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 212:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RESET == (RTC_CTL & RTC_CTL_BPSHAD)) {
 150              		.loc 1 212 5 view .LVU34
 151              		.loc 1 212 18 is_stmt 0 view .LVU35
 152 0008 144B     		ldr	r3, .L20
 153 000a D3F80838 		ldr	r3, [r3, #2056]
 154              		.loc 1 212 7 view .LVU36
 155 000e 13F0200F 		tst	r3, #32
 156 0012 21D1     		bne	.L17
 213:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* disable the write protection */
 214:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY1;
 157              		.loc 1 214 9 is_stmt 1 view .LVU37
 158              		.loc 1 214 17 is_stmt 0 view .LVU38
 159 0014 114B     		ldr	r3, .L20
 160 0016 CA22     		movs	r2, #202
 161 0018 C3F82428 		str	r2, [r3, #2084]
 215:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY2;
 162              		.loc 1 215 9 is_stmt 1 view .LVU39
 163              		.loc 1 215 17 is_stmt 0 view .LVU40
 164 001c 5322     		movs	r2, #83
 165 001e C3F82428 		str	r2, [r3, #2084]
 216:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 217:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* firstly clear RSYNF flag */
 218:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_STAT &= (uint32_t)(~RTC_STAT_RSYNF);
 166              		.loc 1 218 9 is_stmt 1 view .LVU41
 167              		.loc 1 218 18 is_stmt 0 view .LVU42
 168 0022 D3F80C28 		ldr	r2, [r3, #2060]
 169 0026 22F02002 		bic	r2, r2, #32
 170 002a C3F80C28 		str	r2, [r3, #2060]
 171              	.LVL8:
 172              	.L15:
 219:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 220:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* wait until RSYNF flag to be set */
 221:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         do {
 173              		.loc 1 221 9 is_stmt 1 discriminator 2 view .LVU43
 222:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_RSYNF;
 174              		.loc 1 222 13 discriminator 2 view .LVU44
 175              		.loc 1 222 27 is_stmt 0 discriminator 2 view .LVU45
 176 002e 0B4B     		ldr	r3, .L20
 177 0030 D3F80C28 		ldr	r2, [r3, #2060]
 178              		.loc 1 222 25 discriminator 2 view .LVU46
 179 0034 02F02002 		and	r2, r2, #32
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 8


 180              	.LVL9:
 223:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         } while((--time_index > 0x00U) && (RESET == flag_status));
 181              		.loc 1 223 16 is_stmt 1 discriminator 2 view .LVU47
 182              		.loc 1 223 18 is_stmt 0 discriminator 2 view .LVU48
 183 0038 019B     		ldr	r3, [sp, #4]
 184 003a 013B     		subs	r3, r3, #1
 185              		.loc 1 223 9 discriminator 2 view .LVU49
 186 003c 0193     		str	r3, [sp, #4]
 187 003e 0BB1     		cbz	r3, .L14
 188              		.loc 1 223 40 discriminator 1 view .LVU50
 189 0040 002A     		cmp	r2, #0
 190 0042 F4D0     		beq	.L15
 191              	.L14:
 224:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 225:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         if(RESET != flag_status) {
 192              		.loc 1 225 9 is_stmt 1 view .LVU51
 193              		.loc 1 225 11 is_stmt 0 view .LVU52
 194 0044 32B9     		cbnz	r2, .L18
 210:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 195              		.loc 1 210 15 view .LVU53
 196 0046 0020     		movs	r0, #0
 197              	.L16:
 198              	.LVL10:
 226:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             error_status = SUCCESS;
 227:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 228:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 229:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* enable the write protection */
 230:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_WPK = RTC_LOCK_KEY;
 199              		.loc 1 230 9 is_stmt 1 view .LVU54
 200              		.loc 1 230 17 is_stmt 0 view .LVU55
 201 0048 044B     		ldr	r3, .L20
 202 004a FF22     		movs	r2, #255
 203              	.LVL11:
 204              		.loc 1 230 17 view .LVU56
 205 004c C3F82428 		str	r2, [r3, #2084]
 206              	.LVL12:
 207              	.L13:
 231:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     } else {
 232:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = SUCCESS;
 233:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 234:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 235:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 208              		.loc 1 235 5 is_stmt 1 view .LVU57
 236:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 209              		.loc 1 236 1 is_stmt 0 view .LVU58
 210 0050 02B0     		add	sp, sp, #8
 211              	.LCFI1:
 212              		.cfi_remember_state
 213              		.cfi_def_cfa_offset 0
 214              		@ sp needed
 215 0052 7047     		bx	lr
 216              	.LVL13:
 217              	.L18:
 218              	.LCFI2:
 219              		.cfi_restore_state
 226:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             error_status = SUCCESS;
 220              		.loc 1 226 26 view .LVU59
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 9


 221 0054 0120     		movs	r0, #1
 222 0056 F7E7     		b	.L16
 223              	.LVL14:
 224              	.L17:
 232:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 225              		.loc 1 232 22 view .LVU60
 226 0058 0120     		movs	r0, #1
 227 005a F9E7     		b	.L13
 228              	.L21:
 229              		.align	2
 230              	.L20:
 231 005c 00200040 		.word	1073750016
 232              		.cfi_endproc
 233              	.LFE120:
 235              		.section	.text.rtc_deinit,"ax",%progbits
 236              		.align	1
 237              		.global	rtc_deinit
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	rtc_deinit:
 243              	.LFB116:
  47:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 244              		.loc 1 47 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248 0000 08B5     		push	{r3, lr}
 249              	.LCFI3:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 3, -8
 252              		.cfi_offset 14, -4
  48:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 253              		.loc 1 48 5 view .LVU62
 254              	.LVL15:
  51:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 255              		.loc 1 51 5 view .LVU63
  51:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 256              		.loc 1 51 14 is_stmt 0 view .LVU64
 257 0002 174B     		ldr	r3, .L26
 258 0004 0022     		movs	r2, #0
 259 0006 C3F84028 		str	r2, [r3, #2112]
  54:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 260              		.loc 1 54 5 is_stmt 1 view .LVU65
  54:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 261              		.loc 1 54 13 is_stmt 0 view .LVU66
 262 000a CA21     		movs	r1, #202
 263 000c C3F82418 		str	r1, [r3, #2084]
  55:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 264              		.loc 1 55 5 is_stmt 1 view .LVU67
  55:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 265              		.loc 1 55 13 is_stmt 0 view .LVU68
 266 0010 5321     		movs	r1, #83
 267 0012 C3F82418 		str	r1, [r3, #2084]
  58:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 268              		.loc 1 58 5 is_stmt 1 view .LVU69
  58:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 10


 269              		.loc 1 58 13 is_stmt 0 view .LVU70
 270 0016 D3F80818 		ldr	r1, [r3, #2056]
 271 001a C3F80828 		str	r2, [r3, #2056]
  61:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 272              		.loc 1 61 5 is_stmt 1 view .LVU71
  61:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 273              		.loc 1 61 20 is_stmt 0 view .LVU72
 274 001e FFF7FEFF 		bl	rtc_init_mode_enter
 275              	.LVL16:
  63:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 276              		.loc 1 63 5 is_stmt 1 view .LVU73
  63:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 277              		.loc 1 63 7 is_stmt 0 view .LVU74
 278 0022 20B9     		cbnz	r0, .L25
 279              	.LVL17:
 280              	.L23:
  87:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 281              		.loc 1 87 5 is_stmt 1 view .LVU75
  87:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 282              		.loc 1 87 13 is_stmt 0 view .LVU76
 283 0024 0E4B     		ldr	r3, .L26
 284 0026 FF22     		movs	r2, #255
 285 0028 C3F82428 		str	r2, [r3, #2084]
  89:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 286              		.loc 1 89 5 is_stmt 1 view .LVU77
  90:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 287              		.loc 1 90 1 is_stmt 0 view .LVU78
 288 002c 08BD     		pop	{r3, pc}
 289              	.LVL18:
 290              	.L25:
  66:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 291              		.loc 1 66 9 is_stmt 1 view .LVU79
  66:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 292              		.loc 1 66 18 is_stmt 0 view .LVU80
 293 002e 0C4B     		ldr	r3, .L26
 294              	.LVL19:
  66:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 295              		.loc 1 66 18 view .LVU81
 296 0030 0022     		movs	r2, #0
 297 0032 C3F80028 		str	r2, [r3, #2048]
  67:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 298              		.loc 1 67 9 is_stmt 1 view .LVU82
  67:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 299              		.loc 1 67 18 is_stmt 0 view .LVU83
 300 0036 42F20111 		movw	r1, #8449
 301 003a C3F80418 		str	r1, [r3, #2052]
  69:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 302              		.loc 1 69 9 is_stmt 1 view .LVU84
  69:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 303              		.loc 1 69 17 is_stmt 0 view .LVU85
 304 003e 0949     		ldr	r1, .L26+4
 305 0040 C3F81018 		str	r1, [r3, #2064]
  73:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 306              		.loc 1 73 9 is_stmt 1 view .LVU86
  73:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 307              		.loc 1 73 18 is_stmt 0 view .LVU87
 308 0044 0721     		movs	r1, #7
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 11


 309 0046 C3F80C18 		str	r1, [r3, #2060]
  76:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_ALRM0SS = RTC_REGISTER_RESET;
 310              		.loc 1 76 9 is_stmt 1 view .LVU88
  76:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_ALRM0SS = RTC_REGISTER_RESET;
 311              		.loc 1 76 21 is_stmt 0 view .LVU89
 312 004a C3F81C28 		str	r2, [r3, #2076]
  77:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 313              		.loc 1 77 9 is_stmt 1 view .LVU90
  77:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 314              		.loc 1 77 21 is_stmt 0 view .LVU91
 315 004e C3F84428 		str	r2, [r3, #2116]
  80:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_HRFC = RTC_REGISTER_RESET;
 316              		.loc 1 80 9 is_stmt 1 view .LVU92
  80:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_HRFC = RTC_REGISTER_RESET;
 317              		.loc 1 80 22 is_stmt 0 view .LVU93
 318 0052 C3F82C28 		str	r2, [r3, #2092]
  81:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 319              		.loc 1 81 9 is_stmt 1 view .LVU94
  81:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 320              		.loc 1 81 18 is_stmt 0 view .LVU95
 321 0056 C3F83C28 		str	r2, [r3, #2108]
  83:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 322              		.loc 1 83 9 is_stmt 1 view .LVU96
  83:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 323              		.loc 1 83 24 is_stmt 0 view .LVU97
 324 005a FFF7FEFF 		bl	rtc_register_sync_wait
 325              	.LVL20:
  83:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 326              		.loc 1 83 24 view .LVU98
 327 005e E1E7     		b	.L23
 328              	.L27:
 329              		.align	2
 330              	.L26:
 331 0060 00200040 		.word	1073750016
 332 0064 FF007F00 		.word	8323327
 333              		.cfi_endproc
 334              	.LFE116:
 336              		.section	.text.rtc_init,"ax",%progbits
 337              		.align	1
 338              		.global	rtc_init
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 343              	rtc_init:
 344              	.LVL21:
 345              	.LFB117:
 114:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 346              		.loc 1 114 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 114:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 350              		.loc 1 114 1 is_stmt 0 view .LVU100
 351 0000 70B5     		push	{r4, r5, r6, lr}
 352              	.LCFI4:
 353              		.cfi_def_cfa_offset 16
 354              		.cfi_offset 4, -16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 12


 355              		.cfi_offset 5, -12
 356              		.cfi_offset 6, -8
 357              		.cfi_offset 14, -4
 358 0002 0446     		mov	r4, r0
 115:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t reg_time = 0x00U, reg_date = 0x00U;
 359              		.loc 1 115 5 is_stmt 1 view .LVU101
 360              	.LVL22:
 116:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 361              		.loc 1 116 5 view .LVU102
 118:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 362              		.loc 1 118 5 view .LVU103
 118:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 363              		.loc 1 118 17 is_stmt 0 view .LVU104
 364 0004 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 119:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
 365              		.loc 1 119 17 view .LVU105
 366 0006 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 367 0008 5B03     		lsls	r3, r3, #13
 368 000a 9BB2     		uxth	r3, r3
 118:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 369              		.loc 1 118 56 view .LVU106
 370 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 120:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DAY(rtc_initpara_struct->rtc_date));
 371              		.loc 1 120 17 view .LVU107
 372 0010 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 373 0012 1202     		lsls	r2, r2, #8
 374 0014 02F4F852 		and	r2, r2, #7936
 119:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_MON(rtc_initpara_struct->rtc_month) | \
 375              		.loc 1 119 64 view .LVU108
 376 0018 1343     		orrs	r3, r3, r2
 121:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 377              		.loc 1 121 17 view .LVU109
 378 001a 8578     		ldrb	r5, [r0, #2]	@ zero_extendqisi2
 379 001c 05F03F05 		and	r5, r5, #63
 118:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 DATE_DOW(rtc_initpara_struct->rtc_day_of_week) | \
 380              		.loc 1 118 14 view .LVU110
 381 0020 1D43     		orrs	r5, r5, r3
 382              	.LVL23:
 123:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour) | \
 383              		.loc 1 123 5 is_stmt 1 view .LVU111
 123:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour) | \
 384              		.loc 1 123 36 is_stmt 0 view .LVU112
 385 0022 C368     		ldr	r3, [r0, #12]
 124:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
 386              		.loc 1 124 17 view .LVU113
 387 0024 0279     		ldrb	r2, [r0, #4]	@ zero_extendqisi2
 388 0026 1204     		lsls	r2, r2, #16
 389 0028 02F47C12 		and	r2, r2, #4128768
 123:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour) | \
 390              		.loc 1 123 48 view .LVU114
 391 002c 1343     		orrs	r3, r3, r2
 125:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_SC(rtc_initpara_struct->rtc_second));
 392              		.loc 1 125 17 view .LVU115
 393 002e 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 394 0030 1202     		lsls	r2, r2, #8
 395 0032 02F4FE42 		and	r2, r2, #32512
 124:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_MN(rtc_initpara_struct->rtc_minute) | \
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 13


 396              		.loc 1 124 56 view .LVU116
 397 0036 1343     		orrs	r3, r3, r2
 126:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 398              		.loc 1 126 17 view .LVU117
 399 0038 8679     		ldrb	r6, [r0, #6]	@ zero_extendqisi2
 400 003a 06F07F06 		and	r6, r6, #127
 123:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 TIME_HR(rtc_initpara_struct->rtc_hour) | \
 401              		.loc 1 123 14 view .LVU118
 402 003e 1E43     		orrs	r6, r6, r3
 403              	.LVL24:
 129:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 404              		.loc 1 129 5 is_stmt 1 view .LVU119
 129:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 405              		.loc 1 129 13 is_stmt 0 view .LVU120
 406 0040 174B     		ldr	r3, .L32
 407 0042 CA22     		movs	r2, #202
 408 0044 C3F82428 		str	r2, [r3, #2084]
 130:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 409              		.loc 1 130 5 is_stmt 1 view .LVU121
 130:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 410              		.loc 1 130 13 is_stmt 0 view .LVU122
 411 0048 5322     		movs	r2, #83
 412 004a C3F82428 		str	r2, [r3, #2084]
 133:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 413              		.loc 1 133 5 is_stmt 1 view .LVU123
 133:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 414              		.loc 1 133 20 is_stmt 0 view .LVU124
 415 004e FFF7FEFF 		bl	rtc_init_mode_enter
 416              	.LVL25:
 135:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->rtc_factor_asyn) | \
 417              		.loc 1 135 5 is_stmt 1 view .LVU125
 135:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->rtc_factor_asyn) | \
 418              		.loc 1 135 7 is_stmt 0 view .LVU126
 419 0052 20B9     		cbnz	r0, .L31
 420              	.LVL26:
 421              	.L29:
 153:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 422              		.loc 1 153 5 is_stmt 1 view .LVU127
 153:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 423              		.loc 1 153 13 is_stmt 0 view .LVU128
 424 0054 124B     		ldr	r3, .L32
 425 0056 FF22     		movs	r2, #255
 426 0058 C3F82428 		str	r2, [r3, #2084]
 155:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 427              		.loc 1 155 5 is_stmt 1 view .LVU129
 156:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 428              		.loc 1 156 1 is_stmt 0 view .LVU130
 429 005c 70BD     		pop	{r4, r5, r6, pc}
 430              	.LVL27:
 431              	.L31:
 136:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 432              		.loc 1 136 9 is_stmt 1 view .LVU131
 136:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 433              		.loc 1 136 30 is_stmt 0 view .LVU132
 434 005e 2289     		ldrh	r2, [r4, #8]
 435 0060 1204     		lsls	r2, r2, #16
 436 0062 02F4FE02 		and	r2, r2, #8323072
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 14


 137:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 437              		.loc 1 137 30 view .LVU133
 438 0066 6389     		ldrh	r3, [r4, #10]
 439 0068 C3F30E03 		ubfx	r3, r3, #0, #15
 136:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 440              		.loc 1 136 19 view .LVU134
 441 006c 1A43     		orrs	r2, r2, r3
 136:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 442              		.loc 1 136 17 view .LVU135
 443 006e 0C4B     		ldr	r3, .L32
 444              	.LVL28:
 136:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->rtc_factor_syn));
 445              		.loc 1 136 17 view .LVU136
 446 0070 C3F81028 		str	r2, [r3, #2064]
 139:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 447              		.loc 1 139 9 is_stmt 1 view .LVU137
 139:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 448              		.loc 1 139 18 is_stmt 0 view .LVU138
 449 0074 C3F80068 		str	r6, [r3, #2048]
 140:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 450              		.loc 1 140 9 is_stmt 1 view .LVU139
 140:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 451              		.loc 1 140 18 is_stmt 0 view .LVU140
 452 0078 C3F80458 		str	r5, [r3, #2052]
 142:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->rtc_display_format;
 453              		.loc 1 142 9 is_stmt 1 view .LVU141
 142:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->rtc_display_format;
 454              		.loc 1 142 17 is_stmt 0 view .LVU142
 455 007c D3F80828 		ldr	r2, [r3, #2056]
 456 0080 22F04002 		bic	r2, r2, #64
 457 0084 C3F80828 		str	r2, [r3, #2056]
 143:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 458              		.loc 1 143 9 is_stmt 1 view .LVU143
 143:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 459              		.loc 1 143 17 is_stmt 0 view .LVU144
 460 0088 D3F80828 		ldr	r2, [r3, #2056]
 143:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 461              		.loc 1 143 40 view .LVU145
 462 008c 2169     		ldr	r1, [r4, #16]
 143:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 463              		.loc 1 143 17 view .LVU146
 464 008e 0A43     		orrs	r2, r2, r1
 465 0090 C3F80828 		str	r2, [r3, #2056]
 146:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 466              		.loc 1 146 9 is_stmt 1 view .LVU147
 467 0094 FFF7FEFF 		bl	rtc_init_mode_exit
 468              	.LVL29:
 149:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 469              		.loc 1 149 9 view .LVU148
 149:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 470              		.loc 1 149 24 is_stmt 0 view .LVU149
 471 0098 FFF7FEFF 		bl	rtc_register_sync_wait
 472              	.LVL30:
 149:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 473              		.loc 1 149 24 view .LVU150
 474 009c DAE7     		b	.L29
 475              	.L33:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 15


 476 009e 00BF     		.align	2
 477              	.L32:
 478 00a0 00200040 		.word	1073750016
 479              		.cfi_endproc
 480              	.LFE117:
 482              		.section	.text.rtc_current_time_get,"ax",%progbits
 483              		.align	1
 484              		.global	rtc_current_time_get
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 489              	rtc_current_time_get:
 490              	.LVL31:
 491              	.LFB121:
 237:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 238:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 239:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      get current time and date
 240:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 241:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains
 242:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 parameters for initialization of the rtc peripheral
 243:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 members of the structure and the member values are shown as below:
 244:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_year: 0x0 - 0x99(BCD format)
 245:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 246:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 247:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_date: 0x1 - 0x31(BCD format)
 248:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 249:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 250:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_d
 251:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_minute: 0x0 - 0x59(BCD format)
 252:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_second: 0x0 - 0x59(BCD format)
 253:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_factor_asyn: 0x0 - 0x7F
 254:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_factor_syn: 0x0 - 0x7FFF
 255:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 256:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_display_format: RTC_24HOUR, RTC_12HOUR
 257:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 258:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 259:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_current_time_get(rtc_parameter_struct *rtc_initpara_struct)
 260:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 492              		.loc 1 260 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497              		.loc 1 260 1 is_stmt 0 view .LVU152
 498 0000 10B4     		push	{r4}
 499              	.LCFI5:
 500              		.cfi_def_cfa_offset 4
 501              		.cfi_offset 4, -4
 261:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t temp_tr = 0x00U, temp_dr = 0x00U, temp_pscr = 0x00U, temp_ctlr = 0x00U;
 502              		.loc 1 261 5 is_stmt 1 view .LVU153
 503              	.LVL32:
 262:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 263:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp_tr = (uint32_t)RTC_TIME;
 504              		.loc 1 263 5 view .LVU154
 505              		.loc 1 263 13 is_stmt 0 view .LVU155
 506 0002 174C     		ldr	r4, .L36
 507 0004 D4F80038 		ldr	r3, [r4, #2048]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 16


 508              	.LVL33:
 264:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp_dr = (uint32_t)RTC_DATE;
 509              		.loc 1 264 5 is_stmt 1 view .LVU156
 510              		.loc 1 264 13 is_stmt 0 view .LVU157
 511 0008 D4F80428 		ldr	r2, [r4, #2052]
 512              	.LVL34:
 265:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp_pscr = (uint32_t)RTC_PSC;
 513              		.loc 1 265 5 is_stmt 1 view .LVU158
 514              		.loc 1 265 15 is_stmt 0 view .LVU159
 515 000c D4F81018 		ldr	r1, [r4, #2064]
 516              	.LVL35:
 266:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp_ctlr = (uint32_t)RTC_CTL;
 517              		.loc 1 266 5 is_stmt 1 view .LVU160
 518              		.loc 1 266 15 is_stmt 0 view .LVU161
 519 0010 D4F80848 		ldr	r4, [r4, #2056]
 520              	.LVL36:
 267:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 268:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* get current time and construct rtc_parameter_struct structure */
 269:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_year = (uint8_t)GET_DATE_YR(temp_dr);
 521              		.loc 1 269 5 is_stmt 1 view .LVU162
 522              		.loc 1 269 37 is_stmt 0 view .LVU163
 523 0014 C2F3074C 		ubfx	ip, r2, #16, #8
 524              		.loc 1 269 35 view .LVU164
 525 0018 80F800C0 		strb	ip, [r0]
 270:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_month = (uint8_t)GET_DATE_MON(temp_dr);
 526              		.loc 1 270 5 is_stmt 1 view .LVU165
 527              		.loc 1 270 38 is_stmt 0 view .LVU166
 528 001c C2F3042C 		ubfx	ip, r2, #8, #5
 529              		.loc 1 270 36 view .LVU167
 530 0020 80F801C0 		strb	ip, [r0, #1]
 271:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_date = (uint8_t)GET_DATE_DAY(temp_dr);
 531              		.loc 1 271 5 is_stmt 1 view .LVU168
 532              		.loc 1 271 37 is_stmt 0 view .LVU169
 533 0024 02F03F0C 		and	ip, r2, #63
 534              		.loc 1 271 35 view .LVU170
 535 0028 80F802C0 		strb	ip, [r0, #2]
 272:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_day_of_week = (uint8_t)GET_DATE_DOW(temp_dr);
 536              		.loc 1 272 5 is_stmt 1 view .LVU171
 537              		.loc 1 272 44 is_stmt 0 view .LVU172
 538 002c C2F34232 		ubfx	r2, r2, #13, #3
 539              	.LVL37:
 540              		.loc 1 272 42 view .LVU173
 541 0030 C270     		strb	r2, [r0, #3]
 273:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_hour = (uint8_t)GET_TIME_HR(temp_tr);
 542              		.loc 1 273 5 is_stmt 1 view .LVU174
 543              		.loc 1 273 37 is_stmt 0 view .LVU175
 544 0032 C3F30542 		ubfx	r2, r3, #16, #6
 545              		.loc 1 273 35 view .LVU176
 546 0036 0271     		strb	r2, [r0, #4]
 274:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_minute = (uint8_t)GET_TIME_MN(temp_tr);
 547              		.loc 1 274 5 is_stmt 1 view .LVU177
 548              		.loc 1 274 39 is_stmt 0 view .LVU178
 549 0038 C3F30622 		ubfx	r2, r3, #8, #7
 550              		.loc 1 274 37 view .LVU179
 551 003c 4271     		strb	r2, [r0, #5]
 275:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_second = (uint8_t)GET_TIME_SC(temp_tr);
 552              		.loc 1 275 5 is_stmt 1 view .LVU180
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 17


 553              		.loc 1 275 39 is_stmt 0 view .LVU181
 554 003e 03F07F02 		and	r2, r3, #127
 555              		.loc 1 275 37 view .LVU182
 556 0042 8271     		strb	r2, [r0, #6]
 276:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 557              		.loc 1 276 5 is_stmt 1 view .LVU183
 558              		.loc 1 276 44 is_stmt 0 view .LVU184
 559 0044 C1F30642 		ubfx	r2, r1, #16, #7
 560              		.loc 1 276 42 view .LVU185
 561 0048 0281     		strh	r2, [r0, #8]	@ movhi
 277:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 562              		.loc 1 277 5 is_stmt 1 view .LVU186
 563              		.loc 1 277 43 is_stmt 0 view .LVU187
 564 004a C1F30E01 		ubfx	r1, r1, #0, #15
 565              	.LVL38:
 566              		.loc 1 277 41 view .LVU188
 567 004e 4181     		strh	r1, [r0, #10]	@ movhi
 278:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_am_pm = (uint32_t)(temp_tr & RTC_TIME_PM);
 568              		.loc 1 278 5 is_stmt 1 view .LVU189
 569              		.loc 1 278 38 is_stmt 0 view .LVU190
 570 0050 03F48003 		and	r3, r3, #4194304
 571              	.LVL39:
 572              		.loc 1 278 36 view .LVU191
 573 0054 C360     		str	r3, [r0, #12]
 279:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_initpara_struct->rtc_display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 574              		.loc 1 279 5 is_stmt 1 view .LVU192
 575              		.loc 1 279 47 is_stmt 0 view .LVU193
 576 0056 04F04004 		and	r4, r4, #64
 577              	.LVL40:
 578              		.loc 1 279 45 view .LVU194
 579 005a 0461     		str	r4, [r0, #16]
 280:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 580              		.loc 1 280 1 view .LVU195
 581 005c 10BC     		pop	{r4}
 582              	.LCFI6:
 583              		.cfi_restore 4
 584              		.cfi_def_cfa_offset 0
 585 005e 7047     		bx	lr
 586              	.L37:
 587              		.align	2
 588              	.L36:
 589 0060 00200040 		.word	1073750016
 590              		.cfi_endproc
 591              	.LFE121:
 593              		.section	.text.rtc_subsecond_get,"ax",%progbits
 594              		.align	1
 595              		.global	rtc_subsecond_get
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	rtc_subsecond_get:
 601              	.LFB122:
 281:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 282:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 283:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      get current subsecond value
 284:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 285:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 18


 286:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     current subsecond value
 287:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 288:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** uint32_t rtc_subsecond_get(void)
 289:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 602              		.loc 1 289 1 is_stmt 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 0
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606              		@ link register save eliminated.
 290:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t reg = 0x00U;
 607              		.loc 1 290 5 view .LVU197
 608              	.LVL41:
 291:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* if BPSHAD bit is reset, reading RTC_SS will lock RTC_TIME and RTC_DATE automatically */
 292:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg = (uint32_t)RTC_SS;
 609              		.loc 1 292 5 view .LVU198
 610              		.loc 1 292 9 is_stmt 0 view .LVU199
 611 0000 024B     		ldr	r3, .L39
 612 0002 D3F82808 		ldr	r0, [r3, #2088]
 613              	.LVL42:
 293:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* read RTC_DATE to unlock the 3 shadow registers */
 294:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     (void)(RTC_DATE);
 614              		.loc 1 294 5 is_stmt 1 view .LVU200
 615 0006 D3F80438 		ldr	r3, [r3, #2052]
 295:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 296:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return reg;
 616              		.loc 1 296 5 view .LVU201
 297:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 617              		.loc 1 297 1 is_stmt 0 view .LVU202
 618 000a 7047     		bx	lr
 619              	.L40:
 620              		.align	2
 621              	.L39:
 622 000c 00200040 		.word	1073750016
 623              		.cfi_endproc
 624              	.LFE122:
 626              		.section	.text.rtc_alarm_config,"ax",%progbits
 627              		.align	1
 628              		.global	rtc_alarm_config
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 633              	rtc_alarm_config:
 634              	.LVL43:
 635              	.LFB123:
 298:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 299:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 300:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      configure RTC alarm
 301:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains
 302:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 parameters for RTC alarm configuration
 303:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 members of the structure and the member values are shown as below:
 304:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 305:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 306:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 307:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 308:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 309:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 310:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 19


 311:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_minute: 0x0 - 0x59(BCD format)
 312:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_second: 0x0 - 0x59(BCD format)
 313:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 314:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 315:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 316:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 317:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_alarm_config(rtc_alarm_struct *rtc_alarm_time)
 318:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 636              		.loc 1 318 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 319:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t reg_alrm0td = 0x00U;
 641              		.loc 1 319 5 view .LVU204
 320:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 321:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg_alrm0td = (rtc_alarm_time->rtc_alarm_mask | \
 642              		.loc 1 321 5 view .LVU205
 643              		.loc 1 321 34 is_stmt 0 view .LVU206
 644 0000 0368     		ldr	r3, [r0]
 322:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    rtc_alarm_time->rtc_weekday_or_date | \
 645              		.loc 1 322 34 view .LVU207
 646 0002 4268     		ldr	r2, [r0, #4]
 321:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    rtc_alarm_time->rtc_weekday_or_date | \
 647              		.loc 1 321 51 view .LVU208
 648 0004 1343     		orrs	r3, r3, r2
 323:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    rtc_alarm_time->rtc_am_pm | \
 649              		.loc 1 323 34 view .LVU209
 650 0006 C268     		ldr	r2, [r0, #12]
 322:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    rtc_alarm_time->rtc_weekday_or_date | \
 651              		.loc 1 322 56 view .LVU210
 652 0008 1343     		orrs	r3, r3, r2
 324:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    ALRM0TD_DAY(rtc_alarm_time->rtc_alarm_day) | \
 653              		.loc 1 324 20 view .LVU211
 654 000a 027A     		ldrb	r2, [r0, #8]	@ zero_extendqisi2
 655 000c 1206     		lsls	r2, r2, #24
 656 000e 02F07C52 		and	r2, r2, #1056964608
 323:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    rtc_alarm_time->rtc_am_pm | \
 657              		.loc 1 323 46 view .LVU212
 658 0012 1343     		orrs	r3, r3, r2
 325:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    ALRM0TD_HR(rtc_alarm_time->rtc_alarm_hour) | \
 659              		.loc 1 325 20 view .LVU213
 660 0014 427A     		ldrb	r2, [r0, #9]	@ zero_extendqisi2
 661 0016 1204     		lsls	r2, r2, #16
 662 0018 02F47C12 		and	r2, r2, #4128768
 324:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    ALRM0TD_DAY(rtc_alarm_time->rtc_alarm_day) | \
 663              		.loc 1 324 63 view .LVU214
 664 001c 1343     		orrs	r3, r3, r2
 326:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    ALRM0TD_MN(rtc_alarm_time->rtc_alarm_minute) | \
 665              		.loc 1 326 20 view .LVU215
 666 001e 827A     		ldrb	r2, [r0, #10]	@ zero_extendqisi2
 667 0020 1202     		lsls	r2, r2, #8
 668 0022 02F4FE42 		and	r2, r2, #32512
 325:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    ALRM0TD_HR(rtc_alarm_time->rtc_alarm_hour) | \
 669              		.loc 1 325 63 view .LVU216
 670 0026 1343     		orrs	r3, r3, r2
 327:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    ALRM0TD_SC(rtc_alarm_time->rtc_alarm_second));
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 20


 671              		.loc 1 327 20 view .LVU217
 672 0028 C27A     		ldrb	r2, [r0, #11]	@ zero_extendqisi2
 673 002a 02F07F02 		and	r2, r2, #127
 321:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                    rtc_alarm_time->rtc_weekday_or_date | \
 674              		.loc 1 321 17 view .LVU218
 675 002e 1343     		orrs	r3, r3, r2
 676              	.LVL44:
 328:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 329:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 330:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 677              		.loc 1 330 5 is_stmt 1 view .LVU219
 678              		.loc 1 330 13 is_stmt 0 view .LVU220
 679 0030 064A     		ldr	r2, .L42
 680 0032 CA21     		movs	r1, #202
 681 0034 C2F82418 		str	r1, [r2, #2084]
 331:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 682              		.loc 1 331 5 is_stmt 1 view .LVU221
 683              		.loc 1 331 13 is_stmt 0 view .LVU222
 684 0038 5321     		movs	r1, #83
 685 003a C2F82418 		str	r1, [r2, #2084]
 332:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 333:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_ALRM0TD = (uint32_t)reg_alrm0td;
 686              		.loc 1 333 5 is_stmt 1 view .LVU223
 687              		.loc 1 333 17 is_stmt 0 view .LVU224
 688 003e C2F81C38 		str	r3, [r2, #2076]
 334:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 335:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 336:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 689              		.loc 1 336 5 is_stmt 1 view .LVU225
 690              		.loc 1 336 13 is_stmt 0 view .LVU226
 691 0042 FF23     		movs	r3, #255
 692              	.LVL45:
 693              		.loc 1 336 13 view .LVU227
 694 0044 C2F82438 		str	r3, [r2, #2084]
 695              	.LVL46:
 337:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 696              		.loc 1 337 1 view .LVU228
 697 0048 7047     		bx	lr
 698              	.L43:
 699 004a 00BF     		.align	2
 700              	.L42:
 701 004c 00200040 		.word	1073750016
 702              		.cfi_endproc
 703              	.LFE123:
 705              		.section	.text.rtc_alarm_subsecond_config,"ax",%progbits
 706              		.align	1
 707              		.global	rtc_alarm_subsecond_config
 708              		.syntax unified
 709              		.thumb
 710              		.thumb_func
 712              	rtc_alarm_subsecond_config:
 713              	.LVL47:
 714              	.LFB124:
 338:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 339:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 340:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      configure subsecond of RTC alarm
 341:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  mask_subsecond: alarm subsecond mask
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 21


 342:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 343:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_0_14: mask alarm subsecond configuration
 344:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_1_14: mask RTC_ALRM0SS_SSC[14:1], and RTC_ALRM0SS_SSC[0] is to be com
 345:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_2_14: mask RTC_ALRM0SS_SSC[14:2], and RTC_ALRM0SS_SSC[1:0] is to be c
 346:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_3_14: mask RTC_ALRM0SS_SSC[14:3], and RTC_ALRM0SS_SSC[2:0] is to be c
 347:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_4_14: mask RTC_ALRM0SS_SSC[14:4], and RTC_ALRM0SS_SSC[3:0] is to be c
 348:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_5_14: mask RTC_ALRM0SS_SSC[14:5], and RTC_ALRM0SS_SSC[4:0] is to be c
 349:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_6_14: mask RTC_ALRM0SS_SSC[14:6], and RTC_ALRM0SS_SSC[5:0] is to be c
 350:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_7_14: mask RTC_ALRM0SS_SSC[14:7], and RTC_ALRM0SS_SSC[6:0] is to be c
 351:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_8_14: mask RTC_ALRM0SS_SSC[14:8], and RTC_ALRM0SS_SSC[7:0] is to be c
 352:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_9_14: mask RTC_ALRM0SS_SSC[14:9], and RTC_ALRM0SS_SSC[8:0] is to be c
 353:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_10_14: mask RTC_ALRM0SS_SSC[14:10], and RTC_ALRM0SS_SSC[9:0] is to be
 354:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_11_14: mask RTC_ALRM0SS_SSC[14:11], and RTC_ALRM0SS_SSC[10:0] is to b
 355:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_12_14: mask RTC_ALRM0SS_SSC[14:12], and RTC_ALRM0SS_SSC[11:0] is to b
 356:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_13_14: mask RTC_ALRM0SS_SSC[14:13], and RTC_ALRM0SS_SSC[12:0] is to b
 357:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_14: mask RTC_ALRM0SS_SSC[14], and RTC_ALRM0SS_SSC[13:0] is to be comp
 358:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_MASKSSC_NONE: mask none, and RTC_ALRM0SS_SSC[14:0] is to be compared
 359:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  subsecond: alarm subsecond value(0x000 - 0x7FFF)
 360:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 361:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 362:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 363:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_alarm_subsecond_config(uint32_t mask_subsecond, uint32_t subsecond)
 364:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 715              		.loc 1 364 1 is_stmt 1 view -0
 716              		.cfi_startproc
 717              		@ args = 0, pretend = 0, frame = 0
 718              		@ frame_needed = 0, uses_anonymous_args = 0
 719              		@ link register save eliminated.
 365:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 366:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 720              		.loc 1 366 5 view .LVU230
 721              		.loc 1 366 13 is_stmt 0 view .LVU231
 722 0000 064B     		ldr	r3, .L45
 723 0002 CA22     		movs	r2, #202
 724 0004 C3F82428 		str	r2, [r3, #2084]
 367:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 725              		.loc 1 367 5 is_stmt 1 view .LVU232
 726              		.loc 1 367 13 is_stmt 0 view .LVU233
 727 0008 5322     		movs	r2, #83
 728 000a C3F82428 		str	r2, [r3, #2084]
 368:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 369:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_ALRM0SS = mask_subsecond | subsecond;
 729              		.loc 1 369 5 is_stmt 1 view .LVU234
 730              		.loc 1 369 34 is_stmt 0 view .LVU235
 731 000e 0843     		orrs	r0, r0, r1
 732              	.LVL48:
 733              		.loc 1 369 17 view .LVU236
 734 0010 C3F84408 		str	r0, [r3, #2116]
 370:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 371:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 372:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 735              		.loc 1 372 5 is_stmt 1 view .LVU237
 736              		.loc 1 372 13 is_stmt 0 view .LVU238
 737 0014 FF22     		movs	r2, #255
 738 0016 C3F82428 		str	r2, [r3, #2084]
 373:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 739              		.loc 1 373 1 view .LVU239
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 22


 740 001a 7047     		bx	lr
 741              	.L46:
 742              		.align	2
 743              	.L45:
 744 001c 00200040 		.word	1073750016
 745              		.cfi_endproc
 746              	.LFE124:
 748              		.section	.text.rtc_alarm_get,"ax",%progbits
 749              		.align	1
 750              		.global	rtc_alarm_get
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 755              	rtc_alarm_get:
 756              	.LVL49:
 757              	.LFB125:
 374:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 375:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 376:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      get RTC alarm
 377:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 378:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains
 379:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 parameters for RTC alarm configuration
 380:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 members of the structure and the member values are shown as below:
 381:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 382:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 383:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 384:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 385:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 386:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 387:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the
 388:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_minute: 0x0 - 0x59(BCD format)
 389:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_alarm_second: 0x0 - 0x59(BCD format)
 390:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 391:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 392:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 393:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_alarm_get(rtc_alarm_struct *rtc_alarm_time)
 394:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 758              		.loc 1 394 1 is_stmt 1 view -0
 759              		.cfi_startproc
 760              		@ args = 0, pretend = 0, frame = 0
 761              		@ frame_needed = 0, uses_anonymous_args = 0
 762              		@ link register save eliminated.
 395:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t reg_alrm0td = 0x00U;
 763              		.loc 1 395 5 view .LVU241
 396:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 397:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* get the value of RTC_ALRM0TD register */
 398:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg_alrm0td = RTC_ALRM0TD;
 764              		.loc 1 398 5 view .LVU242
 765              		.loc 1 398 17 is_stmt 0 view .LVU243
 766 0000 0C4B     		ldr	r3, .L48
 767 0002 D3F81C38 		ldr	r3, [r3, #2076]
 768              	.LVL50:
 399:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 400:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* get alarm parameters and construct the rtc_alarm_struct structure */
 401:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_alarm_mask = reg_alrm0td & RTC_ALARM_ALL_MASK;
 769              		.loc 1 401 5 is_stmt 1 view .LVU244
 770              		.loc 1 401 50 is_stmt 0 view .LVU245
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 23


 771 0006 03F08032 		and	r2, r3, #-2139062144
 772              		.loc 1 401 36 view .LVU246
 773 000a 0260     		str	r2, [r0]
 402:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_am_pm = (uint32_t)(reg_alrm0td & RTC_ALRM0TD_PM);
 774              		.loc 1 402 5 is_stmt 1 view .LVU247
 775              		.loc 1 402 33 is_stmt 0 view .LVU248
 776 000c 03F48002 		and	r2, r3, #4194304
 777              		.loc 1 402 31 view .LVU249
 778 0010 C260     		str	r2, [r0, #12]
 403:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_weekday_or_date = (uint32_t)(reg_alrm0td & RTC_ALRM0TD_DOWS);
 779              		.loc 1 403 5 is_stmt 1 view .LVU250
 780              		.loc 1 403 43 is_stmt 0 view .LVU251
 781 0012 03F08042 		and	r2, r3, #1073741824
 782              		.loc 1 403 41 view .LVU252
 783 0016 4260     		str	r2, [r0, #4]
 404:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_alarm_day = (uint8_t)GET_ALRM0TD_DAY(reg_alrm0td);
 784              		.loc 1 404 5 is_stmt 1 view .LVU253
 785              		.loc 1 404 37 is_stmt 0 view .LVU254
 786 0018 C3F30562 		ubfx	r2, r3, #24, #6
 787              		.loc 1 404 35 view .LVU255
 788 001c 0272     		strb	r2, [r0, #8]
 405:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_alarm_hour = (uint8_t)GET_ALRM0TD_HR(reg_alrm0td);
 789              		.loc 1 405 5 is_stmt 1 view .LVU256
 790              		.loc 1 405 38 is_stmt 0 view .LVU257
 791 001e C3F30542 		ubfx	r2, r3, #16, #6
 792              		.loc 1 405 36 view .LVU258
 793 0022 4272     		strb	r2, [r0, #9]
 406:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_alarm_minute = (uint8_t)GET_ALRM0TD_MN(reg_alrm0td);
 794              		.loc 1 406 5 is_stmt 1 view .LVU259
 795              		.loc 1 406 40 is_stmt 0 view .LVU260
 796 0024 C3F30622 		ubfx	r2, r3, #8, #7
 797              		.loc 1 406 38 view .LVU261
 798 0028 8272     		strb	r2, [r0, #10]
 407:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_alarm_time->rtc_alarm_second = (uint8_t)GET_ALRM0TD_SC(reg_alrm0td);
 799              		.loc 1 407 5 is_stmt 1 view .LVU262
 800              		.loc 1 407 40 is_stmt 0 view .LVU263
 801 002a 03F07F03 		and	r3, r3, #127
 802              	.LVL51:
 803              		.loc 1 407 38 view .LVU264
 804 002e C372     		strb	r3, [r0, #11]
 408:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 805              		.loc 1 408 1 view .LVU265
 806 0030 7047     		bx	lr
 807              	.L49:
 808 0032 00BF     		.align	2
 809              	.L48:
 810 0034 00200040 		.word	1073750016
 811              		.cfi_endproc
 812              	.LFE125:
 814              		.section	.text.rtc_alarm_subsecond_get,"ax",%progbits
 815              		.align	1
 816              		.global	rtc_alarm_subsecond_get
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 821              	rtc_alarm_subsecond_get:
 822              	.LFB126:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 24


 409:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 410:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 411:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      get RTC alarm subsecond
 412:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 413:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 414:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     RTC alarm subsecond value
 415:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 416:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** uint32_t rtc_alarm_subsecond_get(void)
 417:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 823              		.loc 1 417 1 is_stmt 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
 418:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 828              		.loc 1 418 5 view .LVU267
 829              		.loc 1 418 13 is_stmt 0 view .LVU268
 830 0000 024B     		ldr	r3, .L51
 831 0002 D3F84408 		ldr	r0, [r3, #2116]
 419:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 832              		.loc 1 419 1 view .LVU269
 833 0006 C0F30E00 		ubfx	r0, r0, #0, #15
 834 000a 7047     		bx	lr
 835              	.L52:
 836              		.align	2
 837              	.L51:
 838 000c 00200040 		.word	1073750016
 839              		.cfi_endproc
 840              	.LFE126:
 842              		.section	.text.rtc_alarm_enable,"ax",%progbits
 843              		.align	1
 844              		.global	rtc_alarm_enable
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	rtc_alarm_enable:
 850              	.LFB127:
 420:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 421:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 422:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enable RTC alarm
 423:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 424:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 425:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 426:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 427:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_alarm_enable(void)
 428:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 851              		.loc 1 428 1 is_stmt 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 0
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855              		@ link register save eliminated.
 429:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 430:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 856              		.loc 1 430 5 view .LVU271
 857              		.loc 1 430 13 is_stmt 0 view .LVU272
 858 0000 084B     		ldr	r3, .L54
 859 0002 CA22     		movs	r2, #202
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 25


 860 0004 C3F82428 		str	r2, [r3, #2084]
 431:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 861              		.loc 1 431 5 is_stmt 1 view .LVU273
 862              		.loc 1 431 13 is_stmt 0 view .LVU274
 863 0008 5322     		movs	r2, #83
 864 000a C3F82428 		str	r2, [r3, #2084]
 432:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 433:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL |= RTC_CTL_ALRM0EN;
 865              		.loc 1 433 5 is_stmt 1 view .LVU275
 866              		.loc 1 433 13 is_stmt 0 view .LVU276
 867 000e D3F80828 		ldr	r2, [r3, #2056]
 868 0012 42F48072 		orr	r2, r2, #256
 869 0016 C3F80828 		str	r2, [r3, #2056]
 434:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 435:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 436:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 870              		.loc 1 436 5 is_stmt 1 view .LVU277
 871              		.loc 1 436 13 is_stmt 0 view .LVU278
 872 001a FF22     		movs	r2, #255
 873 001c C3F82428 		str	r2, [r3, #2084]
 437:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 874              		.loc 1 437 1 view .LVU279
 875 0020 7047     		bx	lr
 876              	.L55:
 877 0022 00BF     		.align	2
 878              	.L54:
 879 0024 00200040 		.word	1073750016
 880              		.cfi_endproc
 881              	.LFE127:
 883              		.section	.text.rtc_alarm_disable,"ax",%progbits
 884              		.align	1
 885              		.global	rtc_alarm_disable
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	rtc_alarm_disable:
 891              	.LFB128:
 438:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 439:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 440:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      disable RTC alarm
 441:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 442:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 443:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 444:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 445:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_alarm_disable(void)
 446:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 892              		.loc 1 446 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 8
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 897 0000 82B0     		sub	sp, sp, #8
 898              	.LCFI7:
 899              		.cfi_def_cfa_offset 8
 447:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     volatile uint32_t time_index = RTC_ALRM0WF_TIMEOUT;
 900              		.loc 1 447 5 view .LVU281
 901              		.loc 1 447 23 is_stmt 0 view .LVU282
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 26


 902 0002 4FF40043 		mov	r3, #32768
 903 0006 0193     		str	r3, [sp, #4]
 448:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 904              		.loc 1 448 5 is_stmt 1 view .LVU283
 905              	.LVL52:
 449:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 906              		.loc 1 449 5 view .LVU284
 450:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 451:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 452:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 907              		.loc 1 452 5 view .LVU285
 908              		.loc 1 452 13 is_stmt 0 view .LVU286
 909 0008 104B     		ldr	r3, .L62
 910 000a CA22     		movs	r2, #202
 911 000c C3F82428 		str	r2, [r3, #2084]
 453:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 912              		.loc 1 453 5 is_stmt 1 view .LVU287
 913              		.loc 1 453 13 is_stmt 0 view .LVU288
 914 0010 5322     		movs	r2, #83
 915 0012 C3F82428 		str	r2, [r3, #2084]
 454:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 455:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* clear the state of alarm */
 456:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM0EN);
 916              		.loc 1 456 5 is_stmt 1 view .LVU289
 917              		.loc 1 456 13 is_stmt 0 view .LVU290
 918 0016 D3F80828 		ldr	r2, [r3, #2056]
 919 001a 22F48072 		bic	r2, r2, #256
 920 001e C3F80828 		str	r2, [r3, #2056]
 921              	.LVL53:
 922              	.L58:
 457:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 458:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* wait until ALRM0WF flag to be set after the alarm is disabled */
 459:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     do {
 923              		.loc 1 459 5 is_stmt 1 discriminator 2 view .LVU291
 460:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 924              		.loc 1 460 9 discriminator 2 view .LVU292
 925              		.loc 1 460 23 is_stmt 0 discriminator 2 view .LVU293
 926 0022 0A4B     		ldr	r3, .L62
 927 0024 D3F80C28 		ldr	r2, [r3, #2060]
 928              		.loc 1 460 21 discriminator 2 view .LVU294
 929 0028 02F00102 		and	r2, r2, #1
 930              	.LVL54:
 461:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     } while((--time_index > 0x00U) && (RESET == flag_status));
 931              		.loc 1 461 12 is_stmt 1 discriminator 2 view .LVU295
 932              		.loc 1 461 14 is_stmt 0 discriminator 2 view .LVU296
 933 002c 019B     		ldr	r3, [sp, #4]
 934 002e 013B     		subs	r3, r3, #1
 935              		.loc 1 461 5 discriminator 2 view .LVU297
 936 0030 0193     		str	r3, [sp, #4]
 937 0032 0BB1     		cbz	r3, .L57
 938              		.loc 1 461 36 discriminator 1 view .LVU298
 939 0034 002A     		cmp	r2, #0
 940 0036 F4D0     		beq	.L58
 941              	.L57:
 462:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 463:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RESET != flag_status) {
 942              		.loc 1 463 5 is_stmt 1 view .LVU299
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 27


 943              		.loc 1 463 7 is_stmt 0 view .LVU300
 944 0038 32B9     		cbnz	r2, .L60
 448:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 945              		.loc 1 448 15 view .LVU301
 946 003a 0020     		movs	r0, #0
 947              	.L59:
 948              	.LVL55:
 464:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = SUCCESS;
 465:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 466:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 467:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 468:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 949              		.loc 1 468 5 is_stmt 1 view .LVU302
 950              		.loc 1 468 13 is_stmt 0 view .LVU303
 951 003c 034B     		ldr	r3, .L62
 952 003e FF22     		movs	r2, #255
 953              	.LVL56:
 954              		.loc 1 468 13 view .LVU304
 955 0040 C3F82428 		str	r2, [r3, #2084]
 469:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 470:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 956              		.loc 1 470 5 is_stmt 1 view .LVU305
 471:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 957              		.loc 1 471 1 is_stmt 0 view .LVU306
 958 0044 02B0     		add	sp, sp, #8
 959              	.LCFI8:
 960              		.cfi_remember_state
 961              		.cfi_def_cfa_offset 0
 962              		@ sp needed
 963 0046 7047     		bx	lr
 964              	.LVL57:
 965              	.L60:
 966              	.LCFI9:
 967              		.cfi_restore_state
 464:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = SUCCESS;
 968              		.loc 1 464 22 view .LVU307
 969 0048 0120     		movs	r0, #1
 970 004a F7E7     		b	.L59
 971              	.L63:
 972              		.align	2
 973              	.L62:
 974 004c 00200040 		.word	1073750016
 975              		.cfi_endproc
 976              	.LFE128:
 978              		.section	.text.rtc_timestamp_enable,"ax",%progbits
 979              		.align	1
 980              		.global	rtc_timestamp_enable
 981              		.syntax unified
 982              		.thumb
 983              		.thumb_func
 985              	rtc_timestamp_enable:
 986              	.LVL58:
 987              	.LFB129:
 472:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 473:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 474:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enable RTC time-stamp
 475:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  edge: specify which edge to detect of time-stamp
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 28


 476:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 477:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_TIMESTAMP_RISING_EDGE: rising edge is valid event edge for timestamp event
 478:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_TIMESTAMP_FALLING_EDGE: falling edge is valid event edge for timestamp event
 479:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 480:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 481:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 482:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_timestamp_enable(uint32_t edge)
 483:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 988              		.loc 1 483 1 is_stmt 1 view -0
 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992              		@ link register save eliminated.
 484:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t reg_ctl = 0x00U;
 993              		.loc 1 484 5 view .LVU309
 485:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 486:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* clear the bits to be configured in RTC_CTL */
 487:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg_ctl = (uint32_t)(RTC_CTL & (uint32_t)(~(RTC_CTL_TSEG | RTC_CTL_TSEN)));
 994              		.loc 1 487 5 view .LVU310
 995              		.loc 1 487 26 is_stmt 0 view .LVU311
 996 0000 0A4A     		ldr	r2, .L65
 997 0002 D2F80838 		ldr	r3, [r2, #2056]
 998              		.loc 1 487 13 view .LVU312
 999 0006 23F40063 		bic	r3, r3, #2048
 1000 000a 23F00803 		bic	r3, r3, #8
 1001              	.LVL59:
 488:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 489:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* new configuration */
 490:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     reg_ctl |= (uint32_t)(edge | RTC_CTL_TSEN);
 1002              		.loc 1 490 5 is_stmt 1 view .LVU313
 1003              		.loc 1 490 13 is_stmt 0 view .LVU314
 1004 000e 0343     		orrs	r3, r3, r0
 1005              	.LVL60:
 1006              		.loc 1 490 13 view .LVU315
 1007 0010 43F40063 		orr	r3, r3, #2048
 1008              	.LVL61:
 491:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 492:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 493:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1009              		.loc 1 493 5 is_stmt 1 view .LVU316
 1010              		.loc 1 493 13 is_stmt 0 view .LVU317
 1011 0014 CA21     		movs	r1, #202
 1012 0016 C2F82418 		str	r1, [r2, #2084]
 494:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1013              		.loc 1 494 5 is_stmt 1 view .LVU318
 1014              		.loc 1 494 13 is_stmt 0 view .LVU319
 1015 001a 5321     		movs	r1, #83
 1016 001c C2F82418 		str	r1, [r2, #2084]
 495:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 496:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL = (uint32_t)reg_ctl;
 1017              		.loc 1 496 5 is_stmt 1 view .LVU320
 1018              		.loc 1 496 13 is_stmt 0 view .LVU321
 1019 0020 C2F80838 		str	r3, [r2, #2056]
 497:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 498:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 499:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1020              		.loc 1 499 5 is_stmt 1 view .LVU322
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 29


 1021              		.loc 1 499 13 is_stmt 0 view .LVU323
 1022 0024 FF23     		movs	r3, #255
 1023              	.LVL62:
 1024              		.loc 1 499 13 view .LVU324
 1025 0026 C2F82438 		str	r3, [r2, #2084]
 1026              	.LVL63:
 500:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1027              		.loc 1 500 1 view .LVU325
 1028 002a 7047     		bx	lr
 1029              	.L66:
 1030              		.align	2
 1031              	.L65:
 1032 002c 00200040 		.word	1073750016
 1033              		.cfi_endproc
 1034              	.LFE129:
 1036              		.section	.text.rtc_timestamp_disable,"ax",%progbits
 1037              		.align	1
 1038              		.global	rtc_timestamp_disable
 1039              		.syntax unified
 1040              		.thumb
 1041              		.thumb_func
 1043              	rtc_timestamp_disable:
 1044              	.LFB130:
 501:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 502:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 503:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      disable RTC time-stamp
 504:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 505:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 506:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 507:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 508:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_timestamp_disable(void)
 509:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1045              		.loc 1 509 1 is_stmt 1 view -0
 1046              		.cfi_startproc
 1047              		@ args = 0, pretend = 0, frame = 0
 1048              		@ frame_needed = 0, uses_anonymous_args = 0
 1049              		@ link register save eliminated.
 510:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 511:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1050              		.loc 1 511 5 view .LVU327
 1051              		.loc 1 511 13 is_stmt 0 view .LVU328
 1052 0000 084B     		ldr	r3, .L68
 1053 0002 CA22     		movs	r2, #202
 1054 0004 C3F82428 		str	r2, [r3, #2084]
 512:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1055              		.loc 1 512 5 is_stmt 1 view .LVU329
 1056              		.loc 1 512 13 is_stmt 0 view .LVU330
 1057 0008 5322     		movs	r2, #83
 1058 000a C3F82428 		str	r2, [r3, #2084]
 513:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 514:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* clear the TSEN bit */
 515:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL &= (uint32_t)(~ RTC_CTL_TSEN);
 1059              		.loc 1 515 5 is_stmt 1 view .LVU331
 1060              		.loc 1 515 13 is_stmt 0 view .LVU332
 1061 000e D3F80828 		ldr	r2, [r3, #2056]
 1062 0012 22F40062 		bic	r2, r2, #2048
 1063 0016 C3F80828 		str	r2, [r3, #2056]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 30


 516:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 517:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 518:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1064              		.loc 1 518 5 is_stmt 1 view .LVU333
 1065              		.loc 1 518 13 is_stmt 0 view .LVU334
 1066 001a FF22     		movs	r2, #255
 1067 001c C3F82428 		str	r2, [r3, #2084]
 519:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1068              		.loc 1 519 1 view .LVU335
 1069 0020 7047     		bx	lr
 1070              	.L69:
 1071 0022 00BF     		.align	2
 1072              	.L68:
 1073 0024 00200040 		.word	1073750016
 1074              		.cfi_endproc
 1075              	.LFE130:
 1077              		.section	.text.rtc_timestamp_get,"ax",%progbits
 1078              		.align	1
 1079              		.global	rtc_timestamp_get
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1084              	rtc_timestamp_get:
 1085              	.LVL64:
 1086              	.LFB131:
 520:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 521:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 522:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      get RTC timestamp time and date
 523:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 524:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] rtc_timestamp: pointer to a rtc_timestamp_struct structure which contains
 525:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 parameters for RTC time-stamp configuration
 526:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 members of the structure and the member values are shown as below:
 527:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_timestamp_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 528:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                        RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 529:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_timestamp_date: 0x1 - 0x31(BCD format)
 530:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_timestamp_day: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY
 531:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                      RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 532:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_timestamp_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on
 533:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_timestamp_minute: 0x0 - 0x59(BCD format)
 534:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_timestamp_second: 0x0 - 0x59(BCD format)
 535:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_am_pm: RTC_AM, RTC_PM
 536:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 537:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 538:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_timestamp_get(rtc_timestamp_struct *rtc_timestamp)
 539:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1087              		.loc 1 539 1 is_stmt 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 540:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t temp_tts = 0x00U, temp_dts = 0x00U;
 1092              		.loc 1 540 5 view .LVU337
 541:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 542:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* get the value of time_stamp registers */
 543:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp_tts = (uint32_t)RTC_TTS;
 1093              		.loc 1 543 5 view .LVU338
 1094              		.loc 1 543 14 is_stmt 0 view .LVU339
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 31


 1095 0000 0D4A     		ldr	r2, .L71
 1096 0002 D2F83038 		ldr	r3, [r2, #2096]
 1097              	.LVL65:
 544:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp_dts = (uint32_t)RTC_DTS;
 1098              		.loc 1 544 5 is_stmt 1 view .LVU340
 1099              		.loc 1 544 14 is_stmt 0 view .LVU341
 1100 0006 D2F83428 		ldr	r2, [r2, #2100]
 1101              	.LVL66:
 545:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 546:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* get timestamp time and construct the rtc_timestamp_struct structure */
 547:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_am_pm = (uint32_t)(temp_tts & RTC_TTS_PM);
 1102              		.loc 1 547 5 is_stmt 1 view .LVU342
 1103              		.loc 1 547 32 is_stmt 0 view .LVU343
 1104 000a 03F48001 		and	r1, r3, #4194304
 1105              		.loc 1 547 30 view .LVU344
 1106 000e 8160     		str	r1, [r0, #8]
 548:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_timestamp_month = (uint8_t)GET_DTS_MON(temp_dts);
 1107              		.loc 1 548 5 is_stmt 1 view .LVU345
 1108              		.loc 1 548 42 is_stmt 0 view .LVU346
 1109 0010 C2F30421 		ubfx	r1, r2, #8, #5
 1110              		.loc 1 548 40 view .LVU347
 1111 0014 0170     		strb	r1, [r0]
 549:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_timestamp_date = (uint8_t)GET_DTS_DAY(temp_dts);
 1112              		.loc 1 549 5 is_stmt 1 view .LVU348
 1113              		.loc 1 549 41 is_stmt 0 view .LVU349
 1114 0016 02F03F01 		and	r1, r2, #63
 1115              		.loc 1 549 39 view .LVU350
 1116 001a 4170     		strb	r1, [r0, #1]
 550:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_timestamp_day = (uint8_t)GET_DTS_DOW(temp_dts);
 1117              		.loc 1 550 5 is_stmt 1 view .LVU351
 1118              		.loc 1 550 40 is_stmt 0 view .LVU352
 1119 001c C2F34232 		ubfx	r2, r2, #13, #3
 1120              	.LVL67:
 1121              		.loc 1 550 38 view .LVU353
 1122 0020 8270     		strb	r2, [r0, #2]
 551:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_timestamp_hour = (uint8_t)GET_TTS_HR(temp_tts);
 1123              		.loc 1 551 5 is_stmt 1 view .LVU354
 1124              		.loc 1 551 41 is_stmt 0 view .LVU355
 1125 0022 C3F30542 		ubfx	r2, r3, #16, #6
 1126              		.loc 1 551 39 view .LVU356
 1127 0026 C270     		strb	r2, [r0, #3]
 552:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_timestamp_minute = (uint8_t)GET_TTS_MN(temp_tts);
 1128              		.loc 1 552 5 is_stmt 1 view .LVU357
 1129              		.loc 1 552 43 is_stmt 0 view .LVU358
 1130 0028 C3F30622 		ubfx	r2, r3, #8, #7
 1131              		.loc 1 552 41 view .LVU359
 1132 002c 0271     		strb	r2, [r0, #4]
 553:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     rtc_timestamp->rtc_timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1133              		.loc 1 553 5 is_stmt 1 view .LVU360
 1134              		.loc 1 553 43 is_stmt 0 view .LVU361
 1135 002e 03F07F03 		and	r3, r3, #127
 1136              	.LVL68:
 1137              		.loc 1 553 41 view .LVU362
 1138 0032 4371     		strb	r3, [r0, #5]
 554:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1139              		.loc 1 554 1 view .LVU363
 1140 0034 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 32


 1141              	.L72:
 1142 0036 00BF     		.align	2
 1143              	.L71:
 1144 0038 00200040 		.word	1073750016
 1145              		.cfi_endproc
 1146              	.LFE131:
 1148              		.section	.text.rtc_timestamp_subsecond_get,"ax",%progbits
 1149              		.align	1
 1150              		.global	rtc_timestamp_subsecond_get
 1151              		.syntax unified
 1152              		.thumb
 1153              		.thumb_func
 1155              	rtc_timestamp_subsecond_get:
 1156              	.LFB132:
 555:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 556:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 557:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      get RTC time-stamp subsecond
 558:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 559:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 560:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     RTC time-stamp subsecond value
 561:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 562:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** uint32_t rtc_timestamp_subsecond_get(void)
 563:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1157              		.loc 1 563 1 is_stmt 1 view -0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 564:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return ((uint32_t)RTC_SSTS);
 1162              		.loc 1 564 5 view .LVU365
 1163              		.loc 1 564 13 is_stmt 0 view .LVU366
 1164 0000 014B     		ldr	r3, .L74
 1165 0002 D3F83808 		ldr	r0, [r3, #2104]
 565:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1166              		.loc 1 565 1 view .LVU367
 1167 0006 7047     		bx	lr
 1168              	.L75:
 1169              		.align	2
 1170              	.L74:
 1171 0008 00200040 		.word	1073750016
 1172              		.cfi_endproc
 1173              	.LFE132:
 1175              		.section	.text.rtc_tamper_enable,"ax",%progbits
 1176              		.align	1
 1177              		.global	rtc_tamper_enable
 1178              		.syntax unified
 1179              		.thumb
 1180              		.thumb_func
 1182              	rtc_tamper_enable:
 1183              	.LVL69:
 1184              	.LFB133:
 566:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 567:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 568:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enable RTC tamper
 569:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  rtc_tamper: pointer to a rtc_tamper_struct structure which contains
 570:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 parameters for RTC tamper configuration
 571:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 members of the structure and the member values are shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 33


 572:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_source: RTC_TAMPER0, RTC_TAMPER1
 573:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_trigger: RTC_TAMPER_TRIGGER_EDGE_RISING, RTC_TAMPER_TRIGGER_EDGE_FALLI
 574:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                       RTC_TAMPER_TRIGGER_LEVEL_LOW, RTC_TAMPER_TRIGGER_LEVEL_HIGH
 575:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_filter: RTC_FLT_EDGE, RTC_FLT_2S, RTC_FLT_4S, RTC_FLT_8S
 576:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_sample_frequency: RTC_FREQ_DIV32768, RTC_FREQ_DIV16384, RTC_FREQ_DIV81
 577:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                                RTC_FREQ_DIV4096, RTC_FREQ_DIV2048, RTC_FREQ_DIV1024
 578:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                                RTC_FREQ_DIV512, RTC_FREQ_DIV256
 579:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_precharge_enable: DISABLE, ENABLE
 580:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_precharge_time: RTC_PRCH_1C, RTC_PRCH_2C, RTC_PRCH_4C, RTC_PRCH_8C
 581:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                   rtc_tamper_with_timestamp: DISABLE, ENABLE
 582:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 583:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 584:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 585:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_tamper_enable(rtc_tamper_struct *rtc_tamper)
 586:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1185              		.loc 1 586 1 is_stmt 1 view -0
 1186              		.cfi_startproc
 1187              		@ args = 0, pretend = 0, frame = 0
 1188              		@ frame_needed = 0, uses_anonymous_args = 0
 1189              		@ link register save eliminated.
 587:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable tamper */
 588:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP &= (uint32_t)~(rtc_tamper->rtc_tamper_source);
 1190              		.loc 1 588 5 view .LVU369
 1191              		.loc 1 588 14 is_stmt 0 view .LVU370
 1192 0000 2E4B     		ldr	r3, .L82
 1193 0002 D3F84028 		ldr	r2, [r3, #2112]
 1194              		.loc 1 588 39 view .LVU371
 1195 0006 0168     		ldr	r1, [r0]
 1196              		.loc 1 588 14 view .LVU372
 1197 0008 22EA0102 		bic	r2, r2, r1
 1198 000c C3F84028 		str	r2, [r3, #2112]
 589:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 590:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* tamper filter must be used when the tamper source is voltage level detection */
 591:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_FLT;
 1199              		.loc 1 591 5 is_stmt 1 view .LVU373
 1200              		.loc 1 591 14 is_stmt 0 view .LVU374
 1201 0010 D3F84028 		ldr	r2, [r3, #2112]
 1202 0014 22F4C052 		bic	r2, r2, #6144
 1203 0018 C3F84028 		str	r2, [r3, #2112]
 592:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 593:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* the tamper source is voltage level detection */
 594:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(rtc_tamper->rtc_tamper_filter != RTC_FLT_EDGE) {
 1204              		.loc 1 594 5 is_stmt 1 view .LVU375
 1205              		.loc 1 594 18 is_stmt 0 view .LVU376
 1206 001c 8368     		ldr	r3, [r0, #8]
 1207              		.loc 1 594 7 view .LVU377
 1208 001e E3B1     		cbz	r3, .L77
 595:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP &= (uint32_t)~(RTC_TAMP_DISPU | RTC_TAMP_PRCH | RTC_TAMP_FREQ | RTC_TAMP_FLT);
 1209              		.loc 1 595 9 is_stmt 1 view .LVU378
 1210              		.loc 1 595 18 is_stmt 0 view .LVU379
 1211 0020 264A     		ldr	r2, .L82
 1212 0022 D2F84038 		ldr	r3, [r2, #2112]
 1213 0026 23F47F43 		bic	r3, r3, #65280
 1214 002a C2F84038 		str	r3, [r2, #2112]
 596:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 597:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* check if the tamper pin need precharge, if need, then configure the precharge time */
 598:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         if(DISABLE == rtc_tamper->rtc_tamper_precharge_enable) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 34


 1215              		.loc 1 598 9 is_stmt 1 view .LVU380
 1216              		.loc 1 598 33 is_stmt 0 view .LVU381
 1217 002e 037C     		ldrb	r3, [r0, #16]	@ zero_extendqisi2
 1218              		.loc 1 598 11 view .LVU382
 1219 0030 002B     		cmp	r3, #0
 1220 0032 3AD1     		bne	.L78
 599:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             RTC_TAMP |= (uint32_t)RTC_TAMP_DISPU;
 1221              		.loc 1 599 13 is_stmt 1 view .LVU383
 1222              		.loc 1 599 22 is_stmt 0 view .LVU384
 1223 0034 D2F84038 		ldr	r3, [r2, #2112]
 1224 0038 43F40043 		orr	r3, r3, #32768
 1225 003c C2F84038 		str	r3, [r2, #2112]
 1226              	.L79:
 600:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         } else {
 601:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****             RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_precharge_time);
 602:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 603:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 604:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_sample_frequency);
 1227              		.loc 1 604 9 is_stmt 1 view .LVU385
 1228              		.loc 1 604 18 is_stmt 0 view .LVU386
 1229 0040 1E4B     		ldr	r3, .L82
 1230 0042 D3F84028 		ldr	r2, [r3, #2112]
 1231              		.loc 1 604 42 view .LVU387
 1232 0046 C168     		ldr	r1, [r0, #12]
 1233              		.loc 1 604 18 view .LVU388
 1234 0048 0A43     		orrs	r2, r2, r1
 1235 004a C3F84028 		str	r2, [r3, #2112]
 605:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_filter);
 1236              		.loc 1 605 9 is_stmt 1 view .LVU389
 1237              		.loc 1 605 18 is_stmt 0 view .LVU390
 1238 004e D3F84028 		ldr	r2, [r3, #2112]
 1239              		.loc 1 605 42 view .LVU391
 1240 0052 8168     		ldr	r1, [r0, #8]
 1241              		.loc 1 605 18 view .LVU392
 1242 0054 0A43     		orrs	r2, r2, r1
 1243 0056 C3F84028 		str	r2, [r3, #2112]
 1244              	.L77:
 606:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 607:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 608:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_TPTS;
 1245              		.loc 1 608 5 is_stmt 1 view .LVU393
 1246              		.loc 1 608 14 is_stmt 0 view .LVU394
 1247 005a 184A     		ldr	r2, .L82
 1248 005c D2F84038 		ldr	r3, [r2, #2112]
 1249 0060 23F08003 		bic	r3, r3, #128
 1250 0064 C2F84038 		str	r3, [r2, #2112]
 609:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 610:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(DISABLE != rtc_tamper->rtc_tamper_with_timestamp) {
 1251              		.loc 1 610 5 is_stmt 1 view .LVU395
 1252              		.loc 1 610 29 is_stmt 0 view .LVU396
 1253 0068 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 1254              		.loc 1 610 7 view .LVU397
 1255 006a 2BB1     		cbz	r3, .L80
 611:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* the tamper event also cause a time-stamp event */
 612:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP |= (uint32_t)RTC_TAMP_TPTS;
 1256              		.loc 1 612 9 is_stmt 1 view .LVU398
 1257              		.loc 1 612 18 is_stmt 0 view .LVU399
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 35


 1258 006c D2F84038 		ldr	r3, [r2, #2112]
 1259 0070 43F08003 		orr	r3, r3, #128
 1260 0074 C2F84038 		str	r3, [r2, #2112]
 1261              	.L80:
 613:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 614:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 615:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* configure the tamper trigger */
 616:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP &= ((uint32_t)~((rtc_tamper->rtc_tamper_source) << RTC_TAMPER_TRIGGER_POS));
 1262              		.loc 1 616 5 is_stmt 1 view .LVU400
 1263              		.loc 1 616 14 is_stmt 0 view .LVU401
 1264 0078 104A     		ldr	r2, .L82
 1265 007a D2F84038 		ldr	r3, [r2, #2112]
 1266              		.loc 1 616 41 view .LVU402
 1267 007e 0168     		ldr	r1, [r0]
 1268              		.loc 1 616 14 view .LVU403
 1269 0080 23EA4103 		bic	r3, r3, r1, lsl #1
 1270 0084 C2F84038 		str	r3, [r2, #2112]
 617:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->rtc_tamper_trigger) {
 1271              		.loc 1 617 5 is_stmt 1 view .LVU404
 1272              		.loc 1 617 52 is_stmt 0 view .LVU405
 1273 0088 4368     		ldr	r3, [r0, #4]
 1274              		.loc 1 617 7 view .LVU406
 1275 008a 33B1     		cbz	r3, .L81
 618:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP |= (uint32_t)((rtc_tamper->rtc_tamper_source) << RTC_TAMPER_TRIGGER_POS);
 1276              		.loc 1 618 9 is_stmt 1 view .LVU407
 1277              		.loc 1 618 18 is_stmt 0 view .LVU408
 1278 008c D2F84038 		ldr	r3, [r2, #2112]
 1279              		.loc 1 618 43 view .LVU409
 1280 0090 0168     		ldr	r1, [r0]
 1281              		.loc 1 618 18 view .LVU410
 1282 0092 43EA4103 		orr	r3, r3, r1, lsl #1
 1283 0096 C2F84038 		str	r3, [r2, #2112]
 1284              	.L81:
 619:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 620:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable tamper */
 621:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP |= (uint32_t)(rtc_tamper->rtc_tamper_source);
 1285              		.loc 1 621 5 is_stmt 1 view .LVU411
 1286              		.loc 1 621 14 is_stmt 0 view .LVU412
 1287 009a 084A     		ldr	r2, .L82
 1288 009c D2F84038 		ldr	r3, [r2, #2112]
 1289              		.loc 1 621 38 view .LVU413
 1290 00a0 0168     		ldr	r1, [r0]
 1291              		.loc 1 621 14 view .LVU414
 1292 00a2 0B43     		orrs	r3, r3, r1
 1293 00a4 C2F84038 		str	r3, [r2, #2112]
 622:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1294              		.loc 1 622 1 view .LVU415
 1295 00a8 7047     		bx	lr
 1296              	.L78:
 601:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 1297              		.loc 1 601 13 is_stmt 1 view .LVU416
 601:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 1298              		.loc 1 601 22 is_stmt 0 view .LVU417
 1299 00aa 044A     		ldr	r2, .L82
 1300 00ac D2F84038 		ldr	r3, [r2, #2112]
 601:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 1301              		.loc 1 601 46 view .LVU418
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 36


 1302 00b0 4169     		ldr	r1, [r0, #20]
 601:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         }
 1303              		.loc 1 601 22 view .LVU419
 1304 00b2 0B43     		orrs	r3, r3, r1
 1305 00b4 C2F84038 		str	r3, [r2, #2112]
 1306 00b8 C2E7     		b	.L79
 1307              	.L83:
 1308 00ba 00BF     		.align	2
 1309              	.L82:
 1310 00bc 00200040 		.word	1073750016
 1311              		.cfi_endproc
 1312              	.LFE133:
 1314              		.section	.text.rtc_tamper_disable,"ax",%progbits
 1315              		.align	1
 1316              		.global	rtc_tamper_disable
 1317              		.syntax unified
 1318              		.thumb
 1319              		.thumb_func
 1321              	rtc_tamper_disable:
 1322              	.LVL70:
 1323              	.LFB134:
 623:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 624:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 625:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      disable RTC tamper
 626:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  source: specify which tamper source to be disabled
 627:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 628:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_TAMPER0
 629:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_TAMPER1
 630:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 631:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 632:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 633:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_tamper_disable(uint32_t source)
 634:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1324              		.loc 1 634 1 is_stmt 1 view -0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 0
 1327              		@ frame_needed = 0, uses_anonymous_args = 0
 1328              		@ link register save eliminated.
 635:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable tamper */
 636:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP &= (uint32_t)~source;
 1329              		.loc 1 636 5 view .LVU421
 1330              		.loc 1 636 14 is_stmt 0 view .LVU422
 1331 0000 034A     		ldr	r2, .L85
 1332 0002 D2F84038 		ldr	r3, [r2, #2112]
 1333 0006 23EA0003 		bic	r3, r3, r0
 1334 000a C2F84038 		str	r3, [r2, #2112]
 637:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1335              		.loc 1 637 1 view .LVU423
 1336 000e 7047     		bx	lr
 1337              	.L86:
 1338              		.align	2
 1339              	.L85:
 1340 0010 00200040 		.word	1073750016
 1341              		.cfi_endproc
 1342              	.LFE134:
 1344              		.section	.text.rtc_interrupt_enable,"ax",%progbits
 1345              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 37


 1346              		.global	rtc_interrupt_enable
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1351              	rtc_interrupt_enable:
 1352              	.LVL71:
 1353              	.LFB135:
 638:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 639:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 640:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enable specified RTC interrupt
 641:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be enabled
 642:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 643:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 644:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_INT_ALARM: alarm interrupt
 645:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_INT_TAMP: tamp interrupt
 646:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 647:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 648:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 649:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
 650:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1354              		.loc 1 650 1 is_stmt 1 view -0
 1355              		.cfi_startproc
 1356              		@ args = 0, pretend = 0, frame = 0
 1357              		@ frame_needed = 0, uses_anonymous_args = 0
 1358              		@ link register save eliminated.
 651:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 652:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1359              		.loc 1 652 5 view .LVU425
 1360              		.loc 1 652 13 is_stmt 0 view .LVU426
 1361 0000 0C4B     		ldr	r3, .L88
 1362 0002 CA22     		movs	r2, #202
 1363 0004 C3F82428 		str	r2, [r3, #2084]
 653:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1364              		.loc 1 653 5 is_stmt 1 view .LVU427
 1365              		.loc 1 653 13 is_stmt 0 view .LVU428
 1366 0008 5322     		movs	r2, #83
 1367 000a C3F82428 		str	r2, [r3, #2084]
 654:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 655:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the interrupts in RTC_CTL register */
 656:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL |= (uint32_t)(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1368              		.loc 1 656 5 is_stmt 1 view .LVU429
 1369              		.loc 1 656 13 is_stmt 0 view .LVU430
 1370 000e D3F80828 		ldr	r2, [r3, #2056]
 1371              		.loc 1 656 16 view .LVU431
 1372 0012 20F00401 		bic	r1, r0, #4
 1373              		.loc 1 656 13 view .LVU432
 1374 0016 0A43     		orrs	r2, r2, r1
 1375 0018 C3F80828 		str	r2, [r3, #2056]
 657:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the interrupts in RTC_TAMP register */
 658:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP |= (uint32_t)(interrupt & RTC_TAMP_TPIE);
 1376              		.loc 1 658 5 is_stmt 1 view .LVU433
 1377              		.loc 1 658 14 is_stmt 0 view .LVU434
 1378 001c D3F84028 		ldr	r2, [r3, #2112]
 1379              		.loc 1 658 17 view .LVU435
 1380 0020 00F00400 		and	r0, r0, #4
 1381              	.LVL72:
 1382              		.loc 1 658 14 view .LVU436
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 38


 1383 0024 1043     		orrs	r0, r0, r2
 1384 0026 C3F84008 		str	r0, [r3, #2112]
 659:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 660:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 661:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1385              		.loc 1 661 5 is_stmt 1 view .LVU437
 1386              		.loc 1 661 13 is_stmt 0 view .LVU438
 1387 002a FF22     		movs	r2, #255
 1388 002c C3F82428 		str	r2, [r3, #2084]
 662:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1389              		.loc 1 662 1 view .LVU439
 1390 0030 7047     		bx	lr
 1391              	.L89:
 1392 0032 00BF     		.align	2
 1393              	.L88:
 1394 0034 00200040 		.word	1073750016
 1395              		.cfi_endproc
 1396              	.LFE135:
 1398              		.section	.text.rtc_interrupt_disable,"ax",%progbits
 1399              		.align	1
 1400              		.global	rtc_interrupt_disable
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1405              	rtc_interrupt_disable:
 1406              	.LVL73:
 1407              	.LFB136:
 663:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 664:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 665:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      disble specified RTC interrupt
 666:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be disabled
 667:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 668:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 669:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_INT_ALARM: alarm interrupt
 670:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_INT_TAMP: tamp interrupt
 671:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 672:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 673:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 674:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
 675:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1408              		.loc 1 675 1 is_stmt 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
 676:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 677:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1413              		.loc 1 677 5 view .LVU441
 1414              		.loc 1 677 13 is_stmt 0 view .LVU442
 1415 0000 0D4B     		ldr	r3, .L91
 1416 0002 CA22     		movs	r2, #202
 1417 0004 C3F82428 		str	r2, [r3, #2084]
 678:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1418              		.loc 1 678 5 is_stmt 1 view .LVU443
 1419              		.loc 1 678 13 is_stmt 0 view .LVU444
 1420 0008 5322     		movs	r2, #83
 1421 000a C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 39


 679:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 680:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the interrupts in RTC_CTL register */
 681:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL &= (uint32_t)~(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1422              		.loc 1 681 5 is_stmt 1 view .LVU445
 1423              		.loc 1 681 13 is_stmt 0 view .LVU446
 1424 000e D3F80828 		ldr	r2, [r3, #2056]
 1425              		.loc 1 681 38 view .LVU447
 1426 0012 20F00401 		bic	r1, r0, #4
 1427              		.loc 1 681 13 view .LVU448
 1428 0016 22EA0102 		bic	r2, r2, r1
 1429 001a C3F80828 		str	r2, [r3, #2056]
 682:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the interrupts in RTC_TAMP register */
 683:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_TAMP &= (uint32_t)~(interrupt & RTC_TAMP_TPIE);
 1430              		.loc 1 683 5 is_stmt 1 view .LVU449
 1431              		.loc 1 683 14 is_stmt 0 view .LVU450
 1432 001e D3F84028 		ldr	r2, [r3, #2112]
 1433              		.loc 1 683 39 view .LVU451
 1434 0022 00F00400 		and	r0, r0, #4
 1435              	.LVL74:
 1436              		.loc 1 683 14 view .LVU452
 1437 0026 22EA0000 		bic	r0, r2, r0
 1438 002a C3F84008 		str	r0, [r3, #2112]
 684:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 685:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 686:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1439              		.loc 1 686 5 is_stmt 1 view .LVU453
 1440              		.loc 1 686 13 is_stmt 0 view .LVU454
 1441 002e FF22     		movs	r2, #255
 1442 0030 C3F82428 		str	r2, [r3, #2084]
 687:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1443              		.loc 1 687 1 view .LVU455
 1444 0034 7047     		bx	lr
 1445              	.L92:
 1446 0036 00BF     		.align	2
 1447              	.L91:
 1448 0038 00200040 		.word	1073750016
 1449              		.cfi_endproc
 1450              	.LFE136:
 1452              		.section	.text.rtc_flag_get,"ax",%progbits
 1453              		.align	1
 1454              		.global	rtc_flag_get
 1455              		.syntax unified
 1456              		.thumb
 1457              		.thumb_func
 1459              	rtc_flag_get:
 1460              	.LVL75:
 1461              	.LFB137:
 688:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 689:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 690:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      check specified flag
 691:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  flag: specify which flag to check
 692:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 693:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_RECALIBRATION: recalibration pending flag
 694:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TAMP1: tamper 1 event flag
 695:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TAMP0: tamper 0 event flag
 696:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP_OVERFLOW: time-stamp overflow event flag
 697:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP: time-stamp event flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 40


 698:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_ALARM0: alarm event flag
 699:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_INIT: init mode event flag
 700:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_RSYN: time and date registers synchronized event flag
 701:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_YCM: year parameter configured event flag
 702:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_SHIFT: shift operation pending flag
 703:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_ALARM0_WRITTEN: alarm writen available flag
 704:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 705:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     FlagStatus: SET or RESET
 706:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 707:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 708:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1462              		.loc 1 708 1 is_stmt 1 view -0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 1466              		@ link register save eliminated.
 709:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     FlagStatus flag_state = RESET;
 1467              		.loc 1 709 5 view .LVU457
 710:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 711:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RESET != (RTC_STAT & flag)) {
 1468              		.loc 1 711 5 view .LVU458
 1469              		.loc 1 711 18 is_stmt 0 view .LVU459
 1470 0000 044B     		ldr	r3, .L96
 1471 0002 D3F80C38 		ldr	r3, [r3, #2060]
 1472              		.loc 1 711 7 view .LVU460
 1473 0006 0342     		tst	r3, r0
 1474 0008 01D1     		bne	.L95
 709:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     FlagStatus flag_state = RESET;
 1475              		.loc 1 709 16 view .LVU461
 1476 000a 0020     		movs	r0, #0
 1477              	.LVL76:
 709:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     FlagStatus flag_state = RESET;
 1478              		.loc 1 709 16 view .LVU462
 1479 000c 7047     		bx	lr
 1480              	.LVL77:
 1481              	.L95:
 712:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         flag_state = SET;
 1482              		.loc 1 712 20 view .LVU463
 1483 000e 0120     		movs	r0, #1
 1484              	.LVL78:
 713:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 714:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return flag_state;
 1485              		.loc 1 714 5 is_stmt 1 view .LVU464
 715:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1486              		.loc 1 715 1 is_stmt 0 view .LVU465
 1487 0010 7047     		bx	lr
 1488              	.L97:
 1489 0012 00BF     		.align	2
 1490              	.L96:
 1491 0014 00200040 		.word	1073750016
 1492              		.cfi_endproc
 1493              	.LFE137:
 1495              		.section	.text.rtc_flag_clear,"ax",%progbits
 1496              		.align	1
 1497              		.global	rtc_flag_clear
 1498              		.syntax unified
 1499              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 41


 1500              		.thumb_func
 1502              	rtc_flag_clear:
 1503              	.LVL79:
 1504              	.LFB138:
 716:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 717:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 718:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      clear specified flag
 719:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  flag: specify which flag to clear
 720:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TAMP1: tamper 1 event flag
 721:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TAMP0: tamper 0 event flag
 722:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP_OVERFLOW: time-stamp overflow event flag
 723:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_TIMESTAMP: time-stamp event flag
 724:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_ALARM0: alarm event flag
 725:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_FLAG_RSYN: time and date registers synchronized event flag
 726:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 727:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 728:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 729:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_flag_clear(uint32_t flag)
 730:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1505              		.loc 1 730 1 is_stmt 1 view -0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 731:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_STAT &= (uint32_t)(~flag);
 1510              		.loc 1 731 5 view .LVU467
 1511              		.loc 1 731 14 is_stmt 0 view .LVU468
 1512 0000 034A     		ldr	r2, .L99
 1513 0002 D2F80C38 		ldr	r3, [r2, #2060]
 1514 0006 23EA0003 		bic	r3, r3, r0
 1515 000a C2F80C38 		str	r3, [r2, #2060]
 732:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1516              		.loc 1 732 1 view .LVU469
 1517 000e 7047     		bx	lr
 1518              	.L100:
 1519              		.align	2
 1520              	.L99:
 1521 0010 00200040 		.word	1073750016
 1522              		.cfi_endproc
 1523              	.LFE138:
 1525              		.section	.text.rtc_alter_output_config,"ax",%progbits
 1526              		.align	1
 1527              		.global	rtc_alter_output_config
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1532              	rtc_alter_output_config:
 1533              	.LVL80:
 1534              	.LFB139:
 733:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 734:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 735:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      configure rtc alternate output source
 736:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  source: specify signal to output
 737:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 738:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_512HZ: when the LSE freqency is 32768Hz and the RTC_PSC
 739:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                          is the default value, output 512Hz signal
 740:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_1HZ: when the LSE freqency is 32768Hz and the RTC_PSC
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 42


 741:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                                        is the default value, output 1Hz signal
 742:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_ALARM_HIGH: when the  alarm flag is set, the output pin is high
 743:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_ALARM_LOW: when the  Alarm flag is set, the output pin is low
 744:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  mode: specify the output pin (PC13) mode when output alarm signal
 745:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 746:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_ALARM_OUTPUT_OD: open drain mode
 747:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_ALARM_OUTPUT_PP: push pull mode
 748:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 749:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 750:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 751:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_alter_output_config(uint32_t source, uint32_t mode)
 752:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1535              		.loc 1 752 1 is_stmt 1 view -0
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 0, uses_anonymous_args = 0
 1539              		@ link register save eliminated.
 753:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 754:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1540              		.loc 1 754 5 view .LVU471
 1541              		.loc 1 754 13 is_stmt 0 view .LVU472
 1542 0000 124B     		ldr	r3, .L103
 1543 0002 CA22     		movs	r2, #202
 1544 0004 C3F82428 		str	r2, [r3, #2084]
 755:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1545              		.loc 1 755 5 is_stmt 1 view .LVU473
 1546              		.loc 1 755 13 is_stmt 0 view .LVU474
 1547 0008 5322     		movs	r2, #83
 1548 000a C3F82428 		str	r2, [r3, #2084]
 756:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 757:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL &= (uint32_t)~(RTC_CTL_COEN | RTC_CTL_OS | RTC_CTL_OPOL | RTC_CTL_COS);
 1549              		.loc 1 757 5 is_stmt 1 view .LVU475
 1550              		.loc 1 757 13 is_stmt 0 view .LVU476
 1551 000e D3F80828 		ldr	r2, [r3, #2056]
 1552 0012 22F47802 		bic	r2, r2, #16252928
 1553 0016 C3F80828 		str	r2, [r3, #2056]
 758:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 759:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL |= (uint32_t)(source);
 1554              		.loc 1 759 5 is_stmt 1 view .LVU477
 1555              		.loc 1 759 13 is_stmt 0 view .LVU478
 1556 001a D3F80828 		ldr	r2, [r3, #2056]
 1557 001e 0243     		orrs	r2, r2, r0
 1558 0020 C3F80828 		str	r2, [r3, #2056]
 760:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 761:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* alarm output */
 762:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RESET != (source & RTC_OS_ENABLE)) {
 1559              		.loc 1 762 5 is_stmt 1 view .LVU479
 1560              		.loc 1 762 7 is_stmt 0 view .LVU480
 1561 0024 10F4001F 		tst	r0, #2097152
 1562 0028 0AD0     		beq	.L102
 763:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP &= (uint32_t)~(RTC_TAMP_PC13VAL);
 1563              		.loc 1 763 9 is_stmt 1 view .LVU481
 1564              		.loc 1 763 18 is_stmt 0 view .LVU482
 1565 002a D3F84028 		ldr	r2, [r3, #2112]
 1566 002e 22F48022 		bic	r2, r2, #262144
 1567 0032 C3F84028 		str	r2, [r3, #2112]
 764:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_TAMP |= (uint32_t)(mode);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 43


 1568              		.loc 1 764 9 is_stmt 1 view .LVU483
 1569              		.loc 1 764 18 is_stmt 0 view .LVU484
 1570 0036 D3F84028 		ldr	r2, [r3, #2112]
 1571 003a 1143     		orrs	r1, r1, r2
 1572              	.LVL81:
 1573              		.loc 1 764 18 view .LVU485
 1574 003c C3F84018 		str	r1, [r3, #2112]
 1575              	.L102:
 765:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 766:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 767:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 768:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1576              		.loc 1 768 5 is_stmt 1 view .LVU486
 1577              		.loc 1 768 13 is_stmt 0 view .LVU487
 1578 0040 024B     		ldr	r3, .L103
 1579 0042 FF22     		movs	r2, #255
 1580 0044 C3F82428 		str	r2, [r3, #2084]
 769:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1581              		.loc 1 769 1 view .LVU488
 1582 0048 7047     		bx	lr
 1583              	.L104:
 1584 004a 00BF     		.align	2
 1585              	.L103:
 1586 004c 00200040 		.word	1073750016
 1587              		.cfi_endproc
 1588              	.LFE139:
 1590              		.section	.text.rtc_calibration_config,"ax",%progbits
 1591              		.align	1
 1592              		.global	rtc_calibration_config
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1597              	rtc_calibration_config:
 1598              	.LVL82:
 1599              	.LFB140:
 770:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 771:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 772:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 773:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      configure RTC calibration register
 774:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  window: select calibration window
 775:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 776:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_32S: 2exp20 RTCCLK cycles, 32s if RTCCLK = 32768 Hz
 777:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_16S: 2exp19 RTCCLK cycles, 16s if RTCCLK = 32768 Hz
 778:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_8S: 2exp18 RTCCLK cycles, 8s if RTCCLK = 32768 Hz
 779:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  plus: add RTC clock or not
 780:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 781:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_SET: add one RTC clock every 2048 rtc clock
 782:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_RESET: no effect
 783:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  minus: the RTC clock to minus during the calibration window(0x0 - 0x1FF)
 784:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 785:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 786:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 787:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_calibration_config(uint32_t window, uint32_t plus, uint32_t minus)
 788:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1600              		.loc 1 788 1 is_stmt 1 view -0
 1601              		.cfi_startproc
 1602              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 44


 1603              		@ frame_needed = 0, uses_anonymous_args = 0
 1604              		@ link register save eliminated.
 1605              		.loc 1 788 1 is_stmt 0 view .LVU490
 1606 0000 10B4     		push	{r4}
 1607              	.LCFI10:
 1608              		.cfi_def_cfa_offset 4
 1609              		.cfi_offset 4, -4
 789:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t time_index = RTC_HRFC_TIMEOUT;
 1610              		.loc 1 789 5 is_stmt 1 view .LVU491
 1611              	.LVL83:
 790:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 1612              		.loc 1 790 5 view .LVU492
 791:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 1613              		.loc 1 791 5 view .LVU493
 792:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 793:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 794:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1614              		.loc 1 794 5 view .LVU494
 1615              		.loc 1 794 13 is_stmt 0 view .LVU495
 1616 0002 124B     		ldr	r3, .L111
 1617 0004 CA24     		movs	r4, #202
 1618 0006 C3F82448 		str	r4, [r3, #2084]
 795:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1619              		.loc 1 795 5 is_stmt 1 view .LVU496
 1620              		.loc 1 795 13 is_stmt 0 view .LVU497
 1621 000a 5324     		movs	r4, #83
 1622 000c C3F82448 		str	r4, [r3, #2084]
 789:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 1623              		.loc 1 789 14 view .LVU498
 1624 0010 4FF4805C 		mov	ip, #4096
 1625              	.LVL84:
 1626              	.L107:
 796:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 797:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* check if a calibration operation is ongoing */
 798:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     do {
 1627              		.loc 1 798 5 is_stmt 1 discriminator 2 view .LVU499
 799:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SCPF;
 1628              		.loc 1 799 9 discriminator 2 view .LVU500
 1629              		.loc 1 799 23 is_stmt 0 discriminator 2 view .LVU501
 1630 0014 0D4B     		ldr	r3, .L111
 1631 0016 D3F80C38 		ldr	r3, [r3, #2060]
 1632              		.loc 1 799 21 discriminator 2 view .LVU502
 1633 001a 03F48033 		and	r3, r3, #65536
 1634              	.LVL85:
 800:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     } while((--time_index > 0x00U) && (RESET != flag_status));
 1635              		.loc 1 800 12 is_stmt 1 discriminator 2 view .LVU503
 1636              		.loc 1 800 5 is_stmt 0 discriminator 2 view .LVU504
 1637 001e BCF1010C 		subs	ip, ip, #1
 1638              	.LVL86:
 1639              		.loc 1 800 5 discriminator 2 view .LVU505
 1640 0022 01D0     		beq	.L106
 1641              		.loc 1 800 36 discriminator 1 view .LVU506
 1642 0024 002B     		cmp	r3, #0
 1643 0026 F5D1     		bne	.L107
 1644              	.L106:
 801:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 802:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(RESET == flag_status) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 45


 1645              		.loc 1 802 5 is_stmt 1 view .LVU507
 1646              		.loc 1 802 7 is_stmt 0 view .LVU508
 1647 0028 6BB9     		cbnz	r3, .L109
 803:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 1648              		.loc 1 803 9 is_stmt 1 view .LVU509
 1649              		.loc 1 803 38 is_stmt 0 view .LVU510
 1650 002a 0843     		orrs	r0, r0, r1
 1651              	.LVL87:
 1652              		.loc 1 803 47 view .LVU511
 1653 002c C2F30802 		ubfx	r2, r2, #0, #9
 1654              	.LVL88:
 1655              		.loc 1 803 20 view .LVU512
 1656 0030 1043     		orrs	r0, r0, r2
 1657              		.loc 1 803 18 view .LVU513
 1658 0032 064B     		ldr	r3, .L111
 1659              	.LVL89:
 1660              		.loc 1 803 18 view .LVU514
 1661 0034 C3F83C08 		str	r0, [r3, #2108]
 804:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = SUCCESS;
 1662              		.loc 1 804 9 is_stmt 1 view .LVU515
 1663              	.LVL90:
 1664              		.loc 1 804 22 is_stmt 0 view .LVU516
 1665 0038 0120     		movs	r0, #1
 1666              	.LVL91:
 1667              	.L108:
 805:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 806:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 807:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 808:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1668              		.loc 1 808 5 is_stmt 1 view .LVU517
 1669              		.loc 1 808 13 is_stmt 0 view .LVU518
 1670 003a 044B     		ldr	r3, .L111
 1671 003c FF22     		movs	r2, #255
 1672 003e C3F82428 		str	r2, [r3, #2084]
 809:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 810:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 1673              		.loc 1 810 5 is_stmt 1 view .LVU519
 811:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1674              		.loc 1 811 1 is_stmt 0 view .LVU520
 1675 0042 10BC     		pop	{r4}
 1676              	.LCFI11:
 1677              		.cfi_remember_state
 1678              		.cfi_restore 4
 1679              		.cfi_def_cfa_offset 0
 1680 0044 7047     		bx	lr
 1681              	.LVL92:
 1682              	.L109:
 1683              	.LCFI12:
 1684              		.cfi_restore_state
 790:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 1685              		.loc 1 790 15 view .LVU521
 1686 0046 0020     		movs	r0, #0
 1687              	.LVL93:
 790:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 1688              		.loc 1 790 15 view .LVU522
 1689 0048 F7E7     		b	.L108
 1690              	.L112:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 46


 1691 004a 00BF     		.align	2
 1692              	.L111:
 1693 004c 00200040 		.word	1073750016
 1694              		.cfi_endproc
 1695              	.LFE140:
 1697              		.section	.text.rtc_hour_adjust,"ax",%progbits
 1698              		.align	1
 1699              		.global	rtc_hour_adjust
 1700              		.syntax unified
 1701              		.thumb
 1702              		.thumb_func
 1704              	rtc_hour_adjust:
 1705              	.LVL94:
 1706              	.LFB141:
 812:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 813:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 814:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      ajust the daylight saving time by adding or substracting one hour from the current 
 815:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  operation: hour ajustment operation
 816:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 817:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CTL_A1H: add one hour
 818:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_CTL_S1H: substract one hour
 819:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 820:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 821:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 822:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_hour_adjust(uint32_t operation)
 823:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1707              		.loc 1 823 1 is_stmt 1 view -0
 1708              		.cfi_startproc
 1709              		@ args = 0, pretend = 0, frame = 0
 1710              		@ frame_needed = 0, uses_anonymous_args = 0
 1711              		@ link register save eliminated.
 824:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 825:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1712              		.loc 1 825 5 view .LVU524
 1713              		.loc 1 825 13 is_stmt 0 view .LVU525
 1714 0000 074B     		ldr	r3, .L114
 1715 0002 CA22     		movs	r2, #202
 1716 0004 C3F82428 		str	r2, [r3, #2084]
 826:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1717              		.loc 1 826 5 is_stmt 1 view .LVU526
 1718              		.loc 1 826 13 is_stmt 0 view .LVU527
 1719 0008 5322     		movs	r2, #83
 1720 000a C3F82428 		str	r2, [r3, #2084]
 827:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 828:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL |= (uint32_t)(operation);
 1721              		.loc 1 828 5 is_stmt 1 view .LVU528
 1722              		.loc 1 828 13 is_stmt 0 view .LVU529
 1723 000e D3F80828 		ldr	r2, [r3, #2056]
 1724 0012 0243     		orrs	r2, r2, r0
 1725 0014 C3F80828 		str	r2, [r3, #2056]
 829:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 830:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 831:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1726              		.loc 1 831 5 is_stmt 1 view .LVU530
 1727              		.loc 1 831 13 is_stmt 0 view .LVU531
 1728 0018 FF22     		movs	r2, #255
 1729 001a C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 47


 832:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1730              		.loc 1 832 1 view .LVU532
 1731 001e 7047     		bx	lr
 1732              	.L115:
 1733              		.align	2
 1734              	.L114:
 1735 0020 00200040 		.word	1073750016
 1736              		.cfi_endproc
 1737              	.LFE141:
 1739              		.section	.text.rtc_second_adjust,"ax",%progbits
 1740              		.align	1
 1741              		.global	rtc_second_adjust
 1742              		.syntax unified
 1743              		.thumb
 1744              		.thumb_func
 1746              	rtc_second_adjust:
 1747              	.LVL95:
 1748              	.LFB142:
 833:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 834:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 835:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      ajust RTC second or subsecond value of current time
 836:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  add: add 1s to current time or not
 837:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****                 only one parameter can be selected which is shown as below:
 838:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_SHIFT_ADD1S_RESET: no effect
 839:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****       \arg        RTC_SHIFT_ADD1S_SET: add 1s to current time
 840:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  minus: number of subsecond to minus from current time(0x0 - 0x7FFF)
 841:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 842:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 843:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 844:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_second_adjust(uint32_t add, uint32_t minus)
 845:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1749              		.loc 1 845 1 is_stmt 1 view -0
 1750              		.cfi_startproc
 1751              		@ args = 0, pretend = 0, frame = 0
 1752              		@ frame_needed = 0, uses_anonymous_args = 0
 1753              		.loc 1 845 1 is_stmt 0 view .LVU534
 1754 0000 08B5     		push	{r3, lr}
 1755              	.LCFI13:
 1756              		.cfi_def_cfa_offset 8
 1757              		.cfi_offset 3, -8
 1758              		.cfi_offset 14, -4
 846:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t time_index = RTC_SHIFTCTL_TIMEOUT;
 1759              		.loc 1 846 5 is_stmt 1 view .LVU535
 1760              	.LVL96:
 847:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 1761              		.loc 1 847 5 view .LVU536
 848:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 1762              		.loc 1 848 5 view .LVU537
 849:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t temp = 0U;
 1763              		.loc 1 849 5 view .LVU538
 850:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 851:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 852:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1764              		.loc 1 852 5 view .LVU539
 1765              		.loc 1 852 13 is_stmt 0 view .LVU540
 1766 0002 154B     		ldr	r3, .L124
 1767 0004 CA22     		movs	r2, #202
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 48


 1768 0006 C3F82428 		str	r2, [r3, #2084]
 853:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1769              		.loc 1 853 5 is_stmt 1 view .LVU541
 1770              		.loc 1 853 13 is_stmt 0 view .LVU542
 1771 000a 5322     		movs	r2, #83
 1772 000c C3F82428 		str	r2, [r3, #2084]
 846:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 1773              		.loc 1 846 14 view .LVU543
 1774 0010 4FF48052 		mov	r2, #4096
 1775              	.LVL97:
 1776              	.L118:
 854:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 855:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* check if a shift operation is ongoing */
 856:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     do {
 1777              		.loc 1 856 5 is_stmt 1 discriminator 2 view .LVU544
 857:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SOPF;
 1778              		.loc 1 857 9 discriminator 2 view .LVU545
 1779              		.loc 1 857 23 is_stmt 0 discriminator 2 view .LVU546
 1780 0014 104B     		ldr	r3, .L124
 1781 0016 D3F80C38 		ldr	r3, [r3, #2060]
 1782              		.loc 1 857 21 discriminator 2 view .LVU547
 1783 001a 03F00803 		and	r3, r3, #8
 1784              	.LVL98:
 858:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     } while((--time_index > 0x00U) && (RESET != flag_status));
 1785              		.loc 1 858 12 is_stmt 1 discriminator 2 view .LVU548
 1786              		.loc 1 858 5 is_stmt 0 discriminator 2 view .LVU549
 1787 001e 013A     		subs	r2, r2, #1
 1788              	.LVL99:
 1789              		.loc 1 858 5 discriminator 2 view .LVU550
 1790 0020 01D0     		beq	.L117
 1791              		.loc 1 858 36 discriminator 1 view .LVU551
 1792 0022 002B     		cmp	r3, #0
 1793 0024 F6D1     		bne	.L118
 1794              	.L117:
 859:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 860:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     temp = RTC_CTL & RTC_CTL_REFEN;
 1795              		.loc 1 860 5 is_stmt 1 view .LVU552
 1796              		.loc 1 860 12 is_stmt 0 view .LVU553
 1797 0026 0C4A     		ldr	r2, .L124
 1798              	.LVL100:
 1799              		.loc 1 860 12 view .LVU554
 1800 0028 D2F80828 		ldr	r2, [r2, #2056]
 1801              		.loc 1 860 10 view .LVU555
 1802 002c 02F01002 		and	r2, r2, #16
 1803              	.LVL101:
 861:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* check if the function of reference clock detection is disabled */
 862:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if((RESET == flag_status) && (RESET == temp)) {
 1804              		.loc 1 862 5 is_stmt 1 view .LVU556
 1805              		.loc 1 862 7 is_stmt 0 view .LVU557
 1806 0030 5BB9     		cbnz	r3, .L120
 1807              		.loc 1 862 31 discriminator 1 view .LVU558
 1808 0032 0AB1     		cbz	r2, .L123
 847:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 1809              		.loc 1 847 15 view .LVU559
 1810 0034 0020     		movs	r0, #0
 1811              	.LVL102:
 847:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 49


 1812              		.loc 1 847 15 view .LVU560
 1813 0036 09E0     		b	.L119
 1814              	.LVL103:
 1815              	.L123:
 863:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_SHIFTCTL = (uint32_t)(add | SHIFTCTL_SFS(minus));
 1816              		.loc 1 863 9 is_stmt 1 view .LVU561
 1817              		.loc 1 863 41 is_stmt 0 view .LVU562
 1818 0038 C1F30E01 		ubfx	r1, r1, #0, #15
 1819              	.LVL104:
 1820              		.loc 1 863 24 view .LVU563
 1821 003c 0143     		orrs	r1, r1, r0
 1822              		.loc 1 863 22 view .LVU564
 1823 003e 064A     		ldr	r2, .L124
 1824              	.LVL105:
 1825              		.loc 1 863 22 view .LVU565
 1826 0040 C2F82C18 		str	r1, [r2, #2092]
 864:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         error_status = rtc_register_sync_wait();
 1827              		.loc 1 864 9 is_stmt 1 view .LVU566
 1828              		.loc 1 864 24 is_stmt 0 view .LVU567
 1829 0044 FFF7FEFF 		bl	rtc_register_sync_wait
 1830              	.LVL106:
 1831              		.loc 1 864 24 view .LVU568
 1832 0048 00E0     		b	.L119
 1833              	.LVL107:
 1834              	.L120:
 847:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     uint32_t flag_status = RESET;
 1835              		.loc 1 847 15 view .LVU569
 1836 004a 0020     		movs	r0, #0
 1837              	.LVL108:
 1838              	.L119:
 865:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 866:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 867:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 868:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1839              		.loc 1 868 5 is_stmt 1 view .LVU570
 1840              		.loc 1 868 13 is_stmt 0 view .LVU571
 1841 004c 024B     		ldr	r3, .L124
 1842 004e FF22     		movs	r2, #255
 1843 0050 C3F82428 		str	r2, [r3, #2084]
 869:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 870:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 1844              		.loc 1 870 5 is_stmt 1 view .LVU572
 871:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1845              		.loc 1 871 1 is_stmt 0 view .LVU573
 1846 0054 08BD     		pop	{r3, pc}
 1847              	.L125:
 1848 0056 00BF     		.align	2
 1849              	.L124:
 1850 0058 00200040 		.word	1073750016
 1851              		.cfi_endproc
 1852              	.LFE142:
 1854              		.section	.text.rtc_bypass_shadow_enable,"ax",%progbits
 1855              		.align	1
 1856              		.global	rtc_bypass_shadow_enable
 1857              		.syntax unified
 1858              		.thumb
 1859              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 50


 1861              	rtc_bypass_shadow_enable:
 1862              	.LFB143:
 872:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 873:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 874:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enable RTC bypass shadow registers function
 875:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 876:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 877:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 878:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 879:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_bypass_shadow_enable(void)
 880:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1863              		.loc 1 880 1 is_stmt 1 view -0
 1864              		.cfi_startproc
 1865              		@ args = 0, pretend = 0, frame = 0
 1866              		@ frame_needed = 0, uses_anonymous_args = 0
 1867              		@ link register save eliminated.
 881:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 882:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1868              		.loc 1 882 5 view .LVU575
 1869              		.loc 1 882 13 is_stmt 0 view .LVU576
 1870 0000 084B     		ldr	r3, .L127
 1871 0002 CA22     		movs	r2, #202
 1872 0004 C3F82428 		str	r2, [r3, #2084]
 883:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1873              		.loc 1 883 5 is_stmt 1 view .LVU577
 1874              		.loc 1 883 13 is_stmt 0 view .LVU578
 1875 0008 5322     		movs	r2, #83
 1876 000a C3F82428 		str	r2, [r3, #2084]
 884:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 885:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL |= (uint8_t)RTC_CTL_BPSHAD;
 1877              		.loc 1 885 5 is_stmt 1 view .LVU579
 1878              		.loc 1 885 13 is_stmt 0 view .LVU580
 1879 000e D3F80828 		ldr	r2, [r3, #2056]
 1880 0012 42F02002 		orr	r2, r2, #32
 1881 0016 C3F80828 		str	r2, [r3, #2056]
 886:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 887:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 888:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1882              		.loc 1 888 5 is_stmt 1 view .LVU581
 1883              		.loc 1 888 13 is_stmt 0 view .LVU582
 1884 001a FF22     		movs	r2, #255
 1885 001c C3F82428 		str	r2, [r3, #2084]
 889:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1886              		.loc 1 889 1 view .LVU583
 1887 0020 7047     		bx	lr
 1888              	.L128:
 1889 0022 00BF     		.align	2
 1890              	.L127:
 1891 0024 00200040 		.word	1073750016
 1892              		.cfi_endproc
 1893              	.LFE143:
 1895              		.section	.text.rtc_bypass_shadow_disable,"ax",%progbits
 1896              		.align	1
 1897              		.global	rtc_bypass_shadow_disable
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 51


 1902              	rtc_bypass_shadow_disable:
 1903              	.LFB144:
 890:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 891:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 892:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      disable RTC bypass shadow registers function
 893:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 894:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 895:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     none
 896:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 897:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** void rtc_bypass_shadow_disable(void)
 898:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1904              		.loc 1 898 1 is_stmt 1 view -0
 1905              		.cfi_startproc
 1906              		@ args = 0, pretend = 0, frame = 0
 1907              		@ frame_needed = 0, uses_anonymous_args = 0
 1908              		@ link register save eliminated.
 899:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 900:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1909              		.loc 1 900 5 view .LVU585
 1910              		.loc 1 900 13 is_stmt 0 view .LVU586
 1911 0000 084B     		ldr	r3, .L130
 1912 0002 CA22     		movs	r2, #202
 1913 0004 C3F82428 		str	r2, [r3, #2084]
 901:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1914              		.loc 1 901 5 is_stmt 1 view .LVU587
 1915              		.loc 1 901 13 is_stmt 0 view .LVU588
 1916 0008 5322     		movs	r2, #83
 1917 000a C3F82428 		str	r2, [r3, #2084]
 902:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 903:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_CTL &= (uint8_t)~RTC_CTL_BPSHAD;
 1918              		.loc 1 903 5 is_stmt 1 view .LVU589
 1919              		.loc 1 903 13 is_stmt 0 view .LVU590
 1920 000e D3F80828 		ldr	r2, [r3, #2056]
 1921 0012 02F0DF02 		and	r2, r2, #223
 1922 0016 C3F80828 		str	r2, [r3, #2056]
 904:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 905:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 906:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1923              		.loc 1 906 5 is_stmt 1 view .LVU591
 1924              		.loc 1 906 13 is_stmt 0 view .LVU592
 1925 001a FF22     		movs	r2, #255
 1926 001c C3F82428 		str	r2, [r3, #2084]
 907:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1927              		.loc 1 907 1 view .LVU593
 1928 0020 7047     		bx	lr
 1929              	.L131:
 1930 0022 00BF     		.align	2
 1931              	.L130:
 1932 0024 00200040 		.word	1073750016
 1933              		.cfi_endproc
 1934              	.LFE144:
 1936              		.section	.text.rtc_refclock_detection_enable,"ax",%progbits
 1937              		.align	1
 1938              		.global	rtc_refclock_detection_enable
 1939              		.syntax unified
 1940              		.thumb
 1941              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 52


 1943              	rtc_refclock_detection_enable:
 1944              	.LFB145:
 908:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 909:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 910:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      enable RTC reference clock detection function
 911:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 912:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 913:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 914:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 915:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_refclock_detection_enable(void)
 916:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 1945              		.loc 1 916 1 is_stmt 1 view -0
 1946              		.cfi_startproc
 1947              		@ args = 0, pretend = 0, frame = 0
 1948              		@ frame_needed = 0, uses_anonymous_args = 0
 1949 0000 10B5     		push	{r4, lr}
 1950              	.LCFI14:
 1951              		.cfi_def_cfa_offset 8
 1952              		.cfi_offset 4, -8
 1953              		.cfi_offset 14, -4
 917:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 1954              		.loc 1 917 5 view .LVU595
 1955              	.LVL109:
 918:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 919:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 920:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1956              		.loc 1 920 5 view .LVU596
 1957              		.loc 1 920 13 is_stmt 0 view .LVU597
 1958 0002 0D4B     		ldr	r3, .L136
 1959 0004 CA22     		movs	r2, #202
 1960 0006 C3F82428 		str	r2, [r3, #2084]
 921:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1961              		.loc 1 921 5 is_stmt 1 view .LVU598
 1962              		.loc 1 921 13 is_stmt 0 view .LVU599
 1963 000a 5322     		movs	r2, #83
 1964 000c C3F82428 		str	r2, [r3, #2084]
 922:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 923:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enter init mode */
 924:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     error_status = rtc_init_mode_enter();
 1965              		.loc 1 924 5 is_stmt 1 view .LVU600
 1966              		.loc 1 924 20 is_stmt 0 view .LVU601
 1967 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 1968              	.LVL110:
 925:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 926:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(ERROR != error_status) {
 1969              		.loc 1 926 5 is_stmt 1 view .LVU602
 1970              		.loc 1 926 7 is_stmt 0 view .LVU603
 1971 0014 0446     		mov	r4, r0
 1972 0016 28B9     		cbnz	r0, .L135
 1973              	.LVL111:
 1974              	.L133:
 927:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 928:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* exit init mode */
 929:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         rtc_init_mode_exit();
 930:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 931:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 932:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 53


 933:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1975              		.loc 1 933 5 is_stmt 1 view .LVU604
 1976              		.loc 1 933 13 is_stmt 0 view .LVU605
 1977 0018 074B     		ldr	r3, .L136
 1978 001a FF22     		movs	r2, #255
 1979 001c C3F82428 		str	r2, [r3, #2084]
 934:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 935:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 1980              		.loc 1 935 5 is_stmt 1 view .LVU606
 936:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 1981              		.loc 1 936 1 is_stmt 0 view .LVU607
 1982 0020 2046     		mov	r0, r4
 1983 0022 10BD     		pop	{r4, pc}
 1984              	.LVL112:
 1985              	.L135:
 927:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 1986              		.loc 1 927 9 is_stmt 1 view .LVU608
 927:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 1987              		.loc 1 927 17 is_stmt 0 view .LVU609
 1988 0024 044A     		ldr	r2, .L136
 1989 0026 D2F80838 		ldr	r3, [r2, #2056]
 1990 002a 43F01003 		orr	r3, r3, #16
 1991 002e C2F80838 		str	r3, [r2, #2056]
 929:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 1992              		.loc 1 929 9 is_stmt 1 view .LVU610
 1993 0032 FFF7FEFF 		bl	rtc_init_mode_exit
 1994              	.LVL113:
 929:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 1995              		.loc 1 929 9 is_stmt 0 view .LVU611
 1996 0036 EFE7     		b	.L133
 1997              	.L137:
 1998              		.align	2
 1999              	.L136:
 2000 0038 00200040 		.word	1073750016
 2001              		.cfi_endproc
 2002              	.LFE145:
 2004              		.section	.text.rtc_refclock_detection_disable,"ax",%progbits
 2005              		.align	1
 2006              		.global	rtc_refclock_detection_disable
 2007              		.syntax unified
 2008              		.thumb
 2009              		.thumb_func
 2011              	rtc_refclock_detection_disable:
 2012              	.LFB146:
 937:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 938:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** /*!
 939:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \brief      disable RTC reference clock detection function
 940:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[in]  none
 941:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \param[out] none
 942:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 943:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** */
 944:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** ErrStatus rtc_refclock_detection_disable(void)
 945:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** {
 2013              		.loc 1 945 1 is_stmt 1 view -0
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 0
 2016              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 54


 2017 0000 10B5     		push	{r4, lr}
 2018              	.LCFI15:
 2019              		.cfi_def_cfa_offset 8
 2020              		.cfi_offset 4, -8
 2021              		.cfi_offset 14, -4
 946:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     ErrStatus error_status = ERROR;
 2022              		.loc 1 946 5 view .LVU613
 2023              	.LVL114:
 947:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 948:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* disable the write protection */
 949:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2024              		.loc 1 949 5 view .LVU614
 2025              		.loc 1 949 13 is_stmt 0 view .LVU615
 2026 0002 0D4B     		ldr	r3, .L142
 2027 0004 CA22     		movs	r2, #202
 2028 0006 C3F82428 		str	r2, [r3, #2084]
 950:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2029              		.loc 1 950 5 is_stmt 1 view .LVU616
 2030              		.loc 1 950 13 is_stmt 0 view .LVU617
 2031 000a 5322     		movs	r2, #83
 2032 000c C3F82428 		str	r2, [r3, #2084]
 951:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 952:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enter init mode */
 953:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     error_status = rtc_init_mode_enter();
 2033              		.loc 1 953 5 is_stmt 1 view .LVU618
 2034              		.loc 1 953 20 is_stmt 0 view .LVU619
 2035 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2036              	.LVL115:
 954:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 955:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     if(ERROR != error_status) {
 2037              		.loc 1 955 5 is_stmt 1 view .LVU620
 2038              		.loc 1 955 7 is_stmt 0 view .LVU621
 2039 0014 0446     		mov	r4, r0
 2040 0016 28B9     		cbnz	r0, .L141
 2041              	.LVL116:
 2042              	.L139:
 956:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 957:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         /* exit init mode */
 958:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         rtc_init_mode_exit();
 959:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 960:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 961:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     /* enable the write protection */
 962:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2043              		.loc 1 962 5 is_stmt 1 view .LVU622
 2044              		.loc 1 962 13 is_stmt 0 view .LVU623
 2045 0018 074B     		ldr	r3, .L142
 2046 001a FF22     		movs	r2, #255
 2047 001c C3F82428 		str	r2, [r3, #2084]
 963:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** 
 964:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     return error_status;
 2048              		.loc 1 964 5 is_stmt 1 view .LVU624
 965:lib/GD32F3x0/Source/gd32f3x0_rtc.c **** }
 2049              		.loc 1 965 1 is_stmt 0 view .LVU625
 2050 0020 2046     		mov	r0, r4
 2051 0022 10BD     		pop	{r4, pc}
 2052              	.LVL117:
 2053              	.L141:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 55


 956:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 2054              		.loc 1 956 9 is_stmt 1 view .LVU626
 956:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 2055              		.loc 1 956 17 is_stmt 0 view .LVU627
 2056 0024 044A     		ldr	r2, .L142
 2057 0026 D2F80838 		ldr	r3, [r2, #2056]
 2058 002a 23F01003 		bic	r3, r3, #16
 2059 002e C2F80838 		str	r3, [r2, #2056]
 958:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 2060              		.loc 1 958 9 is_stmt 1 view .LVU628
 2061 0032 FFF7FEFF 		bl	rtc_init_mode_exit
 2062              	.LVL118:
 958:lib/GD32F3x0/Source/gd32f3x0_rtc.c ****     }
 2063              		.loc 1 958 9 is_stmt 0 view .LVU629
 2064 0036 EFE7     		b	.L139
 2065              	.L143:
 2066              		.align	2
 2067              	.L142:
 2068 0038 00200040 		.word	1073750016
 2069              		.cfi_endproc
 2070              	.LFE146:
 2072              		.text
 2073              	.Letext0:
 2074              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2075              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2076              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 2077              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rtc.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_rtc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:18     .text.rtc_init_mode_enter:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:24     .text.rtc_init_mode_enter:0000000000000000 rtc_init_mode_enter
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:93     .text.rtc_init_mode_enter:0000000000000040 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:98     .text.rtc_init_mode_exit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:104    .text.rtc_init_mode_exit:0000000000000000 rtc_init_mode_exit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:122    .text.rtc_init_mode_exit:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:127    .text.rtc_register_sync_wait:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:133    .text.rtc_register_sync_wait:0000000000000000 rtc_register_sync_wait
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:231    .text.rtc_register_sync_wait:000000000000005c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:236    .text.rtc_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:242    .text.rtc_deinit:0000000000000000 rtc_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:331    .text.rtc_deinit:0000000000000060 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:337    .text.rtc_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:343    .text.rtc_init:0000000000000000 rtc_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:478    .text.rtc_init:00000000000000a0 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:483    .text.rtc_current_time_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:489    .text.rtc_current_time_get:0000000000000000 rtc_current_time_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:589    .text.rtc_current_time_get:0000000000000060 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:594    .text.rtc_subsecond_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:600    .text.rtc_subsecond_get:0000000000000000 rtc_subsecond_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:622    .text.rtc_subsecond_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:627    .text.rtc_alarm_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:633    .text.rtc_alarm_config:0000000000000000 rtc_alarm_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:701    .text.rtc_alarm_config:000000000000004c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:706    .text.rtc_alarm_subsecond_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:712    .text.rtc_alarm_subsecond_config:0000000000000000 rtc_alarm_subsecond_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:744    .text.rtc_alarm_subsecond_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:749    .text.rtc_alarm_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:755    .text.rtc_alarm_get:0000000000000000 rtc_alarm_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:810    .text.rtc_alarm_get:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:815    .text.rtc_alarm_subsecond_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:821    .text.rtc_alarm_subsecond_get:0000000000000000 rtc_alarm_subsecond_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:838    .text.rtc_alarm_subsecond_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:843    .text.rtc_alarm_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:849    .text.rtc_alarm_enable:0000000000000000 rtc_alarm_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:879    .text.rtc_alarm_enable:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:884    .text.rtc_alarm_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:890    .text.rtc_alarm_disable:0000000000000000 rtc_alarm_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:974    .text.rtc_alarm_disable:000000000000004c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:979    .text.rtc_timestamp_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:985    .text.rtc_timestamp_enable:0000000000000000 rtc_timestamp_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1032   .text.rtc_timestamp_enable:000000000000002c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1037   .text.rtc_timestamp_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1043   .text.rtc_timestamp_disable:0000000000000000 rtc_timestamp_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1073   .text.rtc_timestamp_disable:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1078   .text.rtc_timestamp_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1084   .text.rtc_timestamp_get:0000000000000000 rtc_timestamp_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1144   .text.rtc_timestamp_get:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1149   .text.rtc_timestamp_subsecond_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1155   .text.rtc_timestamp_subsecond_get:0000000000000000 rtc_timestamp_subsecond_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1171   .text.rtc_timestamp_subsecond_get:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1176   .text.rtc_tamper_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1182   .text.rtc_tamper_enable:0000000000000000 rtc_tamper_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1310   .text.rtc_tamper_enable:00000000000000bc $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1315   .text.rtc_tamper_disable:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s 			page 57


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1321   .text.rtc_tamper_disable:0000000000000000 rtc_tamper_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1340   .text.rtc_tamper_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1345   .text.rtc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1351   .text.rtc_interrupt_enable:0000000000000000 rtc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1394   .text.rtc_interrupt_enable:0000000000000034 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1399   .text.rtc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1405   .text.rtc_interrupt_disable:0000000000000000 rtc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1448   .text.rtc_interrupt_disable:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1453   .text.rtc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1459   .text.rtc_flag_get:0000000000000000 rtc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1491   .text.rtc_flag_get:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1496   .text.rtc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1502   .text.rtc_flag_clear:0000000000000000 rtc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1521   .text.rtc_flag_clear:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1526   .text.rtc_alter_output_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1532   .text.rtc_alter_output_config:0000000000000000 rtc_alter_output_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1586   .text.rtc_alter_output_config:000000000000004c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1591   .text.rtc_calibration_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1597   .text.rtc_calibration_config:0000000000000000 rtc_calibration_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1693   .text.rtc_calibration_config:000000000000004c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1698   .text.rtc_hour_adjust:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1704   .text.rtc_hour_adjust:0000000000000000 rtc_hour_adjust
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1735   .text.rtc_hour_adjust:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1740   .text.rtc_second_adjust:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1746   .text.rtc_second_adjust:0000000000000000 rtc_second_adjust
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1850   .text.rtc_second_adjust:0000000000000058 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1855   .text.rtc_bypass_shadow_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1861   .text.rtc_bypass_shadow_enable:0000000000000000 rtc_bypass_shadow_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1891   .text.rtc_bypass_shadow_enable:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1896   .text.rtc_bypass_shadow_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1902   .text.rtc_bypass_shadow_disable:0000000000000000 rtc_bypass_shadow_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1932   .text.rtc_bypass_shadow_disable:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1937   .text.rtc_refclock_detection_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:1943   .text.rtc_refclock_detection_enable:0000000000000000 rtc_refclock_detection_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:2000   .text.rtc_refclock_detection_enable:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:2005   .text.rtc_refclock_detection_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:2011   .text.rtc_refclock_detection_disable:0000000000000000 rtc_refclock_detection_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccBGjEwf.s:2068   .text.rtc_refclock_detection_disable:0000000000000038 $d

NO UNDEFINED SYMBOLS
