Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 29 22:56:11 2025
| Host         : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.460        0.000                      0                  407        0.190        0.000                      0                  407        3.000        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
sys_clock                    {0.000 5.000}      10.000          100.000         
  clk_out25_top_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_top_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out25_top_clk_wiz_0_0       33.460        0.000                      0                  407        0.190        0.000                      0                  407       19.500        0.000                       0                    91  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out25_top_clk_wiz_0_0                             
(none)                     clkfbout_top_clk_wiz_0_0                              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_top_clk_wiz_0_0
  To Clock:  clk_out25_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.460ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.542ns (24.408%)  route 4.776ns (75.592%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.613    -2.406    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -1.524 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.812     0.288    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[151]
    SLICE_X28Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.412 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.412    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     0.650 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.283     1.933    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.298     2.231 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.681     3.912    top_i/VGA_Output_0/U0/bram_data[3]
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
                         clock pessimism             -0.497    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)       -0.028    37.372    top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 33.460    

Slack (MET) :             33.650ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.542ns (25.161%)  route 4.586ns (74.839%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.613    -2.406    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -1.524 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.812     0.288    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[151]
    SLICE_X28Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.412 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.412    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     0.650 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.283     1.933    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.298     2.231 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.492     3.722    top_i/VGA_Output_0/U0/bram_data[3]
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.497    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)       -0.028    37.372    top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                 33.650    

Slack (MET) :             33.685ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.517ns (25.115%)  route 4.523ns (74.885%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.613    -2.406    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.524 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.840     0.316    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[148]
    SLICE_X28Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.440 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.440    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212     0.652 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.074     1.727    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.299     2.026 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.608     3.634    top_i/VGA_Output_0/U0/bram_data[0]
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
                         clock pessimism             -0.497    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)       -0.081    37.319    top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         37.319    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 33.685    

Slack (MET) :             33.713ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.517ns (25.173%)  route 4.509ns (74.827%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.613    -2.406    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.524 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.840     0.316    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[148]
    SLICE_X28Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.440 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.440    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212     0.652 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.074     1.727    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.299     2.026 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.594     3.620    top_i/VGA_Output_0/U0/bram_data[0]
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]/C
                         clock pessimism             -0.497    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)       -0.067    37.333    top_i/VGA_Output_0/U0/R_out_reg[0]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 33.713    

Slack (MET) :             33.723ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 1.522ns (25.211%)  route 4.515ns (74.789%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.614    -2.405    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -1.523 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.547     0.024    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[53]
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.148 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.148    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     0.365 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.260     1.625    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I4_O)        0.299     1.924 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.708     3.632    top_i/VGA_Output_0/U0/bram_data[1]
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
                         clock pessimism             -0.497    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)       -0.045    37.355    top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         37.355    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                 33.723    

Slack (MET) :             33.881ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.549ns (25.967%)  route 4.416ns (74.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.612    -2.407    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -1.525 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.699     0.174    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[166]
    SLICE_X28Y8          LUT4 (Prop_lut4_I0_O)        0.124     0.298 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.298    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     0.543 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.203     1.746    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.298     2.044 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           1.514     3.558    top_i/VGA_Output_0/U0/bram_data[2]
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.031    37.439    top_i/VGA_Output_0/U0/R_out_reg[2]
  -------------------------------------------------------------------
                         required time                         37.439    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 33.881    

Slack (MET) :             33.884ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.549ns (25.967%)  route 4.416ns (74.033%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.612    -2.407    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -1.525 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.699     0.174    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[166]
    SLICE_X28Y8          LUT4 (Prop_lut4_I0_O)        0.124     0.298 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.298    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     0.543 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.203     1.746    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.298     2.044 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=3, routed)           1.514     3.558    top_i/VGA_Output_0/U0/bram_data[2]
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
                         clock pessimism             -0.425    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.028    37.442    top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         37.442    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 33.884    

Slack (MET) :             33.926ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.522ns (26.027%)  route 4.326ns (73.973%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.614    -2.405    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -1.523 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.547     0.024    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[53]
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124     0.148 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.148    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_9_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     0.365 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.260     1.625    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I4_O)        0.299     1.924 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.519     3.443    top_i/VGA_Output_0/U0/bram_data[1]
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.509    37.996    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
                         clock pessimism             -0.497    37.498    
                         clock uncertainty           -0.098    37.400    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)       -0.031    37.369    top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.369    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                 33.926    

Slack (MET) :             33.939ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.542ns (26.416%)  route 4.295ns (73.584%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.613    -2.406    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882    -1.524 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.812     0.288    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[151]
    SLICE_X28Y9          LUT6 (Prop_lut6_I1_O)        0.124     0.412 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.412    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     0.650 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.283     1.933    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.298     2.231 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=3, routed)           1.200     3.431    top_i/VGA_Output_0/U0/bram_data[3]
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/C
                         clock pessimism             -0.497    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.028    37.370    top_i/VGA_Output_0/U0/R_out_reg[3]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                 33.939    

Slack (MET) :             33.978ns  (required time - arrival time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_top_clk_wiz_0_0 rise@40.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.517ns (26.339%)  route 4.243ns (73.661%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.613    -2.406    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -1.524 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.840     0.316    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[148]
    SLICE_X28Y8          LUT6 (Prop_lut6_I1_O)        0.124     0.440 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.440    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I0_O)      0.212     0.652 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.074     1.727    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.299     2.026 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           1.328     3.353    top_i/VGA_Output_0/U0/bram_data[0]
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    37.994    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
                         clock pessimism             -0.497    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)       -0.067    37.331    top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.331    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                 33.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/vert_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.561    -0.568    top_i/VGA_Output_0/U0/clk
    SLICE_X55Y16         FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  top_i/VGA_Output_0/U0/vert_counter_reg[0]/Q
                         net (fo=10, routed)          0.138    -0.290    top_i/VGA_Output_0/U0/vert_counter[0]
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  top_i/VGA_Output_0/U0/bram_addr_s_reg_i_11/O
                         net (fo=2, routed)           0.000    -0.245    top_i/VGA_Output_0/U0/bram_addr_s_reg_i_11_n_0
    SLICE_X54Y16         FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.830    -0.339    top_i/VGA_Output_0/U0/clk
    SLICE_X54Y16         FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[2]/C
                         clock pessimism             -0.217    -0.555    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.121    -0.434    top_i/VGA_Output_0/U0/vert_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/vert_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/Vp_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.561    -0.568    top_i/VGA_Output_0/U0/clk
    SLICE_X55Y16         FDRE                                         r  top_i/VGA_Output_0/U0/vert_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  top_i/VGA_Output_0/U0/vert_counter_reg[4]/Q
                         net (fo=10, routed)          0.182    -0.245    top_i/VGA_Output_0/U0/vert_counter[4]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.045    -0.200 r  top_i/VGA_Output_0/U0/Vp_out_i_1/O
                         net (fo=1, routed)           0.000    -0.200    top_i/VGA_Output_0/U0/Vp_out_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.830    -0.339    top_i/VGA_Output_0/U0/clk
    SLICE_X53Y16         FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.091    -0.442    top_i/VGA_Output_0/U0/Vp_out_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.692%)  route 0.408ns (71.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.560    -0.569    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y17         FDRE                                         r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=23, routed)          0.408     0.002    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X36Y20         FDRE                                         r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.821    -0.348    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y20         FDRE                                         r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.034    -0.313    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.070    -0.243    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/horiz_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.703%)  route 0.169ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.562    -0.567    top_i/VGA_Output_0/U0/clk
    SLICE_X54Y15         FDRE                                         r  top_i/VGA_Output_0/U0/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  top_i/VGA_Output_0/U0/horiz_counter_reg[0]/Q
                         net (fo=8, routed)           0.169    -0.235    top_i/VGA_Output_0/U0/horiz_counter_reg[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.048    -0.187 r  top_i/VGA_Output_0/U0/bram_addr_s_reg_i_19/O
                         net (fo=2, routed)           0.000    -0.187    top_i/VGA_Output_0/U0/p_0_in[4]
    SLICE_X54Y17         FDRE                                         r  top_i/VGA_Output_0/U0/horiz_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.829    -0.340    top_i/VGA_Output_0/U0/clk
    SLICE_X54Y17         FDRE                                         r  top_i/VGA_Output_0/U0/horiz_counter_reg[4]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X54Y17         FDRE (Hold_fdre_C_D)         0.123    -0.432    top_i/VGA_Output_0/U0/horiz_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.126ns (30.018%)  route 0.294ns (69.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.650    -0.479    top_i/VGA_Output_0/U0/clk
    DSP48_X1Y6           DSP48E1                                      r  top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.353 r  top_i/VGA_Output_0/U0/bram_addr_s_reg/P[8]
                         net (fo=22, routed)          0.294    -0.059    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.870    -0.298    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.493    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.310    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.126ns (29.893%)  route 0.295ns (70.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.650    -0.479    top_i/VGA_Output_0/U0/clk
    DSP48_X1Y6           DSP48E1                                      r  top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.353 r  top_i/VGA_Output_0/U0/bram_addr_s_reg/P[5]
                         net (fo=22, routed)          0.295    -0.057    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.870    -0.298    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.493    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.310    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.558    -0.571    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y16         FDRE                                         r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184    -0.246    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X36Y16         FDRE                                         r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.825    -0.344    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X36Y16         FDRE                                         r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.228    -0.571    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.070    -0.501    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/horiz_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/VGA_Output_0/U0/Hp_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.841%)  route 0.179ns (46.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.559    -0.570    top_i/VGA_Output_0/U0/clk
    SLICE_X54Y18         FDRE                                         r  top_i/VGA_Output_0/U0/horiz_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  top_i/VGA_Output_0/U0/horiz_counter_reg[9]/Q
                         net (fo=6, routed)           0.179    -0.227    top_i/VGA_Output_0/U0/horiz_counter_reg[9]
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  top_i/VGA_Output_0/U0/Hp_out_i_1/O
                         net (fo=1, routed)           0.000    -0.182    top_i/VGA_Output_0/U0/Hp_out_i_1_n_0
    SLICE_X54Y19         FDRE                                         r  top_i/VGA_Output_0/U0/Hp_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.827    -0.342    top_i/VGA_Output_0/U0/clk
    SLICE_X54Y19         FDRE                                         r  top_i/VGA_Output_0/U0/Hp_out_reg/C
                         clock pessimism             -0.216    -0.557    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.120    -0.437    top_i/VGA_Output_0/U0/Hp_out_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.126ns (28.887%)  route 0.310ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.650    -0.479    top_i/VGA_Output_0/U0/clk
    DSP48_X1Y6           DSP48E1                                      r  top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.353 r  top_i/VGA_Output_0/U0/bram_addr_s_reg/P[3]
                         net (fo=22, routed)          0.310    -0.043    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.870    -0.298    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.493    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.310    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_top_clk_wiz_0_0 rise@0.000ns - clk_out25_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.126ns (28.690%)  route 0.313ns (71.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.650    -0.479    top_i/VGA_Output_0/U0/clk
    DSP48_X1Y6           DSP48E1                                      r  top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.353 r  top_i/VGA_Output_0/U0/bram_addr_s_reg/P[2]
                         net (fo=22, routed)          0.313    -0.040    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.870    -0.298    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.493    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.310    top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_top_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y6      top_i/VGA_Output_0/U0/bram_addr_s_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y19    top_i/VGA_Output_0/U0/Hp_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y19    top_i/VGA_Output_0/U0/Hp_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y31     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y31     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y19    top_i/VGA_Output_0/U0/Hp_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y19    top_i/VGA_Output_0/U0/Hp_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y31     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y31     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y32     top_i/VGA_Output_0/U0/R_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out25_top_clk_wiz_0_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Hp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.015ns (52.283%)  route 3.664ns (47.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.559    -2.460    top_i/VGA_Output_0/U0/clk
    SLICE_X54Y19         FDRE                                         r  top_i/VGA_Output_0/U0/Hp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.942 r  top_i/VGA_Output_0/U0/Hp_out_reg/Q
                         net (fo=1, routed)           3.664     1.722    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.219 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.219    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/Vp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.456ns  (logic 3.959ns (53.101%)  route 3.497ns (46.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.563    -2.456    top_i/VGA_Output_0/U0/clk
    SLICE_X53Y16         FDRE                                         r  top_i/VGA_Output_0/U0/Vp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456    -2.000 r  top_i/VGA_Output_0/U0/Vp_out_reg/Q
                         net (fo=1, routed)           3.497     1.497    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.001 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.001    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 4.048ns (62.778%)  route 2.400ns (37.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.400     0.526    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.056 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.056    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.083ns  (logic 4.023ns (66.138%)  route 2.060ns (33.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           2.060     0.185    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.505     3.691 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.691    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.032ns  (logic 3.975ns (65.900%)  route 2.057ns (34.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  top_i/VGA_Output_0/U0/R_out_reg[1]/Q
                         net (fo=1, routed)           2.057     0.121    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     3.640 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.640    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.980ns (66.021%)  route 2.048ns (33.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456    -1.937 r  top_i/VGA_Output_0/U0/R_out_reg[0]/Q
                         net (fo=1, routed)           2.048     0.112    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     3.635 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.635    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.974ns  (logic 4.047ns (67.750%)  route 1.926ns (32.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.624    -2.395    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -1.877 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           1.926     0.050    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         3.529     3.579 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.579    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.042ns (68.294%)  route 1.876ns (31.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.624    -2.395    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -1.877 r  top_i/VGA_Output_0/U0/R_out_reg[2]/Q
                         net (fo=1, routed)           1.876    -0.000    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     3.524 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.524    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 4.043ns (68.423%)  route 1.866ns (31.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.626    -2.393    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.866    -0.009    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         3.525     3.516 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.516    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 4.037ns (68.613%)  route 1.847ns (31.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.624    -2.395    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    -1.877 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.847    -0.030    lopt_6
    K18                  OBUF (Prop_obuf_I_O)         3.519     3.489 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.489    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.368ns (80.769%)  route 0.326ns (19.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  top_i/VGA_Output_0/U0/R_out_reg[3]/Q
                         net (fo=1, routed)           0.326    -0.054    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.150 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.150    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.338ns (78.088%)  route 0.375ns (21.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.375    -0.027    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.169 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.169    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.369ns (77.965%)  route 0.387ns (22.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.587    -0.542    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  top_i/VGA_Output_0/U0/R_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.387     0.008    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.213 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.213    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.384ns (78.739%)  route 0.374ns (21.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.374    -0.006    lopt_6
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.214 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.214    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.390ns (77.403%)  route 0.406ns (22.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.587    -0.542    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  top_i/VGA_Output_0/U0/R_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.406     0.027    lopt_9
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.253 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.253    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.363ns (75.877%)  route 0.433ns (24.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.587    -0.542    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  top_i/VGA_Output_0/U0/R_out_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.433     0.032    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.254 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.254    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.389ns (77.230%)  route 0.409ns (22.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  top_i/VGA_Output_0/U0/R_out_reg[2]/Q
                         net (fo=1, routed)           0.409     0.030    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.255 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.255    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.366ns (74.264%)  route 0.473ns (25.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.587    -0.542    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  top_i/VGA_Output_0/U0/R_out_reg[0]/Q
                         net (fo=1, routed)           0.473     0.072    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.297 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.297    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.394ns (75.536%)  route 0.451ns (24.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.586    -0.543    top_i/VGA_Output_0/U0/clk
    SLICE_X6Y31          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  top_i/VGA_Output_0/U0/R_out_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.451     0.072    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.302 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.302    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_i/VGA_Output_0/U0/R_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_top_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.361ns (73.491%)  route 0.491ns (26.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    top_i/clk_wiz_0/inst/clk_out25_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.587    -0.542    top_i/VGA_Output_0/U0/clk
    SLICE_X7Y32          FDRE                                         r  top_i/VGA_Output_0/U0/R_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  top_i/VGA_Output_0/U0/R_out_reg[1]/Q
                         net (fo=1, routed)           0.491     0.090    vgaBlue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.310 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.310    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.832 f  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    top_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    top_i/clk_wiz_0/inst/clk_in1_top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    top_i/clk_wiz_0/inst/clkfbout_buf_top_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





