// Seed: 3389180955
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input wor id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output supply1 id_7,
    input supply1 id_8
);
  logic id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd9,
    parameter id_23 = 32'd39
) (
    input tri1 id_0
    , id_32 = 1,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    output tri1 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input supply0 id_9,
    output tri1 _id_10,
    input supply1 id_11[id_23 : id_10],
    input supply0 id_12,
    output tri1 id_13,
    input wand id_14,
    output uwire id_15,
    inout supply1 id_16,
    input uwire id_17,
    input tri id_18,
    inout wand id_19,
    output supply1 id_20,
    input wand id_21,
    output wire id_22,
    input uwire _id_23,
    output tri1 id_24,
    output supply0 id_25[1 : -1],
    input supply1 id_26,
    input wire id_27,
    input supply1 id_28,
    inout supply0 id_29,
    input wor id_30
);
  assign id_8 = -1;
  wire id_33 = id_23;
  assign id_20 = 1'd0;
  assign id_6  = !-1 & id_19;
  assign id_4  = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_14,
      id_12,
      id_14,
      id_0,
      id_27,
      id_22,
      id_11
  );
  logic id_34;
  logic id_35 = id_7;
endmodule
