Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 17 18:03:09 2021
| Host         : 969E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file getall_timing_summary_routed.rpt -pb getall_timing_summary_routed.pb -rpx getall_timing_summary_routed.rpx -warn_on_violation
| Design       : getall
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a0/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.720        0.000                      0                   32        0.280        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.720        0.000                      0                   32        0.280        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 a0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 2.424ns (58.210%)  route 1.740ns (41.790%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.712     5.315    a0/clk
    SLICE_X4Y80          FDRE                                         r  a0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  a0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.755     6.526    a0/cnt[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.163 r  a0/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.163    a0/cnt_reg[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  a0/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.280    a0/cnt_reg[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  a0/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.397    a0/cnt_reg[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  a0/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.514    a0/cnt_reg[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.631 r  a0/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    a0/cnt_reg[20]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  a0/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.748    a0/cnt_reg[24]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  a0/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.865    a0/cnt_reg[28]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.188 r  a0/cnt_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.645     8.833    a0/data0[30]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.306     9.139 r  a0/cnt[30]_i_1/O
                         net (fo=1, routed)           0.340     9.479    a0/cnt_0[30]
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600    15.023    a0/clk
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[30]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.047    15.199    a0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 a0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.512%)  route 3.209ns (79.488%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     5.321    a0/clk
    SLICE_X3Y84          FDRE                                         r  a0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  a0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.871     6.648    a0/cnt[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.772 r  a0/cnt[31]_i_9/O
                         net (fo=1, routed)           0.641     7.413    a0/cnt[31]_i_9_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  a0/cnt[31]_i_4/O
                         net (fo=32, routed)          1.696     9.233    a0/cnt[31]_i_4_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I3_O)        0.124     9.357 r  a0/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.357    a0/cnt_0[4]
    SLICE_X4Y80          FDRE                                         r  a0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.592    15.015    a0/clk
    SLICE_X4Y80          FDRE                                         r  a0/cnt_reg[4]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.031    15.269    a0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 a0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.828ns (21.141%)  route 3.089ns (78.859%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    a0/clk
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  a0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.670     6.443    a0/cnt[9]
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  a0/cnt[31]_i_7/O
                         net (fo=1, routed)           0.403     6.970    a0/cnt[31]_i_7_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  a0/cnt[31]_i_3/O
                         net (fo=32, routed)          2.015     9.109    a0/cnt[31]_i_3_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I2_O)        0.124     9.233 r  a0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.233    a0/cnt_0[9]
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.595    15.018    a0/clk
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.031    15.312    a0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 a0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.396%)  route 3.042ns (78.604%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.718     5.321    a0/clk
    SLICE_X3Y84          FDRE                                         r  a0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  a0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.871     6.648    a0/cnt[19]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124     6.772 r  a0/cnt[31]_i_9/O
                         net (fo=1, routed)           0.641     7.413    a0/cnt[31]_i_9_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  a0/cnt[31]_i_4/O
                         net (fo=32, routed)          1.529     9.067    a0/cnt[31]_i_4_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     9.191 r  a0/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.191    a0/cnt_0[8]
    SLICE_X3Y80          FDRE                                         r  a0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.594    15.017    a0/clk
    SLICE_X3Y80          FDRE                                         r  a0/cnt_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.031    15.287    a0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 a0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    a0/clk
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  a0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.670     6.443    a0/cnt[9]
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  a0/cnt[31]_i_7/O
                         net (fo=1, routed)           0.403     6.970    a0/cnt[31]_i_7_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  a0/cnt[31]_i_3/O
                         net (fo=32, routed)          1.845     8.939    a0/cnt[31]_i_3_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I2_O)        0.124     9.063 r  a0/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.063    a0/cnt_0[5]
    SLICE_X4Y81          FDRE                                         r  a0/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.593    15.016    a0/clk
    SLICE_X4Y81          FDRE                                         r  a0/cnt_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.029    15.268    a0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 a0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 2.300ns (61.940%)  route 1.413ns (38.060%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.712     5.315    a0/clk
    SLICE_X4Y80          FDRE                                         r  a0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  a0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.755     6.526    a0/cnt[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.163 r  a0/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.163    a0/cnt_reg[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  a0/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.280    a0/cnt_reg[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  a0/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.397    a0/cnt_reg[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  a0/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.514    a0/cnt_reg[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.631 r  a0/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    a0/cnt_reg[20]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  a0/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.748    a0/cnt_reg[24]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.063 r  a0/cnt_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.721    a0/data0[28]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.307     9.028 r  a0/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.028    a0/cnt_0[28]
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600    15.023    a0/clk
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[28]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.031    15.277    a0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 a0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.828ns (22.337%)  route 2.879ns (77.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    a0/clk
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  a0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.670     6.443    a0/cnt[9]
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  a0/cnt[31]_i_7/O
                         net (fo=1, routed)           0.403     6.970    a0/cnt[31]_i_7_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  a0/cnt[31]_i_3/O
                         net (fo=32, routed)          1.806     8.900    a0/cnt[31]_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.024 r  a0/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     9.024    a0/cnt_0[27]
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.600    15.023    a0/clk
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[27]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.029    15.291    a0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 a0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 2.075ns (56.781%)  route 1.579ns (43.219%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.712     5.315    a0/clk
    SLICE_X4Y80          FDRE                                         r  a0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  a0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.755     6.526    a0/cnt[1]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.163 r  a0/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.163    a0/cnt_reg[4]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.280 r  a0/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.280    a0/cnt_reg[8]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  a0/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.397    a0/cnt_reg[12]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  a0/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.514    a0/cnt_reg[16]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.631 r  a0/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    a0/cnt_reg[20]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.850 r  a0/cnt_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.825     8.674    a0/data0[21]
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.295     8.969 r  a0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     8.969    a0/cnt_0[21]
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    a0/clk
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[21]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.029    15.290    a0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 a0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.832%)  route 2.799ns (77.168%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    a0/clk
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  a0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.670     6.443    a0/cnt[9]
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  a0/cnt[31]_i_7/O
                         net (fo=1, routed)           0.403     6.970    a0/cnt[31]_i_7_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  a0/cnt[31]_i_3/O
                         net (fo=32, routed)          1.725     8.819    a0/cnt[31]_i_3_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.943 r  a0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     8.943    a0/cnt_0[24]
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    a0/clk
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[24]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.032    15.276    a0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 a0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.840%)  route 2.797ns (77.160%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.714     5.317    a0/clk
    SLICE_X3Y81          FDRE                                         r  a0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  a0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.670     6.443    a0/cnt[9]
    SLICE_X3Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.567 r  a0/cnt[31]_i_7/O
                         net (fo=1, routed)           0.403     6.970    a0/cnt[31]_i_7_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  a0/cnt[31]_i_3/O
                         net (fo=32, routed)          1.724     8.818    a0/cnt[31]_i_3_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.942 r  a0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     8.942    a0/cnt_0[23]
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.598    15.021    a0/clk
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[23]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.031    15.275    a0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.204     1.864    a0/cnt[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.042     1.906 r  a0/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     1.906    a0/cnt_0[31]
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[31]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.107     1.626    a0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.663%)  route 0.213ns (53.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.213     1.873    a0/cnt[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.918 r  a0/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     1.918    a0/cnt_0[27]
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    a0/clk
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[27]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.091     1.625    a0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.204     1.864    a0/cnt[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  a0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    a0/cnt_0[0]
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.610    a0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.206     1.866    a0/cnt[0]
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     1.911 r  a0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     1.911    a0/cnt_0[25]
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[25]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.611    a0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.641%)  route 0.222ns (54.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.222     1.882    a0/cnt[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     1.927 r  a0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.927    a0/cnt_0[19]
    SLICE_X3Y84          FDRE                                         r  a0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    a0/clk
    SLICE_X3Y84          FDRE                                         r  a0/cnt_reg[19]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.625    a0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.289     1.949    a0/cnt[0]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.994 r  a0/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     1.994    a0/cnt_0[28]
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    a0/clk
    SLICE_X3Y86          FDRE                                         r  a0/cnt_reg[28]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092     1.626    a0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.941%)  route 0.292ns (61.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.292     1.952    a0/cnt[0]
    SLICE_X3Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.997 r  a0/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.997    a0/cnt_0[13]
    SLICE_X3Y83          FDRE                                         r  a0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.870     2.035    a0/clk
    SLICE_X3Y83          FDRE                                         r  a0/cnt_reg[13]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091     1.623    a0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.707%)  route 0.295ns (61.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.295     1.955    a0/cnt[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.000 r  a0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.000    a0/cnt_0[18]
    SLICE_X3Y84          FDRE                                         r  a0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    a0/clk
    SLICE_X3Y84          FDRE                                         r  a0/cnt_reg[18]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.091     1.624    a0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.071%)  route 0.344ns (64.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.344     2.005    a0/cnt[0]
    SLICE_X4Y85          LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  a0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.050    a0/cnt_0[21]
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.869     2.034    a0/clk
    SLICE_X4Y85          FDRE                                         r  a0/cnt_reg[21]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.091     1.645    a0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 a0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.079%)  route 0.344ns (64.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.600     1.519    a0/clk
    SLICE_X3Y85          FDRE                                         r  a0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  a0/cnt_reg[0]/Q
                         net (fo=34, routed)          0.344     2.005    a0/cnt[0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  a0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.050    a0/cnt_0[17]
    SLICE_X4Y84          FDRE                                         r  a0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.868     2.033    a0/clk
    SLICE_X4Y84          FDRE                                         r  a0/cnt_reg[17]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.091     1.644    a0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     a0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     a0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     a0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     a0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     a0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     a0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     a0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     a0/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     a0/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     a0/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     a0/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     a0/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     a0/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     a0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     a0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     a0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     a0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     a0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     a0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     a0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     a0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     a0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     a0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     a0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     a0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     a0/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     a0/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     a0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     a0/cnt_reg[0]/C



