Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 28 14:41:49 2025
| Host         : RAM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           16 |
| No           | Yes                   | No                     |               3 |            2 |
| Yes          | No                    | No                     |            2080 |          801 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_2[0]  |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_20[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_61[0] |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_27[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_28[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_48[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_9[0]  |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_35[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_30[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_50[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_11[0] |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_26[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_36[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_40[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_42[0] |                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_44[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_7[0]  |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_12[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_49[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_51[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_18[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_39[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_52[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_19[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_46[0] |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_53[0] |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_22[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_17[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_14[0] |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_24[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_32[0] |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_47[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_4[0]  |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_3[0]  |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_15[0] |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_31[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_38[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_37[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_16[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_41[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_25[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_43[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_54[0] |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_55[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_5[0]  |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_45[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_29[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_57[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_58[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_59[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_13[0] |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_6[0]  |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_60[0] |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_64[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_34[0] |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_21[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_33[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_56[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_63[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_10[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_62[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_8[0]  |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/q_reg[4]_23[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                                  | reset_IBUF       |               18 |             35 |         1.94 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/E[0]           |                  |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG | cpu/Data__path/ff/p_0_in         |                  |               11 |             88 |         8.00 |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+


