// Seed: 3403251003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  wire id_8;
  parameter id_9 = -1;
  assign id_2 = -1;
  assign id_5 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_3 = 32'd37
) (
    input wor id_0,
    input wor id_1,
    input tri _id_2,
    input supply0 _id_3,
    output wire id_4,
    output tri0 id_5,
    input wand id_6
);
  logic id_8;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  always id_8[(id_2)][id_3] <= #1 id_0;
  wire id_10;
endmodule
