# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../labo2/labo2.srcs/sources_1/new/AND_GATE2to1.vhd" \
"../../../../multi_1.srcs/sources_1/new/NOT_GATE_2to1.vhd" \
"../../../../../labo2/labo2.srcs/sources_1/new/OR_GATE2to1.vhd" \
"../../../../multi_1.srcs/sources_1/new/multi.vhd" \
"../../../../multi_1.srcs/sim_1/new/multi_tb.vhd" \

# Do not sort compile order
nosort
