-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Erode is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Erode is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_i426_i_i_reg_2136 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i426_i_i_reg_2136_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2080 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_2071 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_2171 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2171_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_5_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_18_fu_581_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_27_fu_593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_598_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg394_i_i_fu_608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond390_i_i_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_618_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_2066 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_not_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_not_reg_2075 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_2085 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_0_2_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_0_2_reg_2089 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2093 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_819_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_94_reg_2106 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_fu_836_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_95_reg_2113 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_fu_853_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_96_reg_2120 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_i_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_reg_2127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op192_read_state6 : BOOLEAN;
    signal ap_predicate_op200_read_state6 : BOOLEAN;
    signal ap_predicate_op229_read_state6 : BOOLEAN;
    signal ap_predicate_op237_read_state6 : BOOLEAN;
    signal ap_predicate_op266_read_state6 : BOOLEAN;
    signal ap_predicate_op274_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_i_reg_2127_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_reg_2127_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_i_reg_2127_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_862_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i426_i_i_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_2140 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2145 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2145_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_948_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_reg_2158 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_reg_2158_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2171_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2171_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2171_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2175 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2181 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2187 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_2193 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2199 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2205 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2211 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2217 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2223 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_20_fu_1058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_2229 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_reg_2229_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_1076_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_reg_2236 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_1094_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_reg_2243 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_s_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_s_reg_2248 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_0_2_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_0_0_2_reg_2253 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_1_va_20_fu_1216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_2258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_20_reg_2258_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_fu_1234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_21_reg_2265 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_fu_1252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_22_reg_2272 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_7_fu_1271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_7_reg_2277 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_0_2_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_1_0_2_reg_2282 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_2_va_23_fu_1374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_23_reg_2287 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_23_reg_2287_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_24_fu_1392_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_24_reg_2294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_25_fu_1410_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_25_reg_2301 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_13_fu_1429_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_13_reg_2306 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_0_2_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_2_0_2_reg_2311 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_4_fu_1526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_4_reg_2316 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_10_fu_1577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_10_reg_2322 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_17_fu_1628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_059_i_17_reg_2328 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_2334 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1752_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_reg_2339 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1796_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_reg_2344 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_548 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_559 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_43_fu_957_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_15_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_16_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_17_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_15_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_17_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_18_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_19_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_15_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_16_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_17_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_18_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_19_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_989_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1341_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_12_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1323_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_15_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1007_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_13_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1183_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_16_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1025_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_15_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_16_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1147_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_635_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_35_fu_668_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_fu_674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_12_0_1_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_90_fu_720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_263_0_1_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev4_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_12_0_2_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_263_0_2_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev5_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_s_fu_707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_fu_806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_s_fu_814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_i_0_1_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_13_0_1_fu_753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_0_1_fu_823_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_14_0_1_fu_831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_i_0_2_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_13_0_2_fu_799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_0_2_fu_840_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_14_0_2_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_868_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_fu_890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev6_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_9_fu_923_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_5_fu_938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp2_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_978_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_996_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_1014_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_1047_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_1065_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1083_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_0_1_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1136_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1154_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_1172_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_1205_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1223_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1241_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_0_1_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_1294_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1312_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1330_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1363_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_1381_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_1399_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_0_1_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_1_fu_1488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_1_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_2_fu_1499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_1_1_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_3_fu_1513_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_1_2_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_8_fu_1539_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_1_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_9_fu_1550_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_1_1_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_20_fu_1564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_1_2_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_14_fu_1590_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_1_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_15_fu_1601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_1_1_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_16_fu_1615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_1_2_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_0_2_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_5_fu_1682_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_2_1_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_6_fu_1695_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_0_2_2_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_1_2_fu_1721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_11_fu_1726_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_2_1_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_12_fu_1739_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_1_2_2_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_282_2_2_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_18_fu_1770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_2_1_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_059_i_19_fu_1783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_2_2_2_fu_1791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_589 : BOOLEAN;

    component image_filter_mux_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2175,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2181,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2187,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2193,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2199,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2205,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2211,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2217,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2223,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    image_filter_mux_kbM_U73 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_302,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_46_fu_978_p5);

    image_filter_mux_kbM_U74 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_15_fu_314,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_47_fu_996_p5);

    image_filter_mux_kbM_U75 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_16_fu_326,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_48_fu_1014_p5);

    image_filter_mux_kbM_U76 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_989_p3,
        din1 => col_buf_0_val_1_0_fu_1007_p3,
        din2 => col_buf_0_val_2_0_fu_1025_p3,
        din3 => tmp_94_reg_2106,
        dout => tmp_49_fu_1047_p5);

    image_filter_mux_kbM_U77 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_989_p3,
        din1 => col_buf_0_val_1_0_fu_1007_p3,
        din2 => col_buf_0_val_2_0_fu_1025_p3,
        din3 => tmp_95_reg_2113,
        dout => tmp_50_fu_1065_p5);

    image_filter_mux_kbM_U78 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_989_p3,
        din1 => col_buf_0_val_1_0_fu_1007_p3,
        din2 => col_buf_0_val_2_0_fu_1025_p3,
        din3 => tmp_96_reg_2120,
        dout => tmp_51_fu_1083_p5);

    image_filter_mux_kbM_U79 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_16_fu_334,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_52_fu_1136_p5);

    image_filter_mux_kbM_U80 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_15_fu_330,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_53_fu_1154_p5);

    image_filter_mux_kbM_U81 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_322,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_54_fu_1172_p5);

    image_filter_mux_kbM_U82 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1147_p3,
        din1 => col_buf_1_val_1_0_fu_1165_p3,
        din2 => col_buf_1_val_2_0_fu_1183_p3,
        din3 => tmp_94_reg_2106,
        dout => tmp_55_fu_1205_p5);

    image_filter_mux_kbM_U83 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1147_p3,
        din1 => col_buf_1_val_1_0_fu_1165_p3,
        din2 => col_buf_1_val_2_0_fu_1183_p3,
        din3 => tmp_95_reg_2113,
        dout => tmp_56_fu_1223_p5);

    image_filter_mux_kbM_U84 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1147_p3,
        din1 => col_buf_1_val_1_0_fu_1165_p3,
        din2 => col_buf_1_val_2_0_fu_1183_p3,
        din3 => tmp_96_reg_2120,
        dout => tmp_57_fu_1241_p5);

    image_filter_mux_kbM_U85 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_13_fu_318,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_58_fu_1294_p5);

    image_filter_mux_kbM_U86 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_12_fu_310,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_59_fu_1312_p5);

    image_filter_mux_kbM_U87 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_s_fu_306,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_100_reg_2158_pp0_iter1_reg,
        dout => tmp_60_fu_1330_p5);

    image_filter_mux_kbM_U88 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1305_p3,
        din1 => col_buf_2_val_1_0_fu_1323_p3,
        din2 => col_buf_2_val_2_0_fu_1341_p3,
        din3 => tmp_94_reg_2106,
        dout => tmp_61_fu_1363_p5);

    image_filter_mux_kbM_U89 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1305_p3,
        din1 => col_buf_2_val_1_0_fu_1323_p3,
        din2 => col_buf_2_val_2_0_fu_1341_p3,
        din3 => tmp_95_reg_2113,
        dout => tmp_62_fu_1381_p5);

    image_filter_mux_kbM_U90 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1305_p3,
        din1 => col_buf_2_val_1_0_fu_1323_p3,
        din2 => col_buf_2_val_2_0_fu_1341_p3,
        din3 => tmp_96_reg_2120,
        dout => tmp_63_fu_1399_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_5_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_fu_857_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_5_reg_570 <= j_V_fu_862_p2;
            elsif (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_5_reg_570 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_559 <= i_V_reg_2066;
            elsif (((tmp_19_fu_587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_559 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_17_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_17_reg_548 <= ap_const_lv2_0;
            elsif (((tmp_19_fu_587_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_17_reg_548 <= tmp_18_fu_581_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_fu_857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2145 <= brmerge_fu_943_p2;
                or_cond_i426_i_i_reg_2136 <= or_cond_i426_i_i_fu_909_p2;
                or_cond_i_i_reg_2171 <= or_cond_i_i_fu_952_p2;
                tmp_100_reg_2158 <= tmp_100_fu_948_p1;
                x_reg_2140 <= x_fu_930_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2145_pp0_iter1_reg <= brmerge_reg_2145;
                exitcond389_i_i_reg_2127 <= exitcond389_i_i_fu_857_p2;
                exitcond389_i_i_reg_2127_pp0_iter1_reg <= exitcond389_i_i_reg_2127;
                k_buf_0_val_3_addr_reg_2175 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2181 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2187 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2193 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2199 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2205 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2211 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2217 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2223 <= tmp_43_fu_957_p1(11 - 1 downto 0);
                or_cond_i426_i_i_reg_2136_pp0_iter1_reg <= or_cond_i426_i_i_reg_2136;
                or_cond_i_i_reg_2171_pp0_iter1_reg <= or_cond_i_i_reg_2171;
                tmp_100_reg_2158_pp0_iter1_reg <= tmp_100_reg_2158;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_i_reg_2127_pp0_iter2_reg <= exitcond389_i_i_reg_2127_pp0_iter1_reg;
                exitcond389_i_i_reg_2127_pp0_iter3_reg <= exitcond389_i_i_reg_2127_pp0_iter2_reg;
                or_cond_i_i_reg_2171_pp0_iter2_reg <= or_cond_i_i_reg_2171_pp0_iter1_reg;
                or_cond_i_i_reg_2171_pp0_iter3_reg <= or_cond_i_i_reg_2171_pp0_iter2_reg;
                or_cond_i_i_reg_2171_pp0_iter4_reg <= or_cond_i_i_reg_2171_pp0_iter3_reg;
                src_kernel_win_0_va_20_reg_2229 <= src_kernel_win_0_va_20_fu_1058_p3;
                src_kernel_win_0_va_20_reg_2229_pp0_iter3_reg <= src_kernel_win_0_va_20_reg_2229;
                src_kernel_win_0_va_21_reg_2236 <= src_kernel_win_0_va_21_fu_1076_p3;
                src_kernel_win_0_va_22_reg_2243 <= src_kernel_win_0_va_22_fu_1094_p3;
                src_kernel_win_1_va_20_reg_2258 <= src_kernel_win_1_va_20_fu_1216_p3;
                src_kernel_win_1_va_20_reg_2258_pp0_iter3_reg <= src_kernel_win_1_va_20_reg_2258;
                src_kernel_win_1_va_21_reg_2265 <= src_kernel_win_1_va_21_fu_1234_p3;
                src_kernel_win_1_va_22_reg_2272 <= src_kernel_win_1_va_22_fu_1252_p3;
                src_kernel_win_2_va_23_reg_2287 <= src_kernel_win_2_va_23_fu_1374_p3;
                src_kernel_win_2_va_23_reg_2287_pp0_iter3_reg <= src_kernel_win_2_va_23_reg_2287;
                src_kernel_win_2_va_24_reg_2294 <= src_kernel_win_2_va_24_fu_1392_p3;
                src_kernel_win_2_va_25_reg_2301 <= src_kernel_win_2_va_25_fu_1410_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2066 <= i_V_fu_618_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2080 <= icmp_fu_645_p2;
                tmp_205_not_reg_2075 <= tmp_205_not_fu_629_p2;
                tmp_236_0_2_reg_2089 <= tmp_236_0_2_fu_657_p2;
                tmp_30_reg_2071 <= tmp_30_fu_624_p2;
                tmp_32_reg_2085 <= tmp_32_fu_651_p2;
                tmp_34_reg_2093 <= tmp_34_fu_663_p2;
                tmp_94_reg_2106 <= tmp_94_fu_819_p1;
                tmp_95_reg_2113 <= tmp_95_fu_836_p1;
                tmp_96_reg_2120 <= tmp_96_fu_853_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_15_fu_314 <= col_buf_0_val_1_0_fu_1007_p3;
                right_border_buf_0_16_fu_326 <= col_buf_0_val_2_0_fu_1025_p3;
                right_border_buf_0_s_fu_302 <= col_buf_0_val_0_0_fu_989_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_1_15_fu_330 <= col_buf_1_val_1_0_fu_1165_p3;
                right_border_buf_1_16_fu_334 <= col_buf_1_val_0_0_fu_1147_p3;
                right_border_buf_1_s_fu_322 <= col_buf_1_val_2_0_fu_1183_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_2_12_fu_310 <= col_buf_2_val_1_0_fu_1323_p3;
                right_border_buf_2_13_fu_318 <= col_buf_2_val_0_0_fu_1305_p3;
                right_border_buf_2_s_fu_306 <= col_buf_2_val_2_0_fu_1341_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_reg_2127_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_15_fu_234 <= src_kernel_win_0_va_fu_230;
                src_kernel_win_0_va_fu_230 <= src_kernel_win_0_va_20_reg_2229_pp0_iter3_reg;
                src_kernel_win_1_va_15_fu_258 <= src_kernel_win_1_va_fu_254;
                src_kernel_win_1_va_fu_254 <= src_kernel_win_1_va_20_reg_2258_pp0_iter3_reg;
                src_kernel_win_2_va_15_fu_282 <= src_kernel_win_2_va_fu_278;
                src_kernel_win_2_va_fu_278 <= src_kernel_win_2_va_23_reg_2287_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_reg_2127_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_16_fu_238 <= src_kernel_win_0_va_21_reg_2236;
                src_kernel_win_0_va_17_fu_242 <= src_kernel_win_0_va_16_fu_238;
                src_kernel_win_1_va_16_fu_262 <= src_kernel_win_1_va_21_reg_2265;
                src_kernel_win_1_va_17_fu_266 <= src_kernel_win_1_va_16_fu_262;
                src_kernel_win_2_va_16_fu_286 <= src_kernel_win_2_va_24_reg_2294;
                src_kernel_win_2_va_17_fu_290 <= src_kernel_win_2_va_16_fu_286;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_i_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_18_fu_246 <= src_kernel_win_0_va_22_fu_1094_p3;
                src_kernel_win_0_va_19_fu_250 <= src_kernel_win_0_va_18_fu_246;
                src_kernel_win_1_va_18_fu_270 <= src_kernel_win_1_va_22_fu_1252_p3;
                src_kernel_win_1_va_19_fu_274 <= src_kernel_win_1_va_18_fu_270;
                src_kernel_win_2_va_18_fu_294 <= src_kernel_win_2_va_25_fu_1410_p3;
                src_kernel_win_2_va_19_fu_298 <= src_kernel_win_2_va_18_fu_294;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_2171_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_i_i_i_059_i_10_reg_2322 <= temp_0_i_i_i_059_i_10_fu_1577_p3;
                temp_0_i_i_i_059_i_17_reg_2328 <= temp_0_i_i_i_059_i_17_fu_1628_p3;
                temp_0_i_i_i_059_i_4_reg_2316 <= temp_0_i_i_i_059_i_4_fu_1526_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_2171_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_0_i_i_i_059_i_13_reg_2306 <= temp_0_i_i_i_059_i_13_fu_1429_p3;
                temp_0_i_i_i_059_i_7_reg_2277 <= temp_0_i_i_i_059_i_7_fu_1271_p3;
                temp_0_i_i_i_059_i_s_reg_2248 <= temp_0_i_i_i_059_i_s_fu_1113_p3;
                tmp_282_0_0_2_reg_2253 <= tmp_282_0_0_2_fu_1121_p2;
                tmp_282_1_0_2_reg_2282 <= tmp_282_1_0_2_fu_1279_p2;
                tmp_282_2_0_2_reg_2311 <= tmp_282_2_0_2_fu_1437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_2171_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_44_reg_2339 <= tmp_44_fu_1752_p3;
                tmp_45_reg_2344 <= tmp_45_fu_1796_p3;
                tmp_reg_2334 <= tmp_fu_1708_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, tmp_19_fu_587_p2, exitcond390_i_i_fu_613_p2, ap_CS_fsm_state3, exitcond389_i_i_fu_857_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_19_fu_587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond389_i_i_fu_857_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((exitcond389_i_i_fu_857_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_884_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_5_reg_570));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg, ap_predicate_op192_read_state6, ap_predicate_op200_read_state6, ap_predicate_op229_read_state6, ap_predicate_op237_read_state6, ap_predicate_op266_read_state6, ap_predicate_op274_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op266_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op229_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op192_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg, ap_predicate_op192_read_state6, ap_predicate_op200_read_state6, ap_predicate_op229_read_state6, ap_predicate_op237_read_state6, ap_predicate_op266_read_state6, ap_predicate_op274_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op266_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op229_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op192_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg, ap_predicate_op192_read_state6, ap_predicate_op200_read_state6, ap_predicate_op229_read_state6, ap_predicate_op237_read_state6, ap_predicate_op266_read_state6, ap_predicate_op274_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op266_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op229_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op192_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op192_read_state6, ap_predicate_op200_read_state6, ap_predicate_op229_read_state6, ap_predicate_op237_read_state6, ap_predicate_op266_read_state6, ap_predicate_op274_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op266_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op229_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op200_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op192_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_i_reg_2171_pp0_iter4_reg)
    begin
                ap_block_state9_pp0_stage0_iter5 <= (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_589_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085)
    begin
                ap_condition_589 <= ((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(exitcond389_i_i_fu_857_p2)
    begin
        if ((exitcond389_i_i_fu_857_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond390_i_i_fu_613_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op192_read_state6_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080)
    begin
                ap_predicate_op192_read_state6 <= ((icmp_reg_2080 = ap_const_lv1_0) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op200_read_state6_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_30_reg_2071)
    begin
                ap_predicate_op200_read_state6 <= ((tmp_30_reg_2071 = ap_const_lv1_1) and (icmp_reg_2080 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op229_read_state6_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080)
    begin
                ap_predicate_op229_read_state6 <= ((icmp_reg_2080 = ap_const_lv1_0) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op237_read_state6_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_30_reg_2071)
    begin
                ap_predicate_op237_read_state6 <= ((tmp_30_reg_2071 = ap_const_lv1_1) and (icmp_reg_2080 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op266_read_state6_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080)
    begin
                ap_predicate_op266_read_state6 <= ((icmp_reg_2080 = ap_const_lv1_0) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op274_read_state6_assign_proc : process(or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_30_reg_2071)
    begin
                ap_predicate_op274_read_state6 <= ((tmp_30_reg_2071 = ap_const_lv1_1) and (icmp_reg_2080 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(exitcond390_i_i_fu_613_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_943_p2 <= (tmp_41_fu_904_p2 or tmp_205_not_reg_2075);
    col_assign_5_fu_938_p2 <= std_logic_vector(unsigned(tmp_29_fu_603_p2) - unsigned(x_fu_930_p3));
    col_buf_0_val_0_0_fu_989_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_46_fu_978_p5;
    col_buf_0_val_1_0_fu_1007_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_47_fu_996_p5;
    col_buf_0_val_2_0_fu_1025_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_48_fu_1014_p5;
    col_buf_1_val_0_0_fu_1147_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_52_fu_1136_p5;
    col_buf_1_val_1_0_fu_1165_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_53_fu_1154_p5;
    col_buf_1_val_2_0_fu_1183_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_54_fu_1172_p5;
    col_buf_2_val_0_0_fu_1305_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_58_fu_1294_p5;
    col_buf_2_val_1_0_fu_1323_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_59_fu_1312_p5;
    col_buf_2_val_2_0_fu_1341_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2145_pp0_iter1_reg(0) = '1') else 
        tmp_60_fu_1330_p5;
    exitcond389_i_i_fu_857_p2 <= "1" when (t_V_5_reg_570 = tmp_27_fu_593_p2) else "0";
    exitcond390_i_i_fu_613_p2 <= "1" when (t_V_reg_559 = tmp_28_fu_598_p2) else "0";
    i_V_fu_618_p2 <= std_logic_vector(unsigned(t_V_reg_559) + unsigned(ap_const_lv32_1));
    icmp2_fu_878_p2 <= "0" when (tmp_97_fu_868_p4 = ap_const_lv31_0) else "1";
    icmp_fu_645_p2 <= "0" when (tmp_87_fu_635_p4 = ap_const_lv31_0) else "1";
    j_V_fu_862_p2 <= std_logic_vector(unsigned(t_V_5_reg_570) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_236_0_2_reg_2089, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_236_0_2_reg_2089 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_236_0_2_reg_2089, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_236_0_2_reg_2089 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op200_read_state6, k_buf_0_val_3_q0, ap_condition_589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op200_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op200_read_state6, k_buf_0_val_4_q0, ap_condition_589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op200_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_236_0_2_reg_2089, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_236_0_2_reg_2089 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_236_0_2_reg_2089, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_236_0_2_reg_2089 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op237_read_state6, k_buf_1_val_3_q0, ap_condition_589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op237_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op237_read_state6, k_buf_1_val_4_q0, ap_condition_589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op237_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_236_0_2_reg_2089, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_236_0_2_reg_2089 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_236_0_2_reg_2089, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_236_0_2_reg_2089 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op274_read_state6, k_buf_2_val_3_q0, ap_condition_589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op274_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_43_fu_957_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op274_read_state6, k_buf_2_val_4_q0, ap_condition_589)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op274_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_589)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_32_reg_2085, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (tmp_32_reg_2085 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_i426_i_i_fu_909_p2 <= (tmp_41_fu_904_p2 and rev6_fu_898_p2);
    or_cond_i_i_fu_952_p2 <= (icmp_reg_2080 and icmp2_fu_878_p2);
    or_cond_i_i_i_0_1_fu_739_p2 <= (tmp_263_0_1_fu_734_p2 and rev4_fu_728_p2);
    or_cond_i_i_i_0_2_fu_785_p2 <= (tmp_263_0_2_fu_780_p2 and rev5_fu_774_p2);
    or_cond_i_i_i_fu_693_p2 <= (tmp_37_fu_688_p2 and rev_fu_682_p2);
    p_assign_12_0_1_fu_714_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_559));
    p_assign_12_0_2_fu_760_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_559));
    p_assign_13_0_1_fu_753_p3 <= 
        ap_const_lv32_0 when (tmp_91_fu_745_p3(0) = '1') else 
        p_neg394_i_i_fu_608_p2;
    p_assign_13_0_2_fu_799_p3 <= 
        ap_const_lv32_0 when (tmp_93_fu_791_p3(0) = '1') else 
        p_neg394_i_i_fu_608_p2;
    p_assign_9_fu_923_p3 <= 
        ap_const_lv32_0 when (tmp_99_fu_915_p3(0) = '1') else 
        tmp_29_fu_603_p2;
    p_assign_s_fu_707_p3 <= 
        ap_const_lv32_0 when (tmp_89_fu_699_p3(0) = '1') else 
        p_neg394_i_i_fu_608_p2;

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg)
    begin
        if (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= tmp_reg_2334;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg)
    begin
        if (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= tmp_44_reg_2339;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg)
    begin
        if (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= tmp_45_reg_2344;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_i_reg_2171_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_2171_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_neg394_i_i_fu_608_p2 <= std_logic_vector(unsigned(p_src_rows_V) + unsigned(ap_const_lv32_FFFFFFFF));

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_30_reg_2071)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_30_reg_2071 = ap_const_lv1_1) and (icmp_reg_2080 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op192_read_state6, ap_predicate_op200_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op200_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op192_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_30_reg_2071)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_30_reg_2071 = ap_const_lv1_1) and (icmp_reg_2080 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op229_read_state6, ap_predicate_op237_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op237_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op229_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, or_cond_i426_i_i_reg_2136_pp0_iter1_reg, icmp_reg_2080, tmp_30_reg_2071)
    begin
        if ((((icmp_reg_2080 = ap_const_lv1_0) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_30_reg_2071 = ap_const_lv1_1) and (icmp_reg_2080 = ap_const_lv1_1) and (or_cond_i426_i_i_reg_2136_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op266_read_state6, ap_predicate_op274_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op274_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op266_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    rev4_fu_728_p2 <= (tmp_90_fu_720_p3 xor ap_const_lv1_1);
    rev5_fu_774_p2 <= (tmp_92_fu_766_p3 xor ap_const_lv1_1);
    rev6_fu_898_p2 <= (tmp_98_fu_890_p3 xor ap_const_lv1_1);
    rev_fu_682_p2 <= (tmp_88_fu_674_p3 xor ap_const_lv1_1);
    row_assign_14_0_1_fu_831_p2 <= std_logic_vector(unsigned(p_neg394_i_i_fu_608_p2) - unsigned(y_2_0_1_fu_823_p3));
    row_assign_14_0_2_fu_848_p2 <= std_logic_vector(unsigned(p_neg394_i_i_fu_608_p2) - unsigned(y_2_0_2_fu_840_p3));
    row_assign_s_fu_814_p2 <= std_logic_vector(unsigned(p_neg394_i_i_fu_608_p2) - unsigned(y_2_fu_806_p3));
    src_kernel_win_0_va_20_fu_1058_p3 <= 
        tmp_49_fu_1047_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_0_val_0_0_fu_989_p3;
    src_kernel_win_0_va_21_fu_1076_p3 <= 
        tmp_50_fu_1065_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_0_val_1_0_fu_1007_p3;
    src_kernel_win_0_va_22_fu_1094_p3 <= 
        tmp_51_fu_1083_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_0_val_2_0_fu_1025_p3;
    src_kernel_win_1_va_20_fu_1216_p3 <= 
        tmp_55_fu_1205_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_1_val_0_0_fu_1147_p3;
    src_kernel_win_1_va_21_fu_1234_p3 <= 
        tmp_56_fu_1223_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_1_val_1_0_fu_1165_p3;
    src_kernel_win_1_va_22_fu_1252_p3 <= 
        tmp_57_fu_1241_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_1_val_2_0_fu_1183_p3;
    src_kernel_win_2_va_23_fu_1374_p3 <= 
        tmp_61_fu_1363_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_2_val_0_0_fu_1305_p3;
    src_kernel_win_2_va_24_fu_1392_p3 <= 
        tmp_62_fu_1381_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_2_val_1_0_fu_1323_p3;
    src_kernel_win_2_va_25_fu_1410_p3 <= 
        tmp_63_fu_1399_p5 when (tmp_34_reg_2093(0) = '1') else 
        col_buf_2_val_2_0_fu_1341_p3;
    temp_0_i_i_i_059_i_10_fu_1577_p3 <= 
        src_kernel_win_1_va_21_reg_2265 when (tmp_282_1_1_2_fu_1572_p2(0) = '1') else 
        temp_0_i_i_i_059_i_20_fu_1564_p3;
    temp_0_i_i_i_059_i_11_fu_1726_p3 <= 
        src_kernel_win_1_va_15_fu_258 when (tmp_282_1_2_fu_1721_p2(0) = '1') else 
        temp_0_i_i_i_059_i_10_reg_2322;
    temp_0_i_i_i_059_i_12_fu_1739_p3 <= 
        src_kernel_win_1_va_fu_254 when (tmp_282_1_2_1_fu_1733_p2(0) = '1') else 
        temp_0_i_i_i_059_i_11_fu_1726_p3;
    temp_0_i_i_i_059_i_13_fu_1429_p3 <= 
        src_kernel_win_2_va_18_fu_294 when (tmp_282_2_0_1_fu_1423_p2(0) = '1') else 
        src_kernel_win_2_va_19_fu_298;
    temp_0_i_i_i_059_i_14_fu_1590_p3 <= 
        src_kernel_win_2_va_25_reg_2301 when (tmp_282_2_0_2_reg_2311(0) = '1') else 
        temp_0_i_i_i_059_i_13_reg_2306;
    temp_0_i_i_i_059_i_15_fu_1601_p3 <= 
        src_kernel_win_2_va_17_fu_290 when (tmp_282_2_1_fu_1595_p2(0) = '1') else 
        temp_0_i_i_i_059_i_14_fu_1590_p3;
    temp_0_i_i_i_059_i_16_fu_1615_p3 <= 
        src_kernel_win_2_va_16_fu_286 when (tmp_282_2_1_1_fu_1609_p2(0) = '1') else 
        temp_0_i_i_i_059_i_15_fu_1601_p3;
    temp_0_i_i_i_059_i_17_fu_1628_p3 <= 
        src_kernel_win_2_va_24_reg_2294 when (tmp_282_2_1_2_fu_1623_p2(0) = '1') else 
        temp_0_i_i_i_059_i_16_fu_1615_p3;
    temp_0_i_i_i_059_i_18_fu_1770_p3 <= 
        src_kernel_win_2_va_15_fu_282 when (tmp_282_2_2_fu_1765_p2(0) = '1') else 
        temp_0_i_i_i_059_i_17_reg_2328;
    temp_0_i_i_i_059_i_19_fu_1783_p3 <= 
        src_kernel_win_2_va_fu_278 when (tmp_282_2_2_1_fu_1777_p2(0) = '1') else 
        temp_0_i_i_i_059_i_18_fu_1770_p3;
    temp_0_i_i_i_059_i_1_fu_1488_p3 <= 
        src_kernel_win_0_va_22_reg_2243 when (tmp_282_0_0_2_reg_2253(0) = '1') else 
        temp_0_i_i_i_059_i_s_reg_2248;
    temp_0_i_i_i_059_i_20_fu_1564_p3 <= 
        src_kernel_win_1_va_16_fu_262 when (tmp_282_1_1_1_fu_1558_p2(0) = '1') else 
        temp_0_i_i_i_059_i_9_fu_1550_p3;
    temp_0_i_i_i_059_i_2_fu_1499_p3 <= 
        src_kernel_win_0_va_17_fu_242 when (tmp_282_0_1_fu_1493_p2(0) = '1') else 
        temp_0_i_i_i_059_i_1_fu_1488_p3;
    temp_0_i_i_i_059_i_3_fu_1513_p3 <= 
        src_kernel_win_0_va_16_fu_238 when (tmp_282_0_1_1_fu_1507_p2(0) = '1') else 
        temp_0_i_i_i_059_i_2_fu_1499_p3;
    temp_0_i_i_i_059_i_4_fu_1526_p3 <= 
        src_kernel_win_0_va_21_reg_2236 when (tmp_282_0_1_2_fu_1521_p2(0) = '1') else 
        temp_0_i_i_i_059_i_3_fu_1513_p3;
    temp_0_i_i_i_059_i_5_fu_1682_p3 <= 
        src_kernel_win_0_va_15_fu_234 when (tmp_282_0_2_fu_1677_p2(0) = '1') else 
        temp_0_i_i_i_059_i_4_reg_2316;
    temp_0_i_i_i_059_i_6_fu_1695_p3 <= 
        src_kernel_win_0_va_fu_230 when (tmp_282_0_2_1_fu_1689_p2(0) = '1') else 
        temp_0_i_i_i_059_i_5_fu_1682_p3;
    temp_0_i_i_i_059_i_7_fu_1271_p3 <= 
        src_kernel_win_1_va_18_fu_270 when (tmp_282_1_0_1_fu_1265_p2(0) = '1') else 
        src_kernel_win_1_va_19_fu_274;
    temp_0_i_i_i_059_i_8_fu_1539_p3 <= 
        src_kernel_win_1_va_22_reg_2272 when (tmp_282_1_0_2_reg_2282(0) = '1') else 
        temp_0_i_i_i_059_i_7_reg_2277;
    temp_0_i_i_i_059_i_9_fu_1550_p3 <= 
        src_kernel_win_1_va_17_fu_266 when (tmp_282_1_1_fu_1544_p2(0) = '1') else 
        temp_0_i_i_i_059_i_8_fu_1539_p3;
    temp_0_i_i_i_059_i_s_fu_1113_p3 <= 
        src_kernel_win_0_va_18_fu_246 when (tmp_282_0_0_1_fu_1107_p2(0) = '1') else 
        src_kernel_win_0_va_19_fu_250;
    tmp_100_fu_948_p1 <= col_assign_5_fu_938_p2(2 - 1 downto 0);
    tmp_18_fu_581_p2 <= std_logic_vector(unsigned(tmp_17_reg_548) + unsigned(ap_const_lv2_1));
    tmp_19_fu_587_p2 <= "1" when (tmp_17_reg_548 = ap_const_lv2_2) else "0";
    tmp_205_not_fu_629_p2 <= (tmp_30_fu_624_p2 xor ap_const_lv1_1);
    tmp_236_0_2_fu_657_p2 <= "1" when (t_V_reg_559 = ap_const_lv32_1) else "0";
    tmp_263_0_1_fu_734_p2 <= "1" when (signed(p_assign_12_0_1_fu_714_p2) < signed(p_src_rows_V)) else "0";
    tmp_263_0_2_fu_780_p2 <= "1" when (signed(p_assign_12_0_2_fu_760_p2) < signed(p_src_rows_V)) else "0";
    tmp_27_fu_593_p2 <= std_logic_vector(unsigned(p_src_cols_V) + unsigned(ap_const_lv32_2));
    tmp_282_0_0_1_fu_1107_p2 <= "1" when (unsigned(src_kernel_win_0_va_18_fu_246) < unsigned(src_kernel_win_0_va_19_fu_250)) else "0";
    tmp_282_0_0_2_fu_1121_p2 <= "1" when (unsigned(src_kernel_win_0_va_22_fu_1094_p3) < unsigned(temp_0_i_i_i_059_i_s_fu_1113_p3)) else "0";
    tmp_282_0_1_1_fu_1507_p2 <= "1" when (unsigned(src_kernel_win_0_va_16_fu_238) < unsigned(temp_0_i_i_i_059_i_2_fu_1499_p3)) else "0";
    tmp_282_0_1_2_fu_1521_p2 <= "1" when (unsigned(src_kernel_win_0_va_21_reg_2236) < unsigned(temp_0_i_i_i_059_i_3_fu_1513_p3)) else "0";
    tmp_282_0_1_fu_1493_p2 <= "1" when (unsigned(src_kernel_win_0_va_17_fu_242) < unsigned(temp_0_i_i_i_059_i_1_fu_1488_p3)) else "0";
    tmp_282_0_2_1_fu_1689_p2 <= "1" when (unsigned(src_kernel_win_0_va_fu_230) < unsigned(temp_0_i_i_i_059_i_5_fu_1682_p3)) else "0";
    tmp_282_0_2_2_fu_1703_p2 <= "1" when (unsigned(src_kernel_win_0_va_20_reg_2229_pp0_iter3_reg) < unsigned(temp_0_i_i_i_059_i_6_fu_1695_p3)) else "0";
    tmp_282_0_2_fu_1677_p2 <= "1" when (unsigned(src_kernel_win_0_va_15_fu_234) < unsigned(temp_0_i_i_i_059_i_4_reg_2316)) else "0";
    tmp_282_1_0_1_fu_1265_p2 <= "1" when (unsigned(src_kernel_win_1_va_18_fu_270) < unsigned(src_kernel_win_1_va_19_fu_274)) else "0";
    tmp_282_1_0_2_fu_1279_p2 <= "1" when (unsigned(src_kernel_win_1_va_22_fu_1252_p3) < unsigned(temp_0_i_i_i_059_i_7_fu_1271_p3)) else "0";
    tmp_282_1_1_1_fu_1558_p2 <= "1" when (unsigned(src_kernel_win_1_va_16_fu_262) < unsigned(temp_0_i_i_i_059_i_9_fu_1550_p3)) else "0";
    tmp_282_1_1_2_fu_1572_p2 <= "1" when (unsigned(src_kernel_win_1_va_21_reg_2265) < unsigned(temp_0_i_i_i_059_i_20_fu_1564_p3)) else "0";
    tmp_282_1_1_fu_1544_p2 <= "1" when (unsigned(src_kernel_win_1_va_17_fu_266) < unsigned(temp_0_i_i_i_059_i_8_fu_1539_p3)) else "0";
    tmp_282_1_2_1_fu_1733_p2 <= "1" when (unsigned(src_kernel_win_1_va_fu_254) < unsigned(temp_0_i_i_i_059_i_11_fu_1726_p3)) else "0";
    tmp_282_1_2_2_fu_1747_p2 <= "1" when (unsigned(src_kernel_win_1_va_20_reg_2258_pp0_iter3_reg) < unsigned(temp_0_i_i_i_059_i_12_fu_1739_p3)) else "0";
    tmp_282_1_2_fu_1721_p2 <= "1" when (unsigned(src_kernel_win_1_va_15_fu_258) < unsigned(temp_0_i_i_i_059_i_10_reg_2322)) else "0";
    tmp_282_2_0_1_fu_1423_p2 <= "1" when (unsigned(src_kernel_win_2_va_18_fu_294) < unsigned(src_kernel_win_2_va_19_fu_298)) else "0";
    tmp_282_2_0_2_fu_1437_p2 <= "1" when (unsigned(src_kernel_win_2_va_25_fu_1410_p3) < unsigned(temp_0_i_i_i_059_i_13_fu_1429_p3)) else "0";
    tmp_282_2_1_1_fu_1609_p2 <= "1" when (unsigned(src_kernel_win_2_va_16_fu_286) < unsigned(temp_0_i_i_i_059_i_15_fu_1601_p3)) else "0";
    tmp_282_2_1_2_fu_1623_p2 <= "1" when (unsigned(src_kernel_win_2_va_24_reg_2294) < unsigned(temp_0_i_i_i_059_i_16_fu_1615_p3)) else "0";
    tmp_282_2_1_fu_1595_p2 <= "1" when (unsigned(src_kernel_win_2_va_17_fu_290) < unsigned(temp_0_i_i_i_059_i_14_fu_1590_p3)) else "0";
    tmp_282_2_2_1_fu_1777_p2 <= "1" when (unsigned(src_kernel_win_2_va_fu_278) < unsigned(temp_0_i_i_i_059_i_18_fu_1770_p3)) else "0";
    tmp_282_2_2_2_fu_1791_p2 <= "1" when (unsigned(src_kernel_win_2_va_23_reg_2287_pp0_iter3_reg) < unsigned(temp_0_i_i_i_059_i_19_fu_1783_p3)) else "0";
    tmp_282_2_2_fu_1765_p2 <= "1" when (unsigned(src_kernel_win_2_va_15_fu_282) < unsigned(temp_0_i_i_i_059_i_17_reg_2328)) else "0";
    tmp_28_fu_598_p2 <= std_logic_vector(unsigned(p_src_rows_V) + unsigned(ap_const_lv32_2));
    tmp_29_fu_603_p2 <= std_logic_vector(unsigned(p_src_cols_V) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_30_fu_624_p2 <= "1" when (unsigned(t_V_reg_559) < unsigned(p_src_rows_V)) else "0";
    tmp_32_fu_651_p2 <= "1" when (t_V_reg_559 = ap_const_lv32_0) else "0";
    tmp_34_fu_663_p2 <= "1" when (unsigned(t_V_reg_559) > unsigned(p_src_rows_V)) else "0";
    tmp_35_fu_668_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_559));
    tmp_37_fu_688_p2 <= "1" when (signed(tmp_35_fu_668_p2) < signed(p_src_rows_V)) else "0";
    tmp_41_fu_904_p2 <= "1" when (signed(ImagLoc_x_fu_884_p2) < signed(p_src_cols_V)) else "0";
    tmp_43_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_2140),64));
    tmp_44_fu_1752_p3 <= 
        src_kernel_win_1_va_20_reg_2258_pp0_iter3_reg when (tmp_282_1_2_2_fu_1747_p2(0) = '1') else 
        temp_0_i_i_i_059_i_12_fu_1739_p3;
    tmp_45_fu_1796_p3 <= 
        src_kernel_win_2_va_23_reg_2287_pp0_iter3_reg when (tmp_282_2_2_2_fu_1791_p2(0) = '1') else 
        temp_0_i_i_i_059_i_19_fu_1783_p3;
    tmp_87_fu_635_p4 <= t_V_reg_559(31 downto 1);
    tmp_88_fu_674_p3 <= tmp_35_fu_668_p2(31 downto 31);
    tmp_89_fu_699_p3 <= tmp_35_fu_668_p2(31 downto 31);
    tmp_90_fu_720_p3 <= p_assign_12_0_1_fu_714_p2(31 downto 31);
    tmp_91_fu_745_p3 <= p_assign_12_0_1_fu_714_p2(31 downto 31);
    tmp_92_fu_766_p3 <= p_assign_12_0_2_fu_760_p2(31 downto 31);
    tmp_93_fu_791_p3 <= p_assign_12_0_2_fu_760_p2(31 downto 31);
    tmp_94_fu_819_p1 <= row_assign_s_fu_814_p2(2 - 1 downto 0);
    tmp_95_fu_836_p1 <= row_assign_14_0_1_fu_831_p2(2 - 1 downto 0);
    tmp_96_fu_853_p1 <= row_assign_14_0_2_fu_848_p2(2 - 1 downto 0);
    tmp_97_fu_868_p4 <= t_V_5_reg_570(31 downto 1);
    tmp_98_fu_890_p3 <= ImagLoc_x_fu_884_p2(31 downto 31);
    tmp_99_fu_915_p3 <= ImagLoc_x_fu_884_p2(31 downto 31);
    tmp_fu_1708_p3 <= 
        src_kernel_win_0_va_20_reg_2229_pp0_iter3_reg when (tmp_282_0_2_2_fu_1703_p2(0) = '1') else 
        temp_0_i_i_i_059_i_6_fu_1695_p3;
    x_fu_930_p3 <= 
        ImagLoc_x_fu_884_p2 when (or_cond_i426_i_i_fu_909_p2(0) = '1') else 
        p_assign_9_fu_923_p3;
    y_2_0_1_fu_823_p3 <= 
        p_assign_12_0_1_fu_714_p2 when (or_cond_i_i_i_0_1_fu_739_p2(0) = '1') else 
        p_assign_13_0_1_fu_753_p3;
    y_2_0_2_fu_840_p3 <= 
        p_assign_12_0_2_fu_760_p2 when (or_cond_i_i_i_0_2_fu_785_p2(0) = '1') else 
        p_assign_13_0_2_fu_799_p3;
    y_2_fu_806_p3 <= 
        tmp_35_fu_668_p2 when (or_cond_i_i_i_fu_693_p2(0) = '1') else 
        p_assign_s_fu_707_p3;
end behav;
