ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 39 3 is_stmt 1 view .LVU3
  46              		.loc 1 39 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  44:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49              		.loc 1 44 3 is_stmt 1 view .LVU5
  50              		.loc 1 44 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 164A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 7200;
  54              		.loc 1 45 3 is_stmt 1 view .LVU7
  55              		.loc 1 45 24 is_stmt 0 view .LVU8
  56 0018 4FF4E152 		mov	r2, #7200
  57 001c 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 46 3 is_stmt 1 view .LVU9
  59              		.loc 1 46 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim1.Init.Period = 30000;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 21 is_stmt 0 view .LVU12
  63 0020 47F23052 		movw	r2, #30000
  64 0024 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU13
  66              		.loc 1 48 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 3


  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  68              		.loc 1 49 3 is_stmt 1 view .LVU15
  69              		.loc 1 49 32 is_stmt 0 view .LVU16
  70 0028 4361     		str	r3, [r0, #20]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU17
  72              		.loc 1 50 32 is_stmt 0 view .LVU18
  73 002a 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  74              		.loc 1 51 3 is_stmt 1 view .LVU19
  75              		.loc 1 51 7 is_stmt 0 view .LVU20
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 51 6 view .LVU21
  79 0030 90B9     		cbnz	r0, .L6
  80              	.L2:
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 55 3 is_stmt 1 view .LVU22
  82              		.loc 1 55 34 is_stmt 0 view .LVU23
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0293     		str	r3, [sp, #8]
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 56 3 is_stmt 1 view .LVU24
  86              		.loc 1 56 7 is_stmt 0 view .LVU25
  87 0038 02A9     		add	r1, sp, #8
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 56 6 view .LVU26
  92 0040 68B9     		cbnz	r0, .L7
  93              	.L3:
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 60 3 is_stmt 1 view .LVU27
  95              		.loc 1 60 37 is_stmt 0 view .LVU28
  96 0042 0023     		movs	r3, #0
  97 0044 0093     		str	r3, [sp]
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 61 3 is_stmt 1 view .LVU29
  99              		.loc 1 61 33 is_stmt 0 view .LVU30
 100 0046 0193     		str	r3, [sp, #4]
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 101              		.loc 1 62 3 is_stmt 1 view .LVU31
 102              		.loc 1 62 7 is_stmt 0 view .LVU32
 103 0048 6946     		mov	r1, sp
 104 004a 0848     		ldr	r0, .L9
 105 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 62 6 view .LVU33
 108 0050 40B9     		cbnz	r0, .L8
 109              	.L1:
  63:Core/Src/tim.c ****   {
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 4


  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** }
 110              		.loc 1 70 1 view .LVU34
 111 0052 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0054 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 120              		.loc 1 53 5 is_stmt 1 view .LVU35
 121 0058 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005c E9E7     		b	.L2
 124              	.L7:
  58:Core/Src/tim.c ****   }
 125              		.loc 1 58 5 view .LVU36
 126 005e FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0062 EEE7     		b	.L3
 129              	.L8:
  64:Core/Src/tim.c ****   }
 130              		.loc 1 64 5 view .LVU37
 131 0064 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 70 1 is_stmt 0 view .LVU38
 134 0068 F3E7     		b	.L1
 135              	.L10:
 136 006a 00BF     		.align	2
 137              	.L9:
 138 006c 00000000 		.word	.LANCHOR0
 139 0070 002C0140 		.word	1073818624
 140              		.cfi_endproc
 141              	.LFE65:
 143              		.section	.text.MX_TIM2_Init,"ax",%progbits
 144              		.align	1
 145              		.global	MX_TIM2_Init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 150              	MX_TIM2_Init:
 151              	.LFB66:
  71:Core/Src/tim.c **** /* TIM2 init function */
  72:Core/Src/tim.c **** void MX_TIM2_Init(void)
  73:Core/Src/tim.c **** {
 152              		.loc 1 73 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 24
 155              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 5


 156 0000 00B5     		push	{lr}
 157              	.LCFI4:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 87B0     		sub	sp, sp, #28
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 32
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 163              		.loc 1 79 3 view .LVU40
 164              		.loc 1 79 26 is_stmt 0 view .LVU41
 165 0004 0023     		movs	r3, #0
 166 0006 0293     		str	r3, [sp, #8]
 167 0008 0393     		str	r3, [sp, #12]
 168 000a 0493     		str	r3, [sp, #16]
 169 000c 0593     		str	r3, [sp, #20]
  80:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 170              		.loc 1 80 3 is_stmt 1 view .LVU42
 171              		.loc 1 80 27 is_stmt 0 view .LVU43
 172 000e 0093     		str	r3, [sp]
 173 0010 0193     		str	r3, [sp, #4]
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  85:Core/Src/tim.c ****   htim2.Instance = TIM2;
 174              		.loc 1 85 3 is_stmt 1 view .LVU44
 175              		.loc 1 85 18 is_stmt 0 view .LVU45
 176 0012 1648     		ldr	r0, .L19
 177 0014 4FF08042 		mov	r2, #1073741824
 178 0018 0260     		str	r2, [r0]
  86:Core/Src/tim.c ****   htim2.Init.Prescaler = 7200;
 179              		.loc 1 86 3 is_stmt 1 view .LVU46
 180              		.loc 1 86 24 is_stmt 0 view .LVU47
 181 001a 4FF4E152 		mov	r2, #7200
 182 001e 4260     		str	r2, [r0, #4]
  87:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 183              		.loc 1 87 3 is_stmt 1 view .LVU48
 184              		.loc 1 87 26 is_stmt 0 view .LVU49
 185 0020 8360     		str	r3, [r0, #8]
  88:Core/Src/tim.c ****   htim2.Init.Period = 1000;
 186              		.loc 1 88 3 is_stmt 1 view .LVU50
 187              		.loc 1 88 21 is_stmt 0 view .LVU51
 188 0022 4FF47A72 		mov	r2, #1000
 189 0026 C260     		str	r2, [r0, #12]
  89:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 190              		.loc 1 89 3 is_stmt 1 view .LVU52
 191              		.loc 1 89 28 is_stmt 0 view .LVU53
 192 0028 0361     		str	r3, [r0, #16]
  90:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 193              		.loc 1 90 3 is_stmt 1 view .LVU54
 194              		.loc 1 90 32 is_stmt 0 view .LVU55
 195 002a 8023     		movs	r3, #128
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 6


 196 002c 8361     		str	r3, [r0, #24]
  91:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 197              		.loc 1 91 3 is_stmt 1 view .LVU56
 198              		.loc 1 91 7 is_stmt 0 view .LVU57
 199 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 200              	.LVL6:
 201              		.loc 1 91 6 view .LVU58
 202 0032 90B9     		cbnz	r0, .L16
 203              	.L12:
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****     Error_Handler();
  94:Core/Src/tim.c ****   }
  95:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 204              		.loc 1 95 3 is_stmt 1 view .LVU59
 205              		.loc 1 95 34 is_stmt 0 view .LVU60
 206 0034 4FF48053 		mov	r3, #4096
 207 0038 0293     		str	r3, [sp, #8]
  96:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 208              		.loc 1 96 3 is_stmt 1 view .LVU61
 209              		.loc 1 96 7 is_stmt 0 view .LVU62
 210 003a 02A9     		add	r1, sp, #8
 211 003c 0B48     		ldr	r0, .L19
 212 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 213              	.LVL7:
 214              		.loc 1 96 6 view .LVU63
 215 0042 68B9     		cbnz	r0, .L17
 216              	.L13:
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 217              		.loc 1 100 3 is_stmt 1 view .LVU64
 218              		.loc 1 100 37 is_stmt 0 view .LVU65
 219 0044 0023     		movs	r3, #0
 220 0046 0093     		str	r3, [sp]
 101:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 221              		.loc 1 101 3 is_stmt 1 view .LVU66
 222              		.loc 1 101 33 is_stmt 0 view .LVU67
 223 0048 0193     		str	r3, [sp, #4]
 102:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 224              		.loc 1 102 3 is_stmt 1 view .LVU68
 225              		.loc 1 102 7 is_stmt 0 view .LVU69
 226 004a 6946     		mov	r1, sp
 227 004c 0748     		ldr	r0, .L19
 228 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 229              	.LVL8:
 230              		.loc 1 102 6 view .LVU70
 231 0052 40B9     		cbnz	r0, .L18
 232              	.L11:
 103:Core/Src/tim.c ****   {
 104:Core/Src/tim.c ****     Error_Handler();
 105:Core/Src/tim.c ****   }
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c **** }
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 7


 233              		.loc 1 110 1 view .LVU71
 234 0054 07B0     		add	sp, sp, #28
 235              	.LCFI6:
 236              		.cfi_remember_state
 237              		.cfi_def_cfa_offset 4
 238              		@ sp needed
 239 0056 5DF804FB 		ldr	pc, [sp], #4
 240              	.L16:
 241              	.LCFI7:
 242              		.cfi_restore_state
  93:Core/Src/tim.c ****   }
 243              		.loc 1 93 5 is_stmt 1 view .LVU72
 244 005a FFF7FEFF 		bl	Error_Handler
 245              	.LVL9:
 246 005e E9E7     		b	.L12
 247              	.L17:
  98:Core/Src/tim.c ****   }
 248              		.loc 1 98 5 view .LVU73
 249 0060 FFF7FEFF 		bl	Error_Handler
 250              	.LVL10:
 251 0064 EEE7     		b	.L13
 252              	.L18:
 104:Core/Src/tim.c ****   }
 253              		.loc 1 104 5 view .LVU74
 254 0066 FFF7FEFF 		bl	Error_Handler
 255              	.LVL11:
 256              		.loc 1 110 1 is_stmt 0 view .LVU75
 257 006a F3E7     		b	.L11
 258              	.L20:
 259              		.align	2
 260              	.L19:
 261 006c 00000000 		.word	.LANCHOR1
 262              		.cfi_endproc
 263              	.LFE66:
 265              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_Base_MspInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_Base_MspInit:
 273              	.LVL12:
 274              	.LFB67:
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 113:Core/Src/tim.c **** {
 275              		.loc 1 113 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 113 1 is_stmt 0 view .LVU77
 280 0000 00B5     		push	{lr}
 281              	.LCFI8:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 14, -4
 284 0002 83B0     		sub	sp, sp, #12
 285              	.LCFI9:
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 8


 286              		.cfi_def_cfa_offset 16
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 287              		.loc 1 115 3 is_stmt 1 view .LVU78
 288              		.loc 1 115 20 is_stmt 0 view .LVU79
 289 0004 0368     		ldr	r3, [r0]
 290              		.loc 1 115 5 view .LVU80
 291 0006 184A     		ldr	r2, .L27
 292 0008 9342     		cmp	r3, r2
 293 000a 05D0     		beq	.L25
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 120:Core/Src/tim.c ****     /* TIM1 clock enable */
 121:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 124:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 125:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 129:Core/Src/tim.c ****   }
 130:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 294              		.loc 1 130 8 is_stmt 1 view .LVU81
 295              		.loc 1 130 10 is_stmt 0 view .LVU82
 296 000c B3F1804F 		cmp	r3, #1073741824
 297 0010 15D0     		beq	.L26
 298              	.LVL13:
 299              	.L21:
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 135:Core/Src/tim.c ****     /* TIM2 clock enable */
 136:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 139:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 140:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c **** }
 300              		.loc 1 145 1 view .LVU83
 301 0012 03B0     		add	sp, sp, #12
 302              	.LCFI10:
 303              		.cfi_remember_state
 304              		.cfi_def_cfa_offset 4
 305              		@ sp needed
 306 0014 5DF804FB 		ldr	pc, [sp], #4
 307              	.LVL14:
 308              	.L25:
 309              	.LCFI11:
 310              		.cfi_restore_state
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 9


 121:Core/Src/tim.c **** 
 311              		.loc 1 121 5 is_stmt 1 view .LVU84
 312              	.LBB2:
 121:Core/Src/tim.c **** 
 313              		.loc 1 121 5 view .LVU85
 121:Core/Src/tim.c **** 
 314              		.loc 1 121 5 view .LVU86
 315 0018 144B     		ldr	r3, .L27+4
 316 001a 9A69     		ldr	r2, [r3, #24]
 317 001c 42F40062 		orr	r2, r2, #2048
 318 0020 9A61     		str	r2, [r3, #24]
 121:Core/Src/tim.c **** 
 319              		.loc 1 121 5 view .LVU87
 320 0022 9B69     		ldr	r3, [r3, #24]
 321 0024 03F40063 		and	r3, r3, #2048
 322 0028 0093     		str	r3, [sp]
 121:Core/Src/tim.c **** 
 323              		.loc 1 121 5 view .LVU88
 324 002a 009B     		ldr	r3, [sp]
 325              	.LBE2:
 121:Core/Src/tim.c **** 
 326              		.loc 1 121 5 view .LVU89
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 327              		.loc 1 124 5 view .LVU90
 328 002c 0022     		movs	r2, #0
 329 002e 1146     		mov	r1, r2
 330 0030 1920     		movs	r0, #25
 331              	.LVL15:
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 332              		.loc 1 124 5 is_stmt 0 view .LVU91
 333 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 334              	.LVL16:
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 335              		.loc 1 125 5 is_stmt 1 view .LVU92
 336 0036 1920     		movs	r0, #25
 337 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 338              	.LVL17:
 339 003c E9E7     		b	.L21
 340              	.LVL18:
 341              	.L26:
 136:Core/Src/tim.c **** 
 342              		.loc 1 136 5 view .LVU93
 343              	.LBB3:
 136:Core/Src/tim.c **** 
 344              		.loc 1 136 5 view .LVU94
 136:Core/Src/tim.c **** 
 345              		.loc 1 136 5 view .LVU95
 346 003e 03F50433 		add	r3, r3, #135168
 347 0042 DA69     		ldr	r2, [r3, #28]
 348 0044 42F00102 		orr	r2, r2, #1
 349 0048 DA61     		str	r2, [r3, #28]
 136:Core/Src/tim.c **** 
 350              		.loc 1 136 5 view .LVU96
 351 004a DB69     		ldr	r3, [r3, #28]
 352 004c 03F00103 		and	r3, r3, #1
 353 0050 0193     		str	r3, [sp, #4]
 136:Core/Src/tim.c **** 
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 10


 354              		.loc 1 136 5 view .LVU97
 355 0052 019B     		ldr	r3, [sp, #4]
 356              	.LBE3:
 136:Core/Src/tim.c **** 
 357              		.loc 1 136 5 view .LVU98
 139:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 358              		.loc 1 139 5 view .LVU99
 359 0054 0022     		movs	r2, #0
 360 0056 0121     		movs	r1, #1
 361 0058 1C20     		movs	r0, #28
 362              	.LVL19:
 139:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 363              		.loc 1 139 5 is_stmt 0 view .LVU100
 364 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 365              	.LVL20:
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 366              		.loc 1 140 5 is_stmt 1 view .LVU101
 367 005e 1C20     		movs	r0, #28
 368 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 369              	.LVL21:
 370              		.loc 1 145 1 is_stmt 0 view .LVU102
 371 0064 D5E7     		b	.L21
 372              	.L28:
 373 0066 00BF     		.align	2
 374              	.L27:
 375 0068 002C0140 		.word	1073818624
 376 006c 00100240 		.word	1073876992
 377              		.cfi_endproc
 378              	.LFE67:
 380              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 381              		.align	1
 382              		.global	HAL_TIM_Base_MspDeInit
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	HAL_TIM_Base_MspDeInit:
 388              	.LVL22:
 389              	.LFB68:
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 148:Core/Src/tim.c **** {
 390              		.loc 1 148 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		.loc 1 148 1 is_stmt 0 view .LVU104
 395 0000 08B5     		push	{r3, lr}
 396              	.LCFI12:
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 3, -8
 399              		.cfi_offset 14, -4
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 400              		.loc 1 150 3 is_stmt 1 view .LVU105
 401              		.loc 1 150 20 is_stmt 0 view .LVU106
 402 0002 0368     		ldr	r3, [r0]
 403              		.loc 1 150 5 view .LVU107
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 11


 404 0004 0C4A     		ldr	r2, .L35
 405 0006 9342     		cmp	r3, r2
 406 0008 03D0     		beq	.L33
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 155:Core/Src/tim.c ****     /* Peripheral clock disable */
 156:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 159:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 407              		.loc 1 164 8 is_stmt 1 view .LVU108
 408              		.loc 1 164 10 is_stmt 0 view .LVU109
 409 000a B3F1804F 		cmp	r3, #1073741824
 410 000e 0AD0     		beq	.L34
 411              	.LVL23:
 412              	.L29:
 165:Core/Src/tim.c ****   {
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 169:Core/Src/tim.c ****     /* Peripheral clock disable */
 170:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 173:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 177:Core/Src/tim.c ****   }
 178:Core/Src/tim.c **** }
 413              		.loc 1 178 1 view .LVU110
 414 0010 08BD     		pop	{r3, pc}
 415              	.LVL24:
 416              	.L33:
 156:Core/Src/tim.c **** 
 417              		.loc 1 156 5 is_stmt 1 view .LVU111
 418 0012 02F56442 		add	r2, r2, #58368
 419 0016 9369     		ldr	r3, [r2, #24]
 420 0018 23F40063 		bic	r3, r3, #2048
 421 001c 9361     		str	r3, [r2, #24]
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 422              		.loc 1 159 5 view .LVU112
 423 001e 1920     		movs	r0, #25
 424              	.LVL25:
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 425              		.loc 1 159 5 is_stmt 0 view .LVU113
 426 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 427              	.LVL26:
 428 0024 F4E7     		b	.L29
 429              	.LVL27:
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 12


 430              	.L34:
 170:Core/Src/tim.c **** 
 431              		.loc 1 170 5 is_stmt 1 view .LVU114
 432 0026 054A     		ldr	r2, .L35+4
 433 0028 D369     		ldr	r3, [r2, #28]
 434 002a 23F00103 		bic	r3, r3, #1
 435 002e D361     		str	r3, [r2, #28]
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 436              		.loc 1 173 5 view .LVU115
 437 0030 1C20     		movs	r0, #28
 438              	.LVL28:
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 439              		.loc 1 173 5 is_stmt 0 view .LVU116
 440 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 441              	.LVL29:
 442              		.loc 1 178 1 view .LVU117
 443 0036 EBE7     		b	.L29
 444              	.L36:
 445              		.align	2
 446              	.L35:
 447 0038 002C0140 		.word	1073818624
 448 003c 00100240 		.word	1073876992
 449              		.cfi_endproc
 450              	.LFE68:
 452              		.global	htim2
 453              		.global	htim1
 454              		.section	.bss.htim1,"aw",%nobits
 455              		.align	2
 456              		.set	.LANCHOR0,. + 0
 459              	htim1:
 460 0000 00000000 		.space	72
 460      00000000 
 460      00000000 
 460      00000000 
 460      00000000 
 461              		.section	.bss.htim2,"aw",%nobits
 462              		.align	2
 463              		.set	.LANCHOR1,. + 0
 466              	htim2:
 467 0000 00000000 		.space	72
 467      00000000 
 467      00000000 
 467      00000000 
 467      00000000 
 468              		.text
 469              	.Letext0:
 470              		.file 2 "c:\\program files (x86)\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-202
 471              		.file 3 "c:\\program files (x86)\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-202
 472              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 473              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 474              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 475              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 476              		.file 8 "Core/Inc/tim.h"
 477              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 478              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 479              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:18     .text.MX_TIM1_Init:00000000 $t
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:24     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:138    .text.MX_TIM1_Init:0000006c $d
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:144    .text.MX_TIM2_Init:00000000 $t
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:150    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:261    .text.MX_TIM2_Init:0000006c $d
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:266    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:272    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:375    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:381    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:387    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:447    .text.HAL_TIM_Base_MspDeInit:00000038 $d
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:466    .bss.htim2:00000000 htim2
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:459    .bss.htim1:00000000 htim1
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:455    .bss.htim1:00000000 $d
C:\Users\dung\AppData\Local\Temp\ccm7LwJm.s:462    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
