

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Sun Dec 29 14:51:39 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_semi_perfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 8.640 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29| 0.387 us | 0.387 us |   29|   29|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- I_LOOP_J_LOOP_K_LOOP  |       27|       27|         2|          1|          1|    27|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "br label %1" [matrixmul.cpp:104]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.95>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i5 [ 0, %0 ], [ %add_ln104, %ifFalse ]" [matrixmul.cpp:104]   --->   Operation 10 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln111_1, %ifFalse ]" [matrixmul.cpp:111]   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln105, %ifFalse ]" [matrixmul.cpp:105]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %select_ln111_4, %ifFalse ]" [matrixmul.cpp:111]   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%temp_0 = phi i16 [ 0, %0 ], [ %temp, %ifFalse ]"   --->   Operation 14 'phi' 'temp_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %0 ], [ %k, %ifFalse ]"   --->   Operation 15 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.11ns)   --->   "%icmp_ln104 = icmp eq i5 %indvar_flatten14, -5" [matrixmul.cpp:104]   --->   Operation 16 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.33ns)   --->   "%add_ln104 = add i5 %indvar_flatten14, 1" [matrixmul.cpp:104]   --->   Operation 17 'add' 'add_ln104' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %2, label %K_LOOP" [matrixmul.cpp:104]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%i = add i2 %i_0, 1" [matrixmul.cpp:104]   --->   Operation 19 'add' 'i' <Predicate = (!icmp_ln104)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.08ns)   --->   "%icmp_ln105 = icmp eq i4 %indvar_flatten, -7" [matrixmul.cpp:105]   --->   Operation 20 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.62ns)   --->   "%select_ln111 = select i1 %icmp_ln105, i2 0, i2 %j_0" [matrixmul.cpp:111]   --->   Operation 21 'select' 'select_ln111' <Predicate = (!icmp_ln104)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.62ns)   --->   "%select_ln111_1 = select i1 %icmp_ln105, i2 %i, i2 %i_0" [matrixmul.cpp:111]   --->   Operation 22 'select' 'select_ln111_1' <Predicate = (!icmp_ln104)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i2 %select_ln111_1 to i5" [matrixmul.cpp:111]   --->   Operation 23 'zext' 'zext_ln111' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln111_1, i2 0)" [matrixmul.cpp:111]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i4 %tmp to i5" [matrixmul.cpp:111]   --->   Operation 25 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.32ns)   --->   "%sub_ln111 = sub i5 %zext_ln111_1, %zext_ln111" [matrixmul.cpp:111]   --->   Operation 26 'sub' 'sub_ln111' <Predicate = (!icmp_ln104)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln111)   --->   "%xor_ln111 = xor i1 %icmp_ln105, true" [matrixmul.cpp:111]   --->   Operation 27 'xor' 'xor_ln111' <Predicate = (!icmp_ln104)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.64ns)   --->   "%icmp_ln109 = icmp eq i2 %k_0, -1" [matrixmul.cpp:109]   --->   Operation 28 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln104)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln111 = and i1 %icmp_ln109, %xor_ln111" [matrixmul.cpp:111]   --->   Operation 29 'and' 'and_ln111' <Predicate = (!icmp_ln104)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%j = add i2 %select_ln111, 1" [matrixmul.cpp:105]   --->   Operation 30 'add' 'j' <Predicate = (!icmp_ln104)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%or_ln111 = or i1 %and_ln111, %icmp_ln105" [matrixmul.cpp:111]   --->   Operation 31 'or' 'or_ln111' <Predicate = (!icmp_ln104)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%select_ln111_3 = select i1 %or_ln111, i2 0, i2 %k_0" [matrixmul.cpp:111]   --->   Operation 32 'select' 'select_ln111_3' <Predicate = (!icmp_ln104)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.62ns)   --->   "%select_ln111_4 = select i1 %and_ln111, i2 %j, i2 %select_ln111" [matrixmul.cpp:111]   --->   Operation 33 'select' 'select_ln111_4' <Predicate = (!icmp_ln104)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i2 %select_ln111_4 to i5" [matrixmul.cpp:111]   --->   Operation 34 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.33ns)   --->   "%add_ln113 = add i5 %sub_ln111, %zext_ln111_2" [matrixmul.cpp:113]   --->   Operation 35 'add' 'add_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i5 %add_ln113 to i64" [matrixmul.cpp:113]   --->   Operation 36 'sext' 'sext_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %sext_ln113" [matrixmul.cpp:113]   --->   Operation 37 'getelementptr' 'res_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i2 %select_ln111_3 to i5" [matrixmul.cpp:111]   --->   Operation 38 'zext' 'zext_ln111_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.33ns)   --->   "%add_ln111 = add i5 %sub_ln111, %zext_ln111_3" [matrixmul.cpp:111]   --->   Operation 39 'add' 'add_ln111' <Predicate = (!icmp_ln104)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln111_2 = sext i5 %add_ln111 to i64" [matrixmul.cpp:111]   --->   Operation 40 'sext' 'sext_ln111_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %sext_ln111_2" [matrixmul.cpp:111]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln111_3, i2 0)" [matrixmul.cpp:111]   --->   Operation 42 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i4 %tmp_1 to i5" [matrixmul.cpp:111]   --->   Operation 43 'zext' 'zext_ln111_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln111_1 = sub i5 %zext_ln111_4, %zext_ln111_3" [matrixmul.cpp:111]   --->   Operation 44 'sub' 'sub_ln111_1' <Predicate = (!icmp_ln104)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln111_1 = add i5 %sub_ln111_1, %zext_ln111_2" [matrixmul.cpp:111]   --->   Operation 45 'add' 'add_ln111_1' <Predicate = (!icmp_ln104)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.10> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln111_3 = sext i5 %add_ln111_1 to i64" [matrixmul.cpp:111]   --->   Operation 46 'sext' 'sext_ln111_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %sext_ln111_3" [matrixmul.cpp:111]   --->   Operation 47 'getelementptr' 'b_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.42ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrixmul.cpp:111]   --->   Operation 48 'load' 'a_load' <Predicate = (!icmp_ln104)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 49 [2/2] (1.42ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrixmul.cpp:111]   --->   Operation 49 'load' 'b_load' <Predicate = (!icmp_ln104)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 50 [1/1] (1.00ns)   --->   "%k = add i2 %select_ln111_3, 1" [matrixmul.cpp:109]   --->   Operation 50 'add' 'k' <Predicate = (!icmp_ln104)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.32ns)   --->   "%add_ln105 = add i4 %indvar_flatten, 1" [matrixmul.cpp:105]   --->   Operation 51 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.66ns)   --->   "%select_ln105 = select i1 %icmp_ln105, i4 1, i4 %add_ln105" [matrixmul.cpp:105]   --->   Operation 52 'select' 'select_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.64>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @I_LOOP_J_LOOP_K_LOOP)"   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27) nounwind"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @J_LOOP_K_LOOP_str)"   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.54ns)   --->   "%select_ln111_2 = select i1 %or_ln111, i16 0, i16 %temp_0" [matrixmul.cpp:111]   --->   Operation 56 'select' 'select_ln111_2' <Predicate = (!icmp_ln104)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [matrixmul.cpp:109]   --->   Operation 57 'specloopname' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2) nounwind" [matrixmul.cpp:109]   --->   Operation 58 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [matrixmul.cpp:110]   --->   Operation 59 'specpipeline' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (1.42ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrixmul.cpp:111]   --->   Operation 60 'load' 'a_load' <Predicate = (!icmp_ln104)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i8 %a_load to i16" [matrixmul.cpp:111]   --->   Operation 61 'sext' 'sext_ln111' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.42ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrixmul.cpp:111]   --->   Operation 62 'load' 'b_load' <Predicate = (!icmp_ln104)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i8 %b_load to i16" [matrixmul.cpp:111]   --->   Operation 63 'sext' 'sext_ln111_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.84ns) (grouped into DSP with root node temp)   --->   "%mul_ln111 = mul i16 %sext_ln111_1, %sext_ln111" [matrixmul.cpp:111]   --->   Operation 64 'mul' 'mul_ln111' <Predicate = (!icmp_ln104)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (2.95ns) (root node of the DSP)   --->   "%temp = add i16 %select_ln111_2, %mul_ln111" [matrixmul.cpp:111]   --->   Operation 65 'add' 'temp' <Predicate = (!icmp_ln104)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_2) nounwind" [matrixmul.cpp:112]   --->   Operation 66 'specregionend' 'empty_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.64ns)   --->   "%icmp_ln109_1 = icmp eq i2 %k, -1" [matrixmul.cpp:109]   --->   Operation 67 'icmp' 'icmp_ln109_1' <Predicate = (!icmp_ln104)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109_1, label %ifTrue, label %ifFalse" [matrixmul.cpp:109]   --->   Operation 68 'br' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.42ns)   --->   "store i16 %temp, i16* %res_addr, align 2" [matrixmul.cpp:113]   --->   Operation 69 'store' <Predicate = (icmp_ln109_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 70 'br' <Predicate = (icmp_ln109_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 71 'br' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:116]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
spectopmodule_ln0  (spectopmodule    ) [ 00000]
br_ln104           (br               ) [ 01110]
indvar_flatten14   (phi              ) [ 00100]
i_0                (phi              ) [ 00100]
indvar_flatten     (phi              ) [ 00100]
j_0                (phi              ) [ 00100]
temp_0             (phi              ) [ 00110]
k_0                (phi              ) [ 00100]
icmp_ln104         (icmp             ) [ 00110]
add_ln104          (add              ) [ 01110]
br_ln104           (br               ) [ 00000]
i                  (add              ) [ 00000]
icmp_ln105         (icmp             ) [ 00000]
select_ln111       (select           ) [ 00000]
select_ln111_1     (select           ) [ 01110]
zext_ln111         (zext             ) [ 00000]
tmp                (bitconcatenate   ) [ 00000]
zext_ln111_1       (zext             ) [ 00000]
sub_ln111          (sub              ) [ 00000]
xor_ln111          (xor              ) [ 00000]
icmp_ln109         (icmp             ) [ 00000]
and_ln111          (and              ) [ 00000]
j                  (add              ) [ 00000]
or_ln111           (or               ) [ 00110]
select_ln111_3     (select           ) [ 00000]
select_ln111_4     (select           ) [ 01110]
zext_ln111_2       (zext             ) [ 00000]
add_ln113          (add              ) [ 00000]
sext_ln113         (sext             ) [ 00000]
res_addr           (getelementptr    ) [ 00110]
zext_ln111_3       (zext             ) [ 00000]
add_ln111          (add              ) [ 00000]
sext_ln111_2       (sext             ) [ 00000]
a_addr             (getelementptr    ) [ 00110]
tmp_1              (bitconcatenate   ) [ 00000]
zext_ln111_4       (zext             ) [ 00000]
sub_ln111_1        (sub              ) [ 00000]
add_ln111_1        (add              ) [ 00000]
sext_ln111_3       (sext             ) [ 00000]
b_addr             (getelementptr    ) [ 00110]
k                  (add              ) [ 01110]
add_ln105          (add              ) [ 00000]
select_ln105       (select           ) [ 01110]
specloopname_ln0   (specloopname     ) [ 00000]
empty              (speclooptripcount) [ 00000]
specloopname_ln0   (specloopname     ) [ 00000]
select_ln111_2     (select           ) [ 00000]
specloopname_ln109 (specloopname     ) [ 00000]
tmp_2              (specregionbegin  ) [ 00000]
specpipeline_ln110 (specpipeline     ) [ 00000]
a_load             (load             ) [ 00000]
sext_ln111         (sext             ) [ 00000]
b_load             (load             ) [ 00000]
sext_ln111_1       (sext             ) [ 00000]
mul_ln111          (mul              ) [ 00000]
temp               (add              ) [ 01110]
empty_2            (specregionend    ) [ 00000]
icmp_ln109_1       (icmp             ) [ 00110]
br_ln109           (br               ) [ 00000]
store_ln113        (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
br_ln0             (br               ) [ 01110]
ret_ln116          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_LOOP_J_LOOP_K_LOOP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="J_LOOP_K_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="res_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="a_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln113_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten14_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten14_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="1"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="1"/>
<pin id="137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="2" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="temp_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="1"/>
<pin id="148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="temp_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="16" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_0/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="k_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln104_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln104_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln105_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln111_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln111_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln111_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln111_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln111_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln111_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln111/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln109_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="and_ln111_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln111/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="j_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="or_ln111_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln111/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln111_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="2" slack="0"/>
<pin id="265" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_3/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln111_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln111_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln113_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln113_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln111_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln111_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln111_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln111_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_4/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln111_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln111_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln111_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_3/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="k_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln105_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln105_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln111_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="16" slack="1"/>
<pin id="360" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sext_ln111_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln111_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln109_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/3 "/>
</bind>
</comp>

<comp id="376" class="1007" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln111/3 temp/3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln104_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="389" class="1005" name="add_ln104_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln111_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln111_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="or_ln111_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln111 "/>
</bind>
</comp>

<comp id="404" class="1005" name="select_ln111_4_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln111_4 "/>
</bind>
</comp>

<comp id="409" class="1005" name="res_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="a_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="b_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="k_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln105_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln105 "/>
</bind>
</comp>

<comp id="435" class="1005" name="temp_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="71" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="78" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="106" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="106" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="117" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="128" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="139" pin="4"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="187" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="181" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="117" pin="4"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="201" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="209" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="187" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="162" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="193" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="243" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="187" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="162" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="243" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="249" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="193" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="225" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="295"><net_src comp="261" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="225" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="261" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="292" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="277" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="340"><net_src comp="261" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="128" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="187" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="18" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="146" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="85" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="91" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="367" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="363" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="356" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="388"><net_src comp="169" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="175" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="397"><net_src comp="201" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="402"><net_src comp="255" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="407"><net_src comp="269" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="412"><net_src comp="64" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="417"><net_src comp="71" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="422"><net_src comp="78" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="427"><net_src comp="336" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="433"><net_src comp="348" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="438"><net_src comp="376" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 }
 - Input state : 
	Port: matrixmul : a | {2 3 }
	Port: matrixmul : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		i : 1
		icmp_ln105 : 1
		select_ln111 : 2
		select_ln111_1 : 2
		zext_ln111 : 3
		tmp : 3
		zext_ln111_1 : 4
		sub_ln111 : 5
		xor_ln111 : 2
		icmp_ln109 : 1
		and_ln111 : 2
		j : 3
		or_ln111 : 2
		select_ln111_3 : 2
		select_ln111_4 : 2
		zext_ln111_2 : 3
		add_ln113 : 4
		sext_ln113 : 5
		res_addr : 6
		zext_ln111_3 : 3
		add_ln111 : 4
		sext_ln111_2 : 5
		a_addr : 6
		tmp_1 : 3
		zext_ln111_4 : 4
		sub_ln111_1 : 5
		add_ln111_1 : 6
		sext_ln111_3 : 7
		b_addr : 8
		a_load : 7
		b_load : 9
		k : 3
		add_ln105 : 1
		select_ln105 : 2
	State 3
		sext_ln111 : 1
		sext_ln111_1 : 1
		mul_ln111 : 2
		temp : 3
		empty_2 : 1
		br_ln109 : 1
		store_ln113 : 4
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln104_fu_175   |    0    |    0    |    15   |
|          |        i_fu_181       |    0    |    0    |    10   |
|          |        j_fu_249       |    0    |    0    |    10   |
|    add   |    add_ln113_fu_281   |    0    |    0    |    15   |
|          |    add_ln111_fu_296   |    0    |    0    |    15   |
|          |   add_ln111_1_fu_325  |    0    |    0    |    8    |
|          |        k_fu_336       |    0    |    0    |    10   |
|          |    add_ln105_fu_342   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln104_fu_169   |    0    |    0    |    11   |
|   icmp   |   icmp_ln105_fu_187   |    0    |    0    |    9    |
|          |   icmp_ln109_fu_237   |    0    |    0    |    8    |
|          |  icmp_ln109_1_fu_371  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln111_fu_193  |    0    |    0    |    2    |
|          | select_ln111_1_fu_201 |    0    |    0    |    2    |
|  select  | select_ln111_3_fu_261 |    0    |    0    |    2    |
|          | select_ln111_4_fu_269 |    0    |    0    |    2    |
|          |  select_ln105_fu_348  |    0    |    0    |    4    |
|          | select_ln111_2_fu_356 |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln111_fu_225   |    0    |    0    |    13   |
|          |   sub_ln111_1_fu_319  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln111_fu_231   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln111_fu_243   |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln111_fu_255    |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_376      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln111_fu_209   |    0    |    0    |    0    |
|          |  zext_ln111_1_fu_221  |    0    |    0    |    0    |
|   zext   |  zext_ln111_2_fu_277  |    0    |    0    |    0    |
|          |  zext_ln111_3_fu_292  |    0    |    0    |    0    |
|          |  zext_ln111_4_fu_315  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_213      |    0    |    0    |    0    |
|          |      tmp_1_fu_307     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln113_fu_287   |    0    |    0    |    0    |
|          |  sext_ln111_2_fu_302  |    0    |    0    |    0    |
|   sext   |  sext_ln111_3_fu_331  |    0    |    0    |    0    |
|          |   sext_ln111_fu_363   |    0    |    0    |    0    |
|          |  sext_ln111_1_fu_367  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   199   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     a_addr_reg_414     |    4   |
|    add_ln104_reg_389   |    5   |
|     b_addr_reg_419     |    4   |
|       i_0_reg_113      |    2   |
|   icmp_ln104_reg_385   |    1   |
|indvar_flatten14_reg_102|    5   |
| indvar_flatten_reg_124 |    4   |
|       j_0_reg_135      |    2   |
|       k_0_reg_158      |    2   |
|        k_reg_424       |    2   |
|    or_ln111_reg_399    |    1   |
|    res_addr_reg_409    |    4   |
|  select_ln105_reg_430  |    4   |
| select_ln111_1_reg_394 |    2   |
| select_ln111_4_reg_404 |    2   |
|     temp_0_reg_146     |   16   |
|      temp_reg_435      |   16   |
+------------------------+--------+
|          Total         |   76   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_91 |  p0  |   2  |   4  |    8   ||    9    |
|  temp_0_reg_146  |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.183  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   76   |   226  |
+-----------+--------+--------+--------+--------+
