/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Tue May  7 13:07:04 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Tue May  7 13:07:04 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Tue May  7 13:07:04 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/analysis/design170_60_80_top_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/results_dir/design170_60_80_top/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:22:1: Compile module "work@d_latch".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:1:1: Compile module "work@d_latch_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v:23:1: Compile module "work@decoder".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v:1:1: Compile module "work@decoder_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:215:1: Compile module "work@design170_60_80".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:9:1: Compile module "work@design170_60_80_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v:26:1: Compile module "work@full_adder".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v:1:1: Compile module "work@full_adder_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/mod_n_counter.v:1:1: Compile module "work@mod_n_counter".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/paritygenerator_top.v:28:1: Compile module "work@paritygenerator".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/paritygenerator_top.v:3:1: Compile module "work@paritygenerator_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/register.v:1:1: Compile module "work@register".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v:23:1: Compile module "work@shift_reg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v:1:1: Compile module "work@shift_reg_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:1:59: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/decoder_top.v:1:59: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:215:517: Implicit port type (wire) for "d_out0",
there are 59 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:9:76: Implicit port type (wire) for "out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/full_adder_top.v:1:62: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/shift_reg_top.v:1:61: Implicit port type (wire) for "data_out".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/design170_60_80_top.v:9:1: Top level module "work@design170_60_80_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 4.
[NTE:EL0510] Nb instances: 8237.
[NTE:EL0511] Nb leaf instances: 684.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 11
Warning: Removing unelaborated module: \shift_reg from the design.
Warning: Removing unelaborated module: \design170_60_80 from the design.
Warning: Removing unelaborated module: \d_latch_top from the design.
Warning: Removing unelaborated module: \decoder from the design.
Warning: Removing unelaborated module: \decoder_top from the design.
Warning: Removing unelaborated module: \mod_n_counter from the design.
Warning: Removing unelaborated module: \register from the design.
Warning: Removing unelaborated module: \full_adder from the design.
Warning: Removing unelaborated module: \paritygenerator_top from the design.
Warning: Removing unelaborated module: \shift_reg_top from the design.
Warning: Removing unelaborated module: \full_adder_top from the design.
Warning: Removing unelaborated module: \d_latch from the design.
Warning: Removing unelaborated module: \paritygenerator from the design.
Generating RTLIL representation for module `$paramod\decoder_top\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\full_adder_top\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\register\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\d_latch\WIDTH=32'00000000000000000000000000100000'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CGA/repo/2024-05-07-06-55-48_T10886R123/Validation/RTL_testcases/verilog_random_designs/design170_60_80_top/rtl/d_latch_top.v:29.5-35.33 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `$paramod\d_latch_top\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\paritygenerator_top\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\shift_reg\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\shift_reg_top\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\design170_60_80\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\decoder\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\paritygenerator\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod$b3c2c62c81d2b2d531442022b621b6dd55398e8c\mod_n_counter'.
Generating RTLIL representation for module `\design170_60_80_top'.
Generating RTLIL representation for module `$paramod\full_adder\WIDTH=32'00000000000000000000000000100000'.

-- Running command `hierarchy -top design170_60_80_top' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \design170_60_80_top
Used module:     $paramod\design170_60_80\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\decoder_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\decoder\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod$b3c2c62c81d2b2d531442022b621b6dd55398e8c\mod_n_counter
Used module:         $paramod\paritygenerator_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\paritygenerator\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=32'00000000000000000000000000100000

3.2. Analyzing design hierarchy..
Top module:  \design170_60_80_top
Used module:     $paramod\design170_60_80\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\shift_reg_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\shift_reg\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\decoder_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\decoder\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod$b3c2c62c81d2b2d531442022b621b6dd55398e8c\mod_n_counter
Used module:         $paramod\paritygenerator_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\paritygenerator\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\full_adder_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\full_adder\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\d_latch_top\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\d_latch\WIDTH=32'00000000000000000000000000100000
Used module:         $paramod\register\WIDTH=32'00000000000000000000000000100000
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "$paramod$b3c2c62c81d2b2d531442022b621b6dd55398e8c\\mod_n_counter"
 Process module "$paramod\\d_latch\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\d_latch_top\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\decoder\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\decoder_top\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\design170_60_80\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\full_adder_top\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\paritygenerator\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\paritygenerator_top\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\register\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\shift_reg\\WIDTH=32'00000000000000000000000000100000"
 Process module "$paramod\\shift_reg_top\\WIDTH=32'00000000000000000000000000100000"
Dumping file port_info.json ...

Warnings: 13 unique messages, 13 total
End of script. Logfile hash: e392c09d80, CPU: user 19.42s system 0.38s, MEM: 381.99 MB peak
Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 2x read_systemverilog (19 sec), 0% 1x analyze (0 sec), ...
