This project implements a 5-stage 32-bit pipelined processor. This also includes a multiplier, a 2-bit 2-way branch predictor, and a 32KB 2-way 4-word block cache.
