// Seed: 2903824316
module module_0 ();
  type_9(
      1, 1'b0, 1
  );
  logic sample;
  initial begin
    id_0 <= id_0;
    id_0 <= 1'b0;
    id_0 = 1'h0;
  end
  logic id_3;
  assign id_3 = id_3;
  assign {1}  = 1 - id_0;
  logic id_4;
  reg id_5, id_6;
  assign id_5 = 1'h0;
  reg id_7 = 1 - id_5 * id_5;
  reg id_8;
  always @(id_5 or posedge 1) id_6 <= "";
  initial begin
    #1;
    id_8 = (1 + id_7 ? id_6 : id_7);
  end
endmodule
