

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec 19 22:44:16 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.33|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   17|   17|    7|    7| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_compute_layer_0_0_0_s_fu_145  |compute_layer_0_0_0_s  |    6|    6|    4|    4| function |
        |grp_compute_layer_0_0_fu_169      |compute_layer_0_0      |    6|    6|    3|    3| function |
        |call_ret2_relu_fu_205             |relu                   |    0|    0|    1|    1| function |
        |grp_sigmoid_fu_241                |sigmoid                |    2|    2|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        1|     51|    4223|    5512|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       5|
|Register         |        -|      -|    1182|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|     51|    5405|    5517|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_compute_layer_0_0_fu_169      |compute_layer_0_0      |        0|      8|   965|   794|
    |grp_compute_layer_0_0_0_s_fu_145  |compute_layer_0_0_0_s  |        0|     43|  3241|  3846|
    |call_ret2_relu_fu_205             |relu                   |        0|      0|     0|   768|
    |grp_sigmoid_fu_241                |sigmoid                |        1|      0|    17|   104|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |        1|     51|  4223|  5512|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |   2|          8|    1|          8|
    |ap_enable_reg_pp0_iter0                    |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   1|          2|    1|          2|
    |grp_compute_layer_0_0_0_s_fu_145_ap_start  |   1|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |   5|         14|    4|         14|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0_preg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_reg_grp_compute_layer_0_0_fu_169_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sigmoid_fu_241_ap_start            |   1|   0|    1|          0|
    |layer1_out_0_V_reg_689                        |  18|   0|   18|          0|
    |layer1_out_10_V_reg_739                       |  18|   0|   18|          0|
    |layer1_out_11_V_reg_744                       |  18|   0|   18|          0|
    |layer1_out_12_V_reg_749                       |  18|   0|   18|          0|
    |layer1_out_13_V_reg_754                       |  18|   0|   18|          0|
    |layer1_out_14_V_reg_759                       |  18|   0|   18|          0|
    |layer1_out_15_V_reg_764                       |  18|   0|   18|          0|
    |layer1_out_16_V_reg_769                       |  18|   0|   18|          0|
    |layer1_out_17_V_reg_774                       |  18|   0|   18|          0|
    |layer1_out_18_V_reg_779                       |  18|   0|   18|          0|
    |layer1_out_19_V_reg_784                       |  18|   0|   18|          0|
    |layer1_out_1_V_reg_694                        |  18|   0|   18|          0|
    |layer1_out_20_V_reg_789                       |  18|   0|   18|          0|
    |layer1_out_21_V_reg_794                       |  18|   0|   18|          0|
    |layer1_out_22_V_reg_799                       |  18|   0|   18|          0|
    |layer1_out_23_V_reg_804                       |  18|   0|   18|          0|
    |layer1_out_24_V_reg_809                       |  18|   0|   18|          0|
    |layer1_out_25_V_reg_814                       |  18|   0|   18|          0|
    |layer1_out_26_V_reg_819                       |  18|   0|   18|          0|
    |layer1_out_27_V_reg_824                       |  18|   0|   18|          0|
    |layer1_out_28_V_reg_829                       |  18|   0|   18|          0|
    |layer1_out_29_V_reg_834                       |  18|   0|   18|          0|
    |layer1_out_2_V_reg_699                        |  18|   0|   18|          0|
    |layer1_out_30_V_reg_839                       |  18|   0|   18|          0|
    |layer1_out_31_V_reg_844                       |  18|   0|   18|          0|
    |layer1_out_3_V_reg_704                        |  18|   0|   18|          0|
    |layer1_out_4_V_reg_709                        |  18|   0|   18|          0|
    |layer1_out_5_V_reg_714                        |  18|   0|   18|          0|
    |layer1_out_6_V_reg_719                        |  18|   0|   18|          0|
    |layer1_out_7_V_reg_724                        |  18|   0|   18|          0|
    |layer1_out_8_V_reg_729                        |  18|   0|   18|          0|
    |layer1_out_9_V_reg_734                        |  18|   0|   18|          0|
    |logits1_0_V_reg_529                           |  18|   0|   18|          0|
    |logits1_10_V_reg_579                          |  18|   0|   18|          0|
    |logits1_11_V_reg_584                          |  18|   0|   18|          0|
    |logits1_12_V_reg_589                          |  18|   0|   18|          0|
    |logits1_13_V_reg_594                          |  18|   0|   18|          0|
    |logits1_14_V_reg_599                          |  18|   0|   18|          0|
    |logits1_15_V_reg_604                          |  18|   0|   18|          0|
    |logits1_16_V_reg_609                          |  18|   0|   18|          0|
    |logits1_17_V_reg_614                          |  18|   0|   18|          0|
    |logits1_18_V_reg_619                          |  18|   0|   18|          0|
    |logits1_19_V_reg_624                          |  18|   0|   18|          0|
    |logits1_1_V_reg_534                           |  18|   0|   18|          0|
    |logits1_20_V_reg_629                          |  18|   0|   18|          0|
    |logits1_21_V_reg_634                          |  18|   0|   18|          0|
    |logits1_22_V_reg_639                          |  18|   0|   18|          0|
    |logits1_23_V_reg_644                          |  18|   0|   18|          0|
    |logits1_24_V_reg_649                          |  18|   0|   18|          0|
    |logits1_25_V_reg_654                          |  18|   0|   18|          0|
    |logits1_26_V_reg_659                          |  18|   0|   18|          0|
    |logits1_27_V_reg_664                          |  18|   0|   18|          0|
    |logits1_28_V_reg_669                          |  18|   0|   18|          0|
    |logits1_29_V_reg_674                          |  18|   0|   18|          0|
    |logits1_2_V_reg_539                           |  18|   0|   18|          0|
    |logits1_30_V_reg_679                          |  18|   0|   18|          0|
    |logits1_31_V_reg_684                          |  18|   0|   18|          0|
    |logits1_3_V_reg_544                           |  18|   0|   18|          0|
    |logits1_4_V_reg_549                           |  18|   0|   18|          0|
    |logits1_5_V_reg_554                           |  18|   0|   18|          0|
    |logits1_6_V_reg_559                           |  18|   0|   18|          0|
    |logits1_7_V_reg_564                           |  18|   0|   18|          0|
    |logits1_8_V_reg_569                           |  18|   0|   18|          0|
    |logits1_9_V_reg_574                           |  18|   0|   18|          0|
    |logits2_0_V_reg_849                           |  18|   0|   18|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1182|   0| 1182|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|data_0_V               |  in |   18|   ap_none  |    data_0_V    |    pointer   |
|data_1_V               |  in |   18|   ap_none  |    data_1_V    |    pointer   |
|data_2_V               |  in |   18|   ap_none  |    data_2_V    |    pointer   |
|data_3_V               |  in |   18|   ap_none  |    data_3_V    |    pointer   |
|data_4_V               |  in |   18|   ap_none  |    data_4_V    |    pointer   |
|data_5_V               |  in |   18|   ap_none  |    data_5_V    |    pointer   |
|data_6_V               |  in |   18|   ap_none  |    data_6_V    |    pointer   |
|data_7_V               |  in |   18|   ap_none  |    data_7_V    |    pointer   |
|data_8_V               |  in |   18|   ap_none  |    data_8_V    |    pointer   |
|data_9_V               |  in |   18|   ap_none  |    data_9_V    |    pointer   |
|res_0_V                | out |   18|   ap_vld   |     res_0_V    |    pointer   |
|res_0_V_ap_vld         | out |    1|   ap_vld   |     res_0_V    |    pointer   |
|const_size_in          | out |   16|   ap_vld   |  const_size_in |    pointer   |
|const_size_in_ap_vld   | out |    1|   ap_vld   |  const_size_in |    pointer   |
|const_size_out         | out |   16|   ap_vld   | const_size_out |    pointer   |
|const_size_out_ap_vld  | out |    1|   ap_vld   | const_size_out |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

