// Seed: 1024703935
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5
);
  reg id_7;
  always begin : LABEL_0
    id_7 = -1'h0;
  end
  logic id_8 = 1;
  wire  id_9;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input tri id_0
);
  wor id_2, id_3;
  localparam [-1 : -  -1 'b0] id_4 = 1;
  assign id_2 = -1'b0;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
  assign id_2 = id_4;
  parameter id_5 = id_4.id_4;
endmodule
