<title>Bitgen Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Bitgen Messages</b></td><td><b>Tue Dec 8 23:28:10 2015</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td> </td><td>Bitgen Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net pulse_picker/wClk is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>PhysDesignRules:1861 - To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of the DCM comp pulse_picker/QCLK/dcm_sp_inst, consult the device Data Sheet.</td><td>&nbsp;</td></tr></table>