// Seed: 1362315131
module module_0;
  id_1(
      ~(id_2), 1, id_2, id_3, id_2, -1
  );
  assign module_1.id_5 = 0;
  id_4(
      id_3
  );
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    inout logic id_1,
    input supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5,
    output wire id_6,
    input supply1 id_7,
    input wor id_8,
    output supply0 id_9,
    output wire id_10,
    output supply0 id_11,
    output wand id_12,
    input supply0 id_13,
    output tri id_14
);
  assign id_4 = -1;
  always #1 begin : LABEL_0
    id_9 = id_2;
    begin : LABEL_0
      id_0 <= -1;
      `define pp_16 0
    end
  end
  module_0 modCall_1 ();
  always id_1 <= (-1 + id_3);
endmodule
