Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:56 2022
****************************************


  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4753 &   2.6479 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1418   1.0500            0.6869 &   3.3348 r
  mprj/o_q[138] (net)                                    2   0.0095 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1418   1.0500   0.0000   0.0001 &   3.3349 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0950   1.0500            1.3577 &   4.6925 r
  mprj/o_q_dly[138] (net)                                1   0.0039 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0950   1.0500   0.0000   0.0000 &   4.6926 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2302   1.0500            3.6415 &   8.3341 r
  mprj/io_oeb[1] (net)                                   1   0.5494 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.3341 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     5.7912   6.2563   1.0500   2.3867   2.7912 &  11.1254 r
  data arrival time                                                                                                 11.1254

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.1254
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5298 

  slack (with derating applied) (VIOLATED)                                                               -3.2254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6956 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5069 &   2.6794 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1363   1.0500            0.6839 &   3.3633 r
  mprj/o_q[45] (net)                                     2   0.0090 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1363   1.0500   0.0000   0.0001 &   3.3634 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1012   1.0500            1.3617 &   4.7251 r
  mprj/o_q_dly[45] (net)                                 1   0.0046 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1012   1.0500   0.0000   0.0001 &   4.7251 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0405   1.0500            3.0424 &   7.7675 r
  mprj/la_data_out[13] (net)                             1   0.4446 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7675 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               5.0830   5.0489   1.0500   2.7839   3.0570 &  10.8246 r
  data arrival time                                                                                                 10.8246

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.8246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5155 

  slack (with derating applied) (VIOLATED)                                                               -2.9246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4091 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5073 &   2.6798 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1592   1.0500            0.6977 &   3.3775 r
  mprj/o_q[47] (net)                                     2   0.0112 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0101   0.1592   1.0500   0.0040   0.0043 &   3.3818 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1941   1.0500            1.4259 &   4.8077 r
  mprj/o_q_dly[47] (net)                                 2   0.0138 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1941   1.0500   0.0000   0.0002 &   4.8079 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8352   1.0500            2.9370 &   7.7449 r
  mprj/la_data_out[15] (net)                             1   0.4262 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7449 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               4.7450   4.8426   1.0500   2.6009   2.8540 &  10.5989 r
  data arrival time                                                                                                 10.5989

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5047 

  slack (with derating applied) (VIOLATED)                                                               -2.6989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1942 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5076 &   2.6801 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0963   1.0500            0.6568 &   3.3369 r
  mprj/o_q[49] (net)                                     1   0.0049 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0963   1.0500   0.0000   0.0001 &   3.3370 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1079   1.0500            1.3624 &   4.6994 r
  mprj/o_q_dly[49] (net)                                 1   0.0052 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1079   1.0500   0.0000   0.0000 &   4.6994 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9143   1.0500            2.9752 &   7.6746 r
  mprj/la_data_out[17] (net)                             1   0.4339 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6746 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               4.7939   4.9217   1.0500   2.6353   2.8912 &  10.5658 r
  data arrival time                                                                                                 10.5658

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5031 

  slack (with derating applied) (VIOLATED)                                                               -2.6658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1627 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5073 &   2.6798 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1174   1.0500            0.6715 &   3.3513 r
  mprj/o_q[48] (net)                                     1   0.0071 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1174   1.0500   0.0000   0.0001 &   3.3514 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2196   1.0500            1.4383 &   4.7898 r
  mprj/o_q_dly[48] (net)                                 2   0.0163 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0106   0.2196   1.0500   0.0043   0.0047 &   4.7945 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8053   1.0500            2.9234 &   7.7179 r
  mprj/la_data_out[16] (net)                             1   0.4235 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7179 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               4.6737   4.8125   1.0500   2.5692   2.8186 &  10.5364 r
  data arrival time                                                                                                 10.5364

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5017 

  slack (with derating applied) (VIOLATED)                                                               -2.6364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1347 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2171   1.0500   0.0000   0.4751 &   2.6476 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1598   1.0500            0.6978 &   3.3454 r
  mprj/o_q[99] (net)                                     2   0.0113 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1598   1.0500   0.0000   0.0001 &   3.3455 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1052   1.0500            1.3667 &   4.7122 r
  mprj/o_q_dly[99] (net)                                 1   0.0050 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1052   1.0500   0.0000   0.0001 &   4.7123 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6096   1.0500            3.2539 &   7.9661 r
  mprj/io_out[0] (net)                                   1   0.4922 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.9661 r
  io_out[0] (net) 
  io_out[0] (out)                                                     3.4475   5.6412   1.0500   1.4061   1.7684 &   9.7346 r
  data arrival time                                                                                                  9.7346

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.7346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4636 

  slack (with derating applied) (VIOLATED)                                                               -1.8346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3710 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5790 &   2.7515 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1668   1.0500            0.7020 &   3.4535 r
  mprj/o_q[174] (net)                                    2   0.0119 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1668   1.0500   0.0000   0.0002 &   3.4537 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0897   1.0500            1.3562 &   4.8099 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0897   1.0500   0.0000   0.0000 &   4.8099 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7384   1.0500            3.2928 &   8.1027 r
  mprj/io_oeb[37] (net)                                  1   0.5016 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1027 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    2.3682   5.7834   1.0500   0.9585   1.3423 &   9.4450 r
  data arrival time                                                                                                  9.4450

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.4450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4498 

  slack (with derating applied) (VIOLATED)                                                               -1.5450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0952 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5451 &   2.7176 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0921   1.0500            0.6537 &   3.3713 r
  mprj/o_q[124] (net)                                    1   0.0045 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0921   1.0500   0.0000   0.0001 &   3.3713 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3199   1.0500            1.4975 &   4.8688 r
  mprj/o_q_dly[124] (net)                                2   0.0258 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0660   0.3199   1.0500   0.0265   0.0283 &   4.8971 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2838   1.0500            2.5952 &   7.4922 r
  mprj/io_out[25] (net)                                  1   0.3787 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4922 r
  io_out[25] (net) 
  io_out[25] (out)                                                    3.7354   4.2935   1.0500   1.5465   1.7564 &   9.2486 r
  data arrival time                                                                                                  9.2486

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4404 

  slack (with derating applied) (VIOLATED)                                                               -1.3486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9082 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5530 &   2.7255 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0997   1.0500            0.6590 &   3.3845 r
  mprj/o_q[125] (net)                                    1   0.0053 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0997   1.0500   0.0000   0.0001 &   3.3846 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2311   1.0500            1.4442 &   4.8287 r
  mprj/o_q_dly[125] (net)                                2   0.0174 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2311   1.0500   0.0000   0.0002 &   4.8290 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2431   1.0500            2.5703 &   7.3993 r
  mprj/io_out[26] (net)                                  1   0.3749 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3993 r
  io_out[26] (net) 
  io_out[26] (out)                                                    3.8016   4.2520   1.0500   1.5793   1.7841 &   9.1834 r
  data arrival time                                                                                                  9.1834

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4373 

  slack (with derating applied) (VIOLATED)                                                               -1.2834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8461 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5075 &   2.6800 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1918   1.0500            0.7172 &   3.3973 r
  mprj/o_q[51] (net)                                     2   0.0143 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1918   1.0500   0.0000   0.0001 &   3.3974 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0989   1.0500            1.3651 &   4.7625 r
  mprj/o_q_dly[51] (net)                                 1   0.0043 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0989   1.0500   0.0000   0.0001 &   4.7626 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9249   1.0500            2.3866 &   7.1492 r
  mprj/la_data_out[19] (net)                             1   0.3453 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1492 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               2.9865   3.9324   1.0500   1.2481   1.4199 &   8.5690 r
  data arrival time                                                                                                  8.5690

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4080 

  slack (with derating applied) (VIOLATED)                                                               -0.6690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2610 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5071 &   2.6796 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1507   1.0500            0.6926 &   3.3722 r
  mprj/o_q[46] (net)                                     2   0.0104 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0156   0.1507   1.0500   0.0062   0.0066 &   3.3788 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1125   1.0500            1.3711 &   4.7499 r
  mprj/o_q_dly[46] (net)                                 1   0.0057 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1125   1.0500   0.0000   0.0000 &   4.7499 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8385   1.0500            2.3408 &   7.0906 r
  mprj/la_data_out[14] (net)                             1   0.3379 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0906 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               2.9668   3.8453   1.0500   1.3016   1.4693 &   8.5600 r
  data arrival time                                                                                                  8.5600

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4076 

  slack (with derating applied) (VIOLATED)                                                               -0.6600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2524 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2225   1.0500   0.0000   0.5737 &   2.7462 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1226   1.0500            0.6749 &   3.4211 r
  mprj/o_q[132] (net)                                    1   0.0076 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0082   0.1226   1.0500   0.0033   0.0035 &   3.4247 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1875   1.0500            1.4183 &   4.8430 r
  mprj/o_q_dly[132] (net)                                2   0.0132 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0345   0.1875   1.0500   0.0140   0.0148 &   4.8577 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6927   1.0500            2.7741 &   7.6318 r
  mprj/io_out[33] (net)                                  1   0.4125 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.6318 r
  io_out[33] (net) 
  io_out[33] (out)                                                    1.5740   4.7131   1.0500   0.6357   0.8775 &   8.5093 r
  data arrival time                                                                                                  8.5093

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4052 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4052 

  slack (with derating applied) (VIOLATED)                                                               -0.6093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2041 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5791 &   2.7516 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1462   1.0500            0.6897 &   3.4412 r
  mprj/o_q[136] (net)                                    2   0.0100 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1462   1.0500   0.0000   0.0001 &   3.4413 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1228   1.0500            1.3780 &   4.8193 r
  mprj/o_q_dly[136] (net)                                1   0.0068 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1228   1.0500   0.0000   0.0001 &   4.8194 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1885   1.0500            3.0214 &   7.8408 r
  mprj/io_out[37] (net)                                  1   0.4552 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8408 r
  io_out[37] (net) 
  io_out[37] (out)                                                    0.8792   5.2201   1.0500   0.3543   0.6546 &   8.4954 r
  data arrival time                                                                                                  8.4954

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4045 

  slack (with derating applied) (VIOLATED)                                                               -0.5954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1909 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2424   1.0500   0.0000   0.6813 &   2.8538 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1358   1.0500            0.6837 &   3.5375 r
  mprj/o_q[68] (net)                                     2   0.0090 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1358   1.0500   0.0000   0.0001 &   3.5376 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3353   1.0500            1.5111 &   5.0488 r
  mprj/o_q_dly[68] (net)                                 2   0.0272 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3353   1.0500   0.0000   0.0005 &   5.0492 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7510   1.0500            2.3074 &   7.3566 r
  mprj/la_data_out[36] (net)                             1   0.3300 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3566 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               2.2092   3.7576   1.0500   0.9073   1.0559 &   8.4125 r
  data arrival time                                                                                                  8.4125

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4006 

  slack (with derating applied) (VIOLATED)                                                               -0.5125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1119 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5790 &   2.7515 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1959   1.0500            0.7195 &   3.4710 r
  mprj/o_q[135] (net)                                    2   0.0147 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1160   0.1959   1.0500   0.0474   0.0499 &   3.5209 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1435   1.0500            1.3971 &   4.9180 r
  mprj/o_q_dly[135] (net)                                1   0.0089 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0358   0.1435   1.0500   0.0146   0.0154 &   4.9334 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0568   1.0500            2.9596 &   7.8930 r
  mprj/io_out[36] (net)                                  1   0.4444 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8930 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.5428   5.0848   1.0500   0.2136   0.4882 &   8.3812 r
  data arrival time                                                                                                  8.3812

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3991 

  slack (with derating applied) (VIOLATED)                                                               -0.4812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0821 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2466   1.0500   0.0000   0.6058 &   2.7783 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1231   1.0500            0.6756 &   3.4539 r
  mprj/o_q[56] (net)                                     1   0.0077 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0324   0.1231   1.0500   0.0128   0.0135 &   3.4675 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1836   1.0500            1.4158 &   4.8833 r
  mprj/o_q_dly[56] (net)                                 2   0.0128 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1836   1.0500   0.0000   0.0001 &   4.8834 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7474   1.0500            2.2989 &   7.1824 r
  mprj/la_data_out[24] (net)                             1   0.3298 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1824 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               2.4978   3.7535   1.0500   1.0477   1.1966 &   8.3789 r
  data arrival time                                                                                                  8.3789

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3990 

  slack (with derating applied) (VIOLATED)                                                               -0.4789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0799 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6837 &   2.8562 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1622   1.0500            0.6998 &   3.5560 r
  mprj/o_q[52] (net)                                     2   0.0115 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0316   0.1622   1.0500   0.0128   0.0136 &   3.5695 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1431   1.0500            1.3936 &   4.9631 r
  mprj/o_q_dly[52] (net)                                 1   0.0088 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0399   0.1431   1.0500   0.0162   0.0171 &   4.9803 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7310   1.0500            2.2850 &   7.2653 r
  mprj/la_data_out[20] (net)                             1   0.3285 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2653 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               2.2972   3.7371   1.0500   0.9459   1.0879 &   8.3532 r
  data arrival time                                                                                                  8.3532

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3978 

  slack (with derating applied) (VIOLATED)                                                               -0.4532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0554 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2468   1.0500   0.0000   0.6045 &   2.7770 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2336   1.0500            0.7425 &   3.5196 r
  mprj/o_q[57] (net)                                     2   0.0183 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0630   0.2336   1.0500   0.0257   0.0272 &   3.5468 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2719   1.0500            1.4804 &   5.0272 r
  mprj/o_q_dly[57] (net)                                 2   0.0213 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1385   0.2719   1.0500   0.0549   0.0580 &   5.0851 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6172   1.0500            2.2287 &   7.3138 r
  mprj/la_data_out[25] (net)                             1   0.3182 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3138 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               2.1393   3.6234   1.0500   0.8789   1.0163 &   8.3301 r
  data arrival time                                                                                                  8.3301

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3967 

  slack (with derating applied) (VIOLATED)                                                               -0.4301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0334 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5076 &   2.6801 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1564   1.0500            0.6960 &   3.3761 r
  mprj/o_q[50] (net)                                     2   0.0109 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1564   1.0500   0.0000   0.0001 &   3.3762 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0988   1.0500            1.3618 &   4.7380 r
  mprj/o_q_dly[50] (net)                                 1   0.0043 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0988   1.0500   0.0000   0.0001 &   4.7380 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7114   1.0500            2.2642 &   7.0022 r
  mprj/la_data_out[18] (net)                             1   0.3264 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0022 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               2.8320   3.7177   1.0500   1.1727   1.3277 &   8.3299 r
  data arrival time                                                                                                  8.3299

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4299

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3967 

  slack (with derating applied) (VIOLATED)                                                               -0.4299 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0332 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7295 &   2.9020 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1430   1.0500            0.6883 &   3.5902 r
  mprj/o_q[95] (net)                                     2   0.0096 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0208   0.1430   1.0500   0.0083   0.0089 &   3.5991 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3808   1.0500            1.5394 &   5.1385 r
  mprj/o_q_dly[95] (net)                                 2   0.0315 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0700   0.3808   1.0500   0.0280   0.0299 &   5.1684 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9769   1.0500            2.3987 &   7.5670 r
  mprj/la_data_out[63] (net)                             1   0.3505 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5670 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               1.3200   3.9901   1.0500   0.5201   0.6965 &   8.2635 r
  data arrival time                                                                                                  8.2635

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3935 

  slack (with derating applied) (VIOLATED)                                                               -0.3635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0300 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2067   1.0500   0.0000   0.4711 &   2.6436 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0953   1.0500            0.6557 &   3.2992 r
  mprj/o_q[152] (net)                                    1   0.0048 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0953   1.0500   0.0000   0.0001 &   3.2993 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2516   1.0500            1.4565 &   4.7558 r
  mprj/o_q_dly[152] (net)                                2   0.0194 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2516   1.0500   0.0000   0.0003 &   4.7561 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7988   1.0500            2.3057 &   7.0618 r
  mprj/io_oeb[15] (net)                                  1   0.3350 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0618 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    2.5322   3.8079   1.0500   1.0278   1.1945 &   8.2563 r
  data arrival time                                                                                                  8.2563

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3932 

  slack (with derating applied) (VIOLATED)                                                               -0.3563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0369 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2466   1.0500   0.0000   0.6054 &   2.7779 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2007   1.0500            0.7228 &   3.5007 r
  mprj/o_q[55] (net)                                     2   0.0152 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0572   0.2007   1.0500   0.0232   0.0246 &   3.5253 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1928   1.0500            1.4289 &   4.9541 r
  mprj/o_q_dly[55] (net)                                 2   0.0137 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1928   1.0500   0.0000   0.0002 &   4.9543 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5791   1.0500            2.2011 &   7.1554 r
  mprj/la_data_out[23] (net)                             1   0.3148 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1554 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               2.1755   3.5851   1.0500   0.8982   1.0347 &   8.1902 r
  data arrival time                                                                                                  8.1902

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3900 

  slack (with derating applied) (VIOLATED)                                                               -0.2902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0998 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5790 &   2.7515 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2440   1.0500            0.7484 &   3.4999 r
  mprj/o_q[173] (net)                                    2   0.0193 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1772   0.2440   1.0500   0.0725   0.0764 &   3.5763 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1859   1.0500            1.4267 &   5.0030 r
  mprj/o_q_dly[173] (net)                                2   0.0130 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0030   0.1859   1.0500   0.0012   0.0014 &   5.0045 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7789   1.0500            2.7966 &   7.8011 r
  mprj/io_oeb[36] (net)                                  1   0.4183 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8011 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.2734   4.8102   1.0500   0.1033   0.3677 &   8.1688 r
  data arrival time                                                                                                  8.1688

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3890 

  slack (with derating applied) (VIOLATED)                                                               -0.2688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1202 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6890 &   2.8615 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1246   1.0500            0.6768 &   3.5383 r
  mprj/o_q[83] (net)                                     2   0.0079 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1246   1.0500   0.0000   0.0001 &   3.5384 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2893   1.0500            1.4823 &   5.0207 r
  mprj/o_q_dly[83] (net)                                 2   0.0229 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0373   0.2893   1.0500   0.0148   0.0159 &   5.0366 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4497   1.0500            2.1257 &   7.1624 r
  mprj/la_data_out[51] (net)                             1   0.3029 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1624 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               2.1115   3.4569   1.0500   0.8526   0.9988 &   8.1612 r
  data arrival time                                                                                                  8.1612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3886 

  slack (with derating applied) (VIOLATED)                                                               -0.2612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1274 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2466   1.0500   0.0000   0.6059 &   2.7784 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0886   1.0500            0.6516 &   3.4299 r
  mprj/o_q[59] (net)                                     1   0.0041 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0886   1.0500   0.0000   0.0001 &   3.4300 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1562   1.0500            1.3944 &   4.8243 r
  mprj/o_q_dly[59] (net)                                 2   0.0101 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1562   1.0500   0.0000   0.0001 &   4.8245 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6307   1.0500            2.2296 &   7.0540 r
  mprj/la_data_out[27] (net)                             1   0.3198 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0540 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               2.3004   3.6364   1.0500   0.9450   1.0850 &   8.1390 r
  data arrival time                                                                                                  8.1390

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1390
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3876 

  slack (with derating applied) (VIOLATED)                                                               -0.2390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1485 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5785 &   2.7510 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1137   1.0500            0.6687 &   3.4197 r
  mprj/o_q[172] (net)                                    1   0.0067 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0205   0.1137   1.0500   0.0083   0.0088 &   3.4285 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1465   1.0500            1.3911 &   4.8197 r
  mprj/o_q_dly[172] (net)                                2   0.0092 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1465   1.0500   0.0000   0.0001 &   4.8198 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1779   1.0500            3.0354 &   7.8552 r
  mprj/io_oeb[35] (net)                                  1   0.4553 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8552 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   5.2031   1.0500   0.0000   0.2525 &   8.1077 r
  data arrival time                                                                                                  8.1077

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3861 

  slack (with derating applied) (VIOLATED)                                                               -0.2077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1783 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2469 &   2.4194 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1741   1.0500            0.7055 &   3.1248 r
  mprj/o_q[30] (net)                                     2   0.0126 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0130   0.1741   1.0500   0.0053   0.0057 &   3.1305 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1772   1.0500            1.4164 &   4.5470 r
  mprj/o_q_dly[30] (net)                                 2   0.0121 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1772   1.0500   0.0000   0.0001 &   4.5471 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0219   1.0500            2.4491 &   6.9962 r
  mprj/wbs_dat_o[30] (net)                               1   0.3533 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.9962 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 2.3039   4.0298   1.0500   0.9415   1.1080 &   8.1042 r
  data arrival time                                                                                                  8.1042

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3859 

  slack (with derating applied) (VIOLATED)                                                               -0.2042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1818 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4702 &   2.6427 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1133   1.0500            0.6683 &   3.3110 r
  mprj/o_q[141] (net)                                    1   0.0067 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1133   1.0500   0.0000   0.0001 &   3.3111 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2153   1.0500            1.4352 &   4.7463 r
  mprj/o_q_dly[141] (net)                                2   0.0159 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2153   1.0500   0.0000   0.0002 &   4.7465 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5879   1.0500            2.7263 &   7.4728 r
  mprj/io_oeb[4] (net)                                   1   0.4034 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.4728 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     0.9942   4.6058   1.0500   0.4043   0.6172 &   8.0899 r
  data arrival time                                                                                                  8.0899

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3852 

  slack (with derating applied) (VIOLATED)                                                               -0.1899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1953 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0704   1.0500   0.0000   0.0948 &   2.2673 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1016   1.0500            0.6580 &   2.9253 r
  mprj/o_q[6] (net)                                      1   0.0055 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1016   1.0500   0.0000   0.0001 &   2.9254 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2868   1.0500            1.4787 &   4.4041 r
  mprj/o_q_dly[6] (net)                                  2   0.0227 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0659   0.2868   1.0500   0.0268   0.0285 &   4.4326 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.1333   1.0500            2.5272 &   6.9598 r
  mprj/wbs_dat_o[6] (net)                                1   0.3637 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.9598 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  2.1867   4.1415   1.0500   0.8919   1.0637 &   8.0235 r
  data arrival time                                                                                                  8.0235

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3821 

  slack (with derating applied) (VIOLATED)                                                               -0.1235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2586 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0704   1.0500   0.0000   0.0949 &   2.2674 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1841   1.0500            0.7101 &   2.9776 r
  mprj/o_q[8] (net)                                      2   0.0136 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1841   1.0500   0.0000   0.0002 &   2.9777 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2405   1.0500            1.4577 &   4.4354 r
  mprj/o_q_dly[8] (net)                                  2   0.0183 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0642   0.2405   1.0500   0.0261   0.0277 &   4.4631 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.0690   1.0500            2.4879 &   6.9510 r
  mprj/wbs_dat_o[8] (net)                                1   0.3579 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.9510 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  2.2159   4.0768   1.0500   0.9033   1.0717 &   8.0227 r
  data arrival time                                                                                                  8.0227

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3820 

  slack (with derating applied) (VIOLATED)                                                               -0.1227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2594 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5791 &   2.7516 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2264   1.0500            0.7378 &   3.4894 r
  mprj/o_q[134] (net)                                    2   0.0176 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0290   0.2264   1.0500   0.0115   0.0124 &   3.5018 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1453   1.0500            1.4006 &   4.9024 r
  mprj/o_q_dly[134] (net)                                2   0.0090 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1453   1.0500   0.0000   0.0001 &   4.9025 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4948   1.0500            2.6401 &   7.5427 r
  mprj/io_out[35] (net)                                  1   0.3946 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5427 r
  io_out[35] (net) 
  io_out[35] (out)                                                    0.4147   4.5198   1.0500   0.1641   0.4006 &   7.9433 r
  data arrival time                                                                                                  7.9433

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3783 

  slack (with derating applied) (VIOLATED)                                                               -0.0433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3350 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5619 &   2.7344 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0886   1.0500            0.6512 &   3.3856 r
  mprj/o_q[165] (net)                                    1   0.0041 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0886   1.0500   0.0000   0.0001 &   3.3857 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1743   1.0500            1.4060 &   4.7916 r
  mprj/o_q_dly[165] (net)                                2   0.0119 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0338   0.1743   1.0500   0.0137   0.0145 &   4.8061 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6744   1.0500            2.2475 &   7.0536 r
  mprj/io_oeb[28] (net)                                  1   0.3227 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0536 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    1.7255   3.6819   1.0500   0.7001   0.8468 &   7.9005 r
  data arrival time                                                                                                  7.9005

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3762 

  slack (with derating applied) (VIOLATED)                                                               -0.0005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3757 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4753 &   2.6478 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1927   1.0500            0.7175 &   3.3653 r
  mprj/o_q[137] (net)                                    2   0.0144 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0240   0.1927   1.0500   0.0095   0.0102 &   3.3755 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1130   1.0500            1.3754 &   4.7509 r
  mprj/o_q_dly[137] (net)                                1   0.0058 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1130   1.0500   0.0000   0.0001 &   4.7509 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5231   1.0500            2.6476 &   7.3985 r
  mprj/io_oeb[0] (net)                                   1   0.3966 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.3985 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.5184   4.5495   1.0500   0.2071   0.4525 &   7.8511 r
  data arrival time                                                                                                  7.8511

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (MET)                                                                     0.0489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4228 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5707 &   2.7432 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1038   1.0500            0.6618 &   3.4050 r
  mprj/o_q[168] (net)                                    1   0.0057 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0272   0.1038   1.0500   0.0111   0.0117 &   3.4167 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1865   1.0500            1.4159 &   4.8326 r
  mprj/o_q_dly[168] (net)                                2   0.0131 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1865   1.0500   0.0000   0.0001 &   4.8328 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1579   1.0500            2.4833 &   7.3160 r
  mprj/io_oeb[31] (net)                                  1   0.3658 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3160 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    0.8245   4.1734   1.0500   0.3343   0.5226 &   7.8386 r
  data arrival time                                                                                                  7.8386

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3733 

  slack (with derating applied) (MET)                                                                     0.0614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4346 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2219   1.0500   0.0000   0.5201 &   2.6926 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1117   1.0500            0.6673 &   3.3599 r
  mprj/o_q[122] (net)                                    1   0.0065 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0084   0.1117   1.0500   0.0034   0.0036 &   3.3635 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2955   1.0500            1.4849 &   4.8484 r
  mprj/o_q_dly[122] (net)                                2   0.0235 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0494   0.2955   1.0500   0.0201   0.0215 &   4.8699 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6990   1.0500            2.2392 &   7.1091 r
  mprj/io_out[23] (net)                                  1   0.3257 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1091 r
  io_out[23] (net) 
  io_out[23] (out)                                                    1.4086   3.7100   1.0500   0.5609   0.7173 &   7.8264 r
  data arrival time                                                                                                  7.8264

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3727 

  slack (with derating applied) (MET)                                                                     0.0736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4463 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4743 &   2.6468 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0977   1.0500            0.6575 &   3.3042 r
  mprj/o_q[140] (net)                                    1   0.0050 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0977   1.0500   0.0000   0.0001 &   3.3043 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1868   1.0500            1.4154 &   4.7197 r
  mprj/o_q_dly[140] (net)                                2   0.0131 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1868   1.0500   0.0000   0.0001 &   4.7198 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2269   1.0500            2.5170 &   7.2368 r
  mprj/io_oeb[3] (net)                                   1   0.3717 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.2368 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     0.9313   4.2442   1.0500   0.3789   0.5818 &   7.8186 r
  data arrival time                                                                                                  7.8186

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3723 

  slack (with derating applied) (MET)                                                                     0.0814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4537 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2223   1.0500   0.0000   0.5779 &   2.7504 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1359   1.0500            0.6834 &   3.4339 r
  mprj/o_q[133] (net)                                    2   0.0090 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1359   1.0500   0.0000   0.0001 &   3.4340 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2136   1.0500            1.4362 &   4.8702 r
  mprj/o_q_dly[133] (net)                                2   0.0157 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0806   0.2136   1.0500   0.0325   0.0343 &   4.9045 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5636   1.0500            2.6851 &   7.5896 r
  mprj/io_out[34] (net)                                  1   0.4001 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5896 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   4.5892   1.0500   0.0000   0.2271 &   7.8167 r
  data arrival time                                                                                                  7.8167

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3722 

  slack (with derating applied) (MET)                                                                     0.0833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4555 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4743 &   2.6469 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1190   1.0500            0.6723 &   3.3192 r
  mprj/o_q[102] (net)                                    1   0.0073 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0450   0.1190   1.0500   0.0181   0.0191 &   3.3382 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1633   1.0500            1.4024 &   4.7407 r
  mprj/o_q_dly[102] (net)                                2   0.0108 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1633   1.0500   0.0000   0.0001 &   4.7408 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1892   1.0500            2.4887 &   7.2295 r
  mprj/io_out[3] (net)                                   1   0.3683 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.2295 r
  io_out[3] (net) 
  io_out[3] (out)                                                     0.9212   4.2074   1.0500   0.3748   0.5802 &   7.8096 r
  data arrival time                                                                                                  7.8096

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3719 

  slack (with derating applied) (MET)                                                                     0.0904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4622 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7303 &   2.9028 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1534   1.0500            0.6945 &   3.5973 r
  mprj/o_q[89] (net)                                     2   0.0106 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1534   1.0500   0.0000   0.0001 &   3.5975 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3716   1.0500            1.5347 &   5.1322 r
  mprj/o_q_dly[89] (net)                                 2   0.0306 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0574   0.3716   1.0500   0.0223   0.0240 &   5.1562 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4317   1.0500            2.1154 &   7.2716 r
  mprj/la_data_out[57] (net)                             1   0.3011 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2716 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               0.9984   3.4392   1.0500   0.3982   0.5235 &   7.7951 r
  data arrival time                                                                                                  7.7951

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3712 

  slack (with derating applied) (MET)                                                                     0.1049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4761 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7285 &   2.9010 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2282   1.0500            0.7395 &   3.6406 r
  mprj/o_q[94] (net)                                     2   0.0178 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0232   0.2282   1.0500   0.0091   0.0098 &   3.6504 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4120   1.0500            1.5652 &   5.2156 r
  mprj/o_q_dly[94] (net)                                 2   0.0344 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0255   0.4120   1.0500   0.0096   0.0108 &   5.2264 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4484   1.0500            2.1119 &   7.3383 r
  mprj/la_data_out[62] (net)                             1   0.3043 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3383 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               0.7762   3.4572   1.0500   0.3144   0.4448 &   7.7831 r
  data arrival time                                                                                                  7.7831

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3706 

  slack (with derating applied) (MET)                                                                     0.1169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4875 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5483 &   2.7208 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0968   1.0500            0.6569 &   3.3777 r
  mprj/o_q[126] (net)                                    1   0.0050 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0968   1.0500   0.0000   0.0001 &   3.3778 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1929   1.0500            1.4192 &   4.7970 r
  mprj/o_q_dly[126] (net)                                2   0.0137 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1929   1.0500   0.0000   0.0002 &   4.7971 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4738   1.0500            2.1381 &   6.9352 r
  mprj/io_out[27] (net)                                  1   0.3054 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9352 r
  io_out[27] (net) 
  io_out[27] (out)                                                    1.7364   3.4797   1.0500   0.7102   0.8411 &   7.7764 r
  data arrival time                                                                                                  7.7764

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3703 

  slack (with derating applied) (MET)                                                                     0.1236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4939 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5641 &   2.7366 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0848   1.0500            0.6486 &   3.3852 r
  mprj/o_q[128] (net)                                    1   0.0037 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0848   1.0500   0.0000   0.0000 &   3.3852 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2035   1.0500            1.4242 &   4.8094 r
  mprj/o_q_dly[128] (net)                                2   0.0147 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0534   0.2035   1.0500   0.0218   0.0230 &   4.8324 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5817   1.0500            2.1746 &   7.0069 r
  mprj/io_out[29] (net)                                  1   0.3156 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0069 r
  io_out[29] (net) 
  io_out[29] (out)                                                    1.4145   3.5909   1.0500   0.5661   0.7169 &   7.7238 r
  data arrival time                                                                                                  7.7238

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3678 

  slack (with derating applied) (MET)                                                                     0.1762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5440 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7291 &   2.9016 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1871   1.0500            0.7148 &   3.6164 r
  mprj/o_q[93] (net)                                     2   0.0139 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0200   0.1871   1.0500   0.0079   0.0085 &   3.6249 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3697   1.0500            1.5365 &   5.1614 r
  mprj/o_q_dly[93] (net)                                 2   0.0304 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0107   0.3697   1.0500   0.0041   0.0050 &   5.1663 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4363   1.0500            2.1039 &   7.2703 r
  mprj/la_data_out[61] (net)                             1   0.3031 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2703 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               0.7674   3.4449   1.0500   0.3112   0.4394 &   7.7097 r
  data arrival time                                                                                                  7.7097

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3671 

  slack (with derating applied) (MET)                                                                     0.1903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5575 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6889 &   2.8614 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1404   1.0500            0.6867 &   3.5481 r
  mprj/o_q[82] (net)                                     2   0.0094 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1404   1.0500   0.0000   0.0001 &   3.5482 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2779   1.0500            1.4767 &   5.0249 r
  mprj/o_q_dly[82] (net)                                 2   0.0218 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2779   1.0500   0.0000   0.0004 &   5.0253 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4197   1.0500            2.1123 &   7.1376 r
  mprj/la_data_out[50] (net)                             1   0.3007 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1376 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.0704   3.4262   1.0500   0.4339   0.5536 &   7.6912 r
  data arrival time                                                                                                  7.6912

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3662 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3662 

  slack (with derating applied) (MET)                                                                     0.2088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5751 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2224   1.0500   0.0000   0.5758 &   2.7483 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1360   1.0500            0.6835 &   3.4318 r
  mprj/o_q[171] (net)                                    2   0.0090 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1360   1.0500   0.0000   0.0001 &   3.4319 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1944   1.0500            1.4239 &   4.8558 r
  mprj/o_q_dly[171] (net)                                2   0.0138 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1944   1.0500   0.0000   0.0002 &   4.8560 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3274   1.0500            2.5541 &   7.4101 r
  mprj/io_oeb[34] (net)                                  1   0.3796 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4101 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.1371   4.3508   1.0500   0.0518   0.2692 &   7.6793 r
  data arrival time                                                                                                  7.6793

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3657 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3657 

  slack (with derating applied) (MET)                                                                     0.2207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5864 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4692 &   2.6417 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1323   1.0500            0.6812 &   3.3229 r
  mprj/o_q[142] (net)                                    1   0.0086 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0071   0.1323   1.0500   0.0029   0.0032 &   3.3260 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2686   1.0500            1.4704 &   4.7964 r
  mprj/o_q_dly[142] (net)                                2   0.0210 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1009   0.2686   1.0500   0.0406   0.0429 &   4.8393 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8994   1.0500            2.3184 &   7.1578 r
  mprj/io_oeb[5] (net)                                   1   0.3418 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.1578 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     0.8163   3.9192   1.0500   0.3257   0.5180 &   7.6758 r
  data arrival time                                                                                                  7.6758

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (MET)                                                                     0.2242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5898 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5618 &   2.7343 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0870   1.0500            0.6501 &   3.3844 r
  mprj/o_q[127] (net)                                    1   0.0039 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0870   1.0500   0.0000   0.0000 &   3.3844 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1750   1.0500            1.4062 &   4.7906 r
  mprj/o_q_dly[127] (net)                                2   0.0119 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0338   0.1750   1.0500   0.0137   0.0145 &   4.8051 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6476   1.0500            2.2308 &   7.0359 r
  mprj/io_out[28] (net)                                  1   0.3202 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0359 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.2374   3.6550   1.0500   0.4945   0.6299 &   7.6657 r
  data arrival time                                                                                                  7.6657

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3650 

  slack (with derating applied) (MET)                                                                     0.2343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5993 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6886 &   2.8611 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0949   1.0500            0.6561 &   3.5173 r
  mprj/o_q[81] (net)                                     1   0.0048 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0949   1.0500   0.0000   0.0001 &   3.5173 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3000   1.0500            1.4858 &   5.0032 r
  mprj/o_q_dly[81] (net)                                 2   0.0239 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0335   0.3000   1.0500   0.0130   0.0140 &   5.0172 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4511   1.0500            2.1276 &   7.1448 r
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1448 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               0.9587   3.4581   1.0500   0.3876   0.5088 &   7.6537 r
  data arrival time                                                                                                  7.6537

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3645 

  slack (with derating applied) (MET)                                                                     0.2463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6108 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2225   1.0500   0.0000   0.5715 &   2.7440 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0819   1.0500            0.6466 &   3.3906 r
  mprj/o_q[170] (net)                                    1   0.0034 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0819   1.0500   0.0000   0.0000 &   3.3906 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1757   1.0500            1.4059 &   4.7965 r
  mprj/o_q_dly[170] (net)                                2   0.0120 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0390   0.1757   1.0500   0.0156   0.0165 &   4.8130 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1332   1.0500            2.4493 &   7.2623 r
  mprj/io_oeb[33] (net)                                  1   0.3629 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2623 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    0.4654   4.1536   1.0500   0.1837   0.3871 &   7.6495 r
  data arrival time                                                                                                  7.6495

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3643 

  slack (with derating applied) (MET)                                                                     0.2505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6148 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7295 &   2.9020 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1223   1.0500            0.6753 &   3.5773 r
  mprj/o_q[96] (net)                                     1   0.0076 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1223   1.0500   0.0000   0.0001 &   3.5773 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3284   1.0500            1.5058 &   5.0831 r
  mprj/o_q_dly[96] (net)                                 2   0.0266 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3284   1.0500   0.0000   0.0005 &   5.0836 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5343   1.0500            2.1563 &   7.2398 r
  mprj/irq[0] (net)                                      1   0.3116 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.2398 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   0.6671   3.5435   1.0500   0.2722   0.4056 &   7.6454 r
  data arrival time                                                                                                  7.6454

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3641 

  slack (with derating applied) (MET)                                                                     0.2546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6186 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7284 &   2.9009 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2192   1.0500            0.7341 &   3.6349 r
  mprj/o_q[92] (net)                                     2   0.0169 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0151   0.2192   1.0500   0.0061   0.0066 &   3.6416 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3890   1.0500            1.5511 &   5.1926 r
  mprj/o_q_dly[92] (net)                                 2   0.0322 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1230   0.3890   1.0500   0.0471   0.0501 &   5.2427 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2659   1.0500            2.0068 &   7.2495 r
  mprj/la_data_out[60] (net)                             1   0.2880 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2495 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               0.5959   3.2740   1.0500   0.2432   0.3614 &   7.6109 r
  data arrival time                                                                                                  7.6109

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3624 

  slack (with derating applied) (MET)                                                                     0.2891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6515 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7291 &   2.9016 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1769   1.0500            0.7087 &   3.6102 r
  mprj/o_q[84] (net)                                     2   0.0129 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1449   0.1769   1.0500   0.0595   0.0626 &   3.6728 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2565   1.0500            1.4670 &   5.1398 r
  mprj/o_q_dly[84] (net)                                 2   0.0198 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0526   0.2565   1.0500   0.0203   0.0216 &   5.1614 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2988   1.0500            2.0333 &   7.1947 r
  mprj/la_data_out[52] (net)                             1   0.2891 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1947 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               0.6381   3.3058   1.0500   0.2604   0.3726 &   7.5672 r
  data arrival time                                                                                                  7.5672

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3603 

  slack (with derating applied) (MET)                                                                     0.3328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6931 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2130   1.0500   0.0000   0.4136 &   2.5861 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0957   1.0500            0.6560 &   3.2422 r
  mprj/o_q[36] (net)                                     1   0.0048 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0957   1.0500   0.0000   0.0001 &   3.2422 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1496   1.0500            1.3912 &   4.6334 r
  mprj/o_q_dly[36] (net)                                 2   0.0095 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1496   1.0500   0.0000   0.0001 &   4.6335 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4482   1.0500            2.0930 &   6.7265 r
  mprj/la_data_out[4] (net)                              1   0.3039 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.7265 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                1.6786   3.4570   1.0500   0.6765   0.8187 &   7.5451 r
  data arrival time                                                                                                  7.5451

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3593 

  slack (with derating applied) (MET)                                                                     0.3549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7141 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2139   1.0500   0.0000   0.4212 &   2.5937 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1115   1.0500            0.6670 &   3.2608 r
  mprj/o_q[35] (net)                                     1   0.0065 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1115   1.0500   0.0000   0.0001 &   3.2608 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1935   1.0500            1.4211 &   4.6819 r
  mprj/o_q_dly[35] (net)                                 2   0.0137 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1935   1.0500   0.0000   0.0001 &   4.6821 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3036   1.0500            2.0106 &   6.6927 r
  mprj/la_data_out[3] (net)                              1   0.2907 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.6927 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                1.6009   3.3126   1.0500   0.6484   0.7875 &   7.4801 r
  data arrival time                                                                                                  7.4801

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3562 

  slack (with derating applied) (MET)                                                                     0.4199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7761 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7296 &   2.9021 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1426   1.0500            0.6881 &   3.5902 r
  mprj/o_q[86] (net)                                     1   0.0096 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0625   0.1426   1.0500   0.0254   0.0268 &   3.6170 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2331   1.0500            1.4493 &   5.0663 r
  mprj/o_q_dly[86] (net)                                 2   0.0176 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2331   1.0500   0.0000   0.0002 &   5.0665 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2521   1.0500            1.9939 &   7.0603 r
  mprj/la_data_out[54] (net)                             1   0.2866 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0603 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.7074   3.2596   1.0500   0.2869   0.4024 &   7.4627 r
  data arrival time                                                                                                  7.4627

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3554 

  slack (with derating applied) (MET)                                                                     0.4373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7926 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6831 &   2.8556 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1587   1.0500            0.6977 &   3.5533 r
  mprj/o_q[72] (net)                                     2   0.0111 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1587   1.0500   0.0000   0.0001 &   3.5534 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4486   1.0500            1.5818 &   5.1352 r
  mprj/o_q_dly[72] (net)                                 2   0.0378 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0037   0.4486   1.0500   0.0015   0.0025 &   5.1377 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0565   1.0500            1.8862 &   7.0239 r
  mprj/la_data_out[40] (net)                             1   0.2694 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0239 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               0.8127   3.0640   1.0500   0.3217   0.4324 &   7.4563 r
  data arrival time                                                                                                  7.4563

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3551 

  slack (with derating applied) (MET)                                                                     0.4437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7987 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7289 &   2.9014 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2237   1.0500            0.7368 &   3.6382 r
  mprj/o_q[91] (net)                                     2   0.0174 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1453   0.2237   1.0500   0.0589   0.0620 &   3.7003 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3391   1.0500            1.5209 &   5.2212 r
  mprj/o_q_dly[91] (net)                                 2   0.0276 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1084   0.3391   1.0500   0.0429   0.0455 &   5.2667 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0961   1.0500            1.9011 &   7.1679 r
  mprj/la_data_out[59] (net)                             1   0.2725 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1679 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.4247   3.1047   1.0500   0.1696   0.2821 &   7.4499 r
  data arrival time                                                                                                  7.4499

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3548 

  slack (with derating applied) (MET)                                                                     0.4501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8048 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4753 &   2.6478 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1485   1.0500            0.6910 &   3.3388 r
  mprj/o_q[100] (net)                                    2   0.0102 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0080   0.1485   1.0500   0.0032   0.0035 &   3.3423 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1017   1.0500            1.3631 &   4.7054 r
  mprj/o_q_dly[100] (net)                                1   0.0046 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1017   1.0500   0.0000   0.0001 &   4.7054 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3020   1.0500            2.5227 &   7.2281 r
  mprj/io_out[1] (net)                                   1   0.3772 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.2281 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   4.3272   1.0500   0.0000   0.2211 &   7.4493 r
  data arrival time                                                                                                  7.4493

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3547 

  slack (with derating applied) (MET)                                                                     0.4507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8055 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6841 &   2.8566 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1247   1.0500            0.6770 &   3.5335 r
  mprj/o_q[77] (net)                                     1   0.0079 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1247   1.0500   0.0000   0.0001 &   3.5336 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3071   1.0500            1.4930 &   5.0267 r
  mprj/o_q_dly[77] (net)                                 2   0.0246 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0189   0.3071   1.0500   0.0074   0.0081 &   5.0348 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2535   1.0500            2.0109 &   7.0457 r
  mprj/la_data_out[45] (net)                             1   0.2854 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0457 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.7281   3.2601   1.0500   0.2910   0.4001 &   7.4458 r
  data arrival time                                                                                                  7.4458

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (MET)                                                                     0.4542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8088 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7304 &   2.9029 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1380   1.0500            0.6853 &   3.5882 r
  mprj/o_q[90] (net)                                     2   0.0092 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1380   1.0500   0.0000   0.0001 &   3.5883 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3934   1.0500            1.5466 &   5.1349 r
  mprj/o_q_dly[90] (net)                                 2   0.0326 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0267   0.3934   1.0500   0.0104   0.0116 &   5.1465 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2358   1.0500            1.9844 &   7.1309 r
  mprj/la_data_out[58] (net)                             1   0.2851 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1309 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.4754   3.2447   1.0500   0.1904   0.3088 &   7.4397 r
  data arrival time                                                                                                  7.4397

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4603

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3543 

  slack (with derating applied) (MET)                                                                     0.4603 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8146 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4659 &   2.6385 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0918   1.0500            0.6534 &   3.2918 r
  mprj/o_q[146] (net)                                    1   0.0044 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0918   1.0500   0.0000   0.0000 &   3.2919 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2719   1.0500            1.4683 &   4.7602 r
  mprj/o_q_dly[146] (net)                                2   0.0213 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0398   0.2719   1.0500   0.0158   0.0169 &   4.7771 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3154   1.0500            2.0480 &   6.8251 r
  mprj/io_oeb[9] (net)                                   1   0.2910 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8251 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     1.2262   3.3213   1.0500   0.4971   0.6145 &   7.4396 r
  data arrival time                                                                                                  7.4396

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3543 

  slack (with derating applied) (MET)                                                                     0.4604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8147 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5707 &   2.7432 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1178   1.0500            0.6716 &   3.4148 r
  mprj/o_q[169] (net)                                    1   0.0071 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0296   0.1178   1.0500   0.0121   0.0128 &   3.4276 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1656   1.0500            1.4038 &   4.8313 r
  mprj/o_q_dly[169] (net)                                2   0.0110 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0502   0.1656   1.0500   0.0203   0.0214 &   4.8528 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9375   1.0500            2.3435 &   7.1963 r
  mprj/io_oeb[32] (net)                                  1   0.3459 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1963 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.1509   3.9553   1.0500   0.0570   0.2356 &   7.4319 r
  data arrival time                                                                                                  7.4319

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3539 

  slack (with derating applied) (MET)                                                                     0.4681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8220 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6824 &   2.8549 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1271   1.0500            0.6786 &   3.5336 r
  mprj/o_q[71] (net)                                     2   0.0081 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1271   1.0500   0.0000   0.0001 &   3.5336 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4242   1.0500            1.5643 &   5.0979 r
  mprj/o_q_dly[71] (net)                                 2   0.0355 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0784   0.4242   1.0500   0.0314   0.0337 &   5.1316 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0097   1.0500            1.8750 &   7.0066 r
  mprj/la_data_out[39] (net)                             1   0.2641 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0066 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.7679   3.0157   1.0500   0.3134   0.4150 &   7.4216 r
  data arrival time                                                                                                  7.4216

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3534 

  slack (with derating applied) (MET)                                                                     0.4784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8318 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2122   1.0500   0.0000   0.4074 &   2.5799 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1384   1.0500            0.6848 &   3.2646 r
  mprj/o_q[38] (net)                                     2   0.0092 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1384   1.0500   0.0000   0.0001 &   3.2647 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1971   1.0500            1.4259 &   4.6906 r
  mprj/o_q_dly[38] (net)                                 2   0.0141 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1971   1.0500   0.0000   0.0002 &   4.6908 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2623   1.0500            1.9927 &   6.6835 r
  mprj/la_data_out[6] (net)                              1   0.2873 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.6835 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                1.4934   3.2703   1.0500   0.6022   0.7317 &   7.4152 r
  data arrival time                                                                                                  7.4152

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3531 

  slack (with derating applied) (MET)                                                                     0.4848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8379 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7293 &   2.9018 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1398   1.0500            0.6864 &   3.5882 r
  mprj/o_q[85] (net)                                     2   0.0093 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1398   1.0500   0.0000   0.0001 &   3.5883 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3059   1.0500            1.4936 &   5.0819 r
  mprj/o_q_dly[85] (net)                                 2   0.0244 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0375   0.3059   1.0500   0.0150   0.0161 &   5.0980 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1504   1.0500            1.9352 &   7.0332 r
  mprj/la_data_out[53] (net)                             1   0.2775 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0332 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.4937   3.1583   1.0500   0.2008   0.3122 &   7.3455 r
  data arrival time                                                                                                  7.3455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3498 

  slack (with derating applied) (MET)                                                                     0.5545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9043 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5708 &   2.7433 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1206   1.0500            0.6735 &   3.4168 r
  mprj/o_q[131] (net)                                    1   0.0074 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1206   1.0500   0.0000   0.0001 &   3.4169 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1741   1.0500            1.4095 &   4.8264 r
  mprj/o_q_dly[131] (net)                                2   0.0119 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0332   0.1741   1.0500   0.0128   0.0136 &   4.8400 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8664   1.0500            2.3125 &   7.1526 r
  mprj/io_out[32] (net)                                  1   0.3400 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.1526 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   3.8821   1.0500   0.0000   0.1646 &   7.3171 r
  data arrival time                                                                                                  7.3171

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3484 

  slack (with derating applied) (MET)                                                                     0.5829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9313 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6876 &   2.8601 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1041   1.0500            0.6626 &   3.5227 r
  mprj/o_q[79] (net)                                     1   0.0057 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1041   1.0500   0.0000   0.0001 &   3.5228 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3577   1.0500            1.5219 &   5.0447 r
  mprj/o_q_dly[79] (net)                                 2   0.0293 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0711   0.3577   1.0500   0.0280   0.0299 &   5.0746 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0831   1.0500            1.9115 &   6.9861 r
  mprj/la_data_out[47] (net)                             1   0.2702 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9861 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               0.5390   3.0898   1.0500   0.2195   0.3225 &   7.3086 r
  data arrival time                                                                                                  7.3086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3480 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3480 

  slack (with derating applied) (MET)                                                                     0.5914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9394 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7293 &   2.9018 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0966   1.0500            0.6573 &   3.5591 r
  mprj/o_q[97] (net)                                     1   0.0049 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0966   1.0500   0.0000   0.0001 &   3.5592 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2419   1.0500            1.4506 &   5.0098 r
  mprj/o_q_dly[97] (net)                                 2   0.0184 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2419   1.0500   0.0000   0.0002 &   5.0100 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3267   1.0500            2.0223 &   7.0323 r
  mprj/irq[1] (net)                                      1   0.2925 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.0323 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.3628   3.3371   1.0500   0.1454   0.2733 &   7.3056 r
  data arrival time                                                                                                  7.3056

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3479 

  slack (with derating applied) (MET)                                                                     0.5944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9423 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4749 &   2.6474 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1809   1.0500            0.7104 &   3.3578 r
  mprj/o_q[139] (net)                                    2   0.0133 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1809   1.0500   0.0000   0.0002 &   3.3580 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0883   1.0500            1.3565 &   4.7145 r
  mprj/o_q_dly[139] (net)                                1   0.0032 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0883   1.0500   0.0000   0.0000 &   4.7146 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0602   1.0500            2.3930 &   7.1075 r
  mprj/io_oeb[2] (net)                                   1   0.3565 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.1075 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   4.0813   1.0500   0.0000   0.1953 &   7.3028 r
  data arrival time                                                                                                  7.3028

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3478 

  slack (with derating applied) (MET)                                                                     0.5972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9449 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4747 &   2.6472 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1567   1.0500            0.6959 &   3.3430 r
  mprj/o_q[101] (net)                                    2   0.0110 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1567   1.0500   0.0000   0.0001 &   3.3432 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0965   1.0500            1.3602 &   4.7033 r
  mprj/o_q_dly[101] (net)                                1   0.0041 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0965   1.0500   0.0000   0.0000 &   4.7034 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0559   1.0500            2.3925 &   7.0959 r
  mprj/io_out[2] (net)                                   1   0.3562 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.0959 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   4.0770   1.0500   0.0000   0.1960 &   7.2919 r
  data arrival time                                                                                                  7.2919

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3472 

  slack (with derating applied) (MET)                                                                     0.6081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9553 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6868 &   2.8593 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1160   1.0500            0.6709 &   3.5302 r
  mprj/o_q[78] (net)                                     1   0.0070 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1160   1.0500   0.0000   0.0001 &   3.5303 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2494   1.0500            1.4573 &   4.9876 r
  mprj/o_q_dly[78] (net)                                 2   0.0192 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0308   0.2494   1.0500   0.0125   0.0134 &   5.0010 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1148   1.0500            1.9143 &   6.9154 r
  mprj/la_data_out[46] (net)                             1   0.2743 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9154 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.6558   3.1219   1.0500   0.2665   0.3754 &   7.2908 r
  data arrival time                                                                                                  7.2908

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3472 

  slack (with derating applied) (MET)                                                                     0.6092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9564 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7297 &   2.9022 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1326   1.0500            0.6821 &   3.5843 r
  mprj/o_q[88] (net)                                     2   0.0087 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1326   1.0500   0.0000   0.0001 &   3.5844 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3465   1.0500            1.5177 &   5.1021 r
  mprj/o_q_dly[88] (net)                                 2   0.0282 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1120   0.3465   1.0500   0.0436   0.0462 &   5.1483 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9858   1.0500            1.8379 &   6.9861 r
  mprj/la_data_out[56] (net)                             1   0.2627 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9861 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.4808   2.9940   1.0500   0.1940   0.3029 &   7.2891 r
  data arrival time                                                                                                  7.2891

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3471 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3471 

  slack (with derating applied) (MET)                                                                     0.6109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9580 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2310 &   2.4035 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2221   1.0500            0.7342 &   3.1378 r
  mprj/o_q[19] (net)                                     2   0.0172 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0370   0.2221   1.0500   0.0151   0.0161 &   3.1538 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1441   1.0500            1.3997 &   4.5536 r
  mprj/o_q_dly[19] (net)                                 2   0.0089 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1441   1.0500   0.0000   0.0001 &   4.5537 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5164   1.0500            2.1510 &   6.7047 r
  mprj/wbs_dat_o[19] (net)                               1   0.3086 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.7047 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 1.1266   3.5237   1.0500   0.4542   0.5830 &   7.2877 r
  data arrival time                                                                                                  7.2877

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3470 

  slack (with derating applied) (MET)                                                                     0.6123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9593 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0703   1.0500   0.0000   0.0954 &   2.2679 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1297   1.0500            0.6774 &   2.9452 r
  mprj/o_q[2] (net)                                      2   0.0084 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1297   1.0500   0.0000   0.0001 &   2.9453 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2217   1.0500            1.4408 &   4.3861 r
  mprj/o_q_dly[2] (net)                                  2   0.0165 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0863   0.2217   1.0500   0.0344   0.0363 &   4.4224 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.7515   1.0500            2.2741 &   6.6965 r
  mprj/wbs_dat_o[2] (net)                                1   0.3307 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.6965 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  1.0771   3.7620   1.0500   0.4354   0.5902 &   7.2867 r
  data arrival time                                                                                                  7.2867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3470 

  slack (with derating applied) (MET)                                                                     0.6133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9603 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5705 &   2.7430 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0981   1.0500            0.6578 &   3.4008 r
  mprj/o_q[129] (net)                                    1   0.0051 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0330   0.0981   1.0500   0.0133   0.0140 &   3.4148 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2038   1.0500            1.4263 &   4.8412 r
  mprj/o_q_dly[129] (net)                                2   0.0147 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0555   0.2038   1.0500   0.0226   0.0238 &   4.8650 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5026   1.0500            2.1135 &   6.9785 r
  mprj/io_out[30] (net)                                  1   0.3078 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9785 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.4166   3.5151   1.0500   0.1621   0.3060 &   7.2844 r
  data arrival time                                                                                                  7.2844

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3469 

  slack (with derating applied) (MET)                                                                     0.6156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9624 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2428   1.0500   0.0000   0.6802 &   2.8527 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0919   1.0500            0.6538 &   3.5066 r
  mprj/o_q[65] (net)                                     1   0.0044 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0919   1.0500   0.0000   0.0001 &   3.5066 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2387   1.0500            1.4479 &   4.9545 r
  mprj/o_q_dly[65] (net)                                 2   0.0181 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0430   0.2387   1.0500   0.0174   0.0185 &   4.9729 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9990   1.0500            1.8603 &   6.8333 r
  mprj/la_data_out[33] (net)                             1   0.2628 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8333 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               0.8312   3.0049   1.0500   0.3305   0.4314 &   7.2646 r
  data arrival time                                                                                                  7.2646

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3459 

  slack (with derating applied) (MET)                                                                     0.6354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9813 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6877 &   2.8602 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1308   1.0500            0.6809 &   3.5411 r
  mprj/o_q[76] (net)                                     2   0.0085 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1308   1.0500   0.0000   0.0001 &   3.5412 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3177   1.0500            1.5000 &   5.0413 r
  mprj/o_q_dly[76] (net)                                 2   0.0256 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3177   1.0500   0.0000   0.0004 &   5.0417 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0185   1.0500            1.8715 &   6.9132 r
  mprj/la_data_out[44] (net)                             1   0.2643 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9132 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.5314   3.0251   1.0500   0.2168   0.3171 &   7.2303 r
  data arrival time                                                                                                  7.2303

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3443 

  slack (with derating applied) (MET)                                                                     0.6697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0140 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7300 &   2.9025 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1469   1.0500            0.6906 &   3.5931 r
  mprj/o_q[87] (net)                                     2   0.0100 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1469   1.0500   0.0000   0.0001 &   3.5933 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2991   1.0500            1.4902 &   5.0834 r
  mprj/o_q_dly[87] (net)                                 2   0.0238 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2991   1.0500   0.0000   0.0004 &   5.0838 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0544   1.0500            1.8743 &   6.9581 r
  mprj/la_data_out[55] (net)                             1   0.2687 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9581 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.3853   3.0629   1.0500   0.1531   0.2639 &   7.2220 r
  data arrival time                                                                                                  7.2220

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6780

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3439 

  slack (with derating applied) (MET)                                                                     0.6780 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0219 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5483 &   2.7208 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1003   1.0500            0.6594 &   3.3802 r
  mprj/o_q[164] (net)                                    1   0.0053 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1003   1.0500   0.0000   0.0001 &   3.3803 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2213   1.0500            1.4379 &   4.8182 r
  mprj/o_q_dly[164] (net)                                2   0.0164 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0149   0.2213   1.0500   0.0061   0.0066 &   4.8248 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1129   1.0500            1.9205 &   6.7453 r
  mprj/io_oeb[27] (net)                                  1   0.2724 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7453 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    0.9108   3.1195   1.0500   0.3639   0.4757 &   7.2210 r
  data arrival time                                                                                                  7.2210

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3439 

  slack (with derating applied) (MET)                                                                     0.6790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0229 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2146   1.0500   0.0000   0.4274 &   2.5999 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0986   1.0500            0.6581 &   3.2580 r
  mprj/o_q[34] (net)                                     1   0.0051 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0986   1.0500   0.0000   0.0000 &   3.2581 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1729   1.0500            1.4066 &   4.6646 r
  mprj/o_q_dly[34] (net)                                 2   0.0117 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1729   1.0500   0.0000   0.0001 &   4.6648 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1914   1.0500            1.9513 &   6.6161 r
  mprj/la_data_out[2] (net)                              1   0.2812 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.6161 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                1.1873   3.1989   1.0500   0.4807   0.6022 &   7.2183 r
  data arrival time                                                                                                  7.2183

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3437 

  slack (with derating applied) (MET)                                                                     0.6817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0254 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5639 &   2.7365 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1012   1.0500            0.6600 &   3.3965 r
  mprj/o_q[130] (net)                                    1   0.0054 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0175   0.1012   1.0500   0.0071   0.0075 &   3.4040 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1904   1.0500            1.4182 &   4.8221 r
  mprj/o_q_dly[130] (net)                                2   0.0134 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0577   0.1904   1.0500   0.0234   0.0247 &   4.8469 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6877   1.0500            2.2134 &   7.0603 r
  mprj/io_out[31] (net)                                  1   0.3241 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0603 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   3.7021   1.0500   0.0000   0.1523 &   7.2126 r
  data arrival time                                                                                                  7.2126

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3435 

  slack (with derating applied) (MET)                                                                     0.6874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0309 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4700 &   2.6425 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0809   1.0500            0.6458 &   3.2883 r
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0809   1.0500   0.0000   0.0000 &   3.2883 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1590   1.0500            1.3950 &   4.6833 r
  mprj/o_q_dly[145] (net)                                2   0.0104 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1590   1.0500   0.0000   0.0001 &   4.6835 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4497   1.0500            2.1108 &   6.7943 r
  mprj/io_oeb[8] (net)                                   1   0.3024 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7943 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     0.6973   3.4570   1.0500   0.2839   0.4023 &   7.1966 r
  data arrival time                                                                                                  7.1966

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3427 

  slack (with derating applied) (MET)                                                                     0.7034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0461 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2465   1.0500   0.0000   0.6707 &   2.8433 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0851   1.0500            0.6492 &   3.4924 r
  mprj/o_q[63] (net)                                     1   0.0037 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0851   1.0500   0.0000   0.0000 &   3.4925 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1551   1.0500            1.3931 &   4.8856 r
  mprj/o_q_dly[63] (net)                                 2   0.0100 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1551   1.0500   0.0000   0.0001 &   4.8857 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1437   1.0500            1.9392 &   6.8249 r
  mprj/la_data_out[31] (net)                             1   0.2760 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8249 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               0.6302   3.1494   1.0500   0.2561   0.3534 &   7.1783 r
  data arrival time                                                                                                  7.1783

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3418 

  slack (with derating applied) (MET)                                                                     0.7217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0635 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2423   1.0500   0.0000   0.6815 &   2.8541 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1144   1.0500            0.6695 &   3.5236 r
  mprj/o_q[64] (net)                                     1   0.0068 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1144   1.0500   0.0000   0.0001 &   3.5236 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3061   1.0500            1.4916 &   5.0152 r
  mprj/o_q_dly[64] (net)                                 2   0.0245 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0108   0.3061   1.0500   0.0042   0.0049 &   5.0202 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9241   1.0500            1.8047 &   6.8249 r
  mprj/la_data_out[32] (net)                             1   0.2574 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8249 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               0.6171   2.9312   1.0500   0.2469   0.3489 &   7.1738 r
  data arrival time                                                                                                  7.1738

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3416 

  slack (with derating applied) (MET)                                                                     0.7262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0678 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6833 &   2.8558 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1522   1.0500            0.6938 &   3.5496 r
  mprj/o_q[70] (net)                                     2   0.0105 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1522   1.0500   0.0000   0.0001 &   3.5497 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3745   1.0500            1.5364 &   5.0861 r
  mprj/o_q_dly[70] (net)                                 2   0.0309 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3745   1.0500   0.0000   0.0008 &   5.0869 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9627   1.0500            1.8328 &   6.9197 r
  mprj/la_data_out[38] (net)                             1   0.2611 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9197 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.3884   2.9696   1.0500   0.1547   0.2524 &   7.1720 r
  data arrival time                                                                                                  7.1720

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3415 

  slack (with derating applied) (MET)                                                                     0.7280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0695 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2217   1.0500   0.0000   0.5016 &   2.6742 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1640   1.0500            0.7003 &   3.3745 r
  mprj/o_q[43] (net)                                     2   0.0117 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1640   1.0500   0.0000   0.0001 &   3.3746 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1022   1.0500            1.3649 &   4.7395 r
  mprj/o_q_dly[43] (net)                                 1   0.0047 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1022   1.0500   0.0000   0.0000 &   4.7396 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9945   1.0500            1.8398 &   6.5793 r
  mprj/la_data_out[11] (net)                             1   0.2623 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5793 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               1.1779   3.0010   1.0500   0.4815   0.5903 &   7.1697 r
  data arrival time                                                                                                  7.1697

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3414 

  slack (with derating applied) (MET)                                                                     0.7303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0717 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5706 &   2.7431 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0877   1.0500            0.6506 &   3.3937 r
  mprj/o_q[167] (net)                                    1   0.0040 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0877   1.0500   0.0000   0.0000 &   3.3938 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1797   1.0500            1.4093 &   4.8031 r
  mprj/o_q_dly[167] (net)                                2   0.0124 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1798   1.0500   0.0000   0.0001 &   4.8032 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6052   1.0500            2.1727 &   6.9759 r
  mprj/io_oeb[30] (net)                                  1   0.3172 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9759 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.1050   3.6176   1.0500   0.0397   0.1803 &   7.1562 r
  data arrival time                                                                                                  7.1562

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3408 

  slack (with derating applied) (MET)                                                                     0.7438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0846 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2102   1.0500   0.0000   0.3915 &   2.5641 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1822   1.0500            0.7111 &   3.2751 r
  mprj/o_q[41] (net)                                     2   0.0134 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1822   1.0500   0.0000   0.0002 &   3.2753 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1621   1.0500            1.4076 &   4.6829 r
  mprj/o_q_dly[41] (net)                                 2   0.0107 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1621   1.0500   0.0000   0.0001 &   4.6830 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0656   1.0500            1.8881 &   6.5712 r
  mprj/la_data_out[9] (net)                              1   0.2685 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.5712 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.1583   3.0723   1.0500   0.4664   0.5771 &   7.1483 r
  data arrival time                                                                                                  7.1483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3404 

  slack (with derating applied) (MET)                                                                     0.7517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0921 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2590   1.0500   0.0000   0.7031 &   2.8756 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1546   1.0500            0.6953 &   3.5708 r
  mprj/o_q[98] (net)                                     2   0.0108 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1546   1.0500   0.0000   0.0001 &   3.5710 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1713   1.0500            1.4109 &   4.9818 r
  mprj/o_q_dly[98] (net)                                 2   0.0116 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1713   1.0500   0.0000   0.0001 &   4.9820 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1808   1.0500            1.9302 &   6.9122 r
  mprj/irq[2] (net)                                      1   0.2795 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   6.9122 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.2915   3.1910   1.0500   0.1135   0.2349 &   7.1471 r
  data arrival time                                                                                                  7.1471

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (MET)                                                                     0.7529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0932 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4695 &   2.6420 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1375   1.0500            0.6843 &   3.3263 r
  mprj/o_q[103] (net)                                    2   0.0091 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1375   1.0500   0.0000   0.0001 &   3.3264 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2348   1.0500            1.4499 &   4.7763 r
  mprj/o_q_dly[103] (net)                                2   0.0178 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2348   1.0500   0.0000   0.0002 &   4.7765 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6834   1.0500            2.1960 &   6.9725 r
  mprj/io_out[4] (net)                                   1   0.3228 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9725 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   3.7025   1.0500   0.0000   0.1728 &   7.1453 r
  data arrival time                                                                                                  7.1453

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (MET)                                                                     0.7547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0949 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4695 &   2.6420 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1101   1.0500            0.6661 &   3.3081 r
  mprj/o_q[104] (net)                                    1   0.0063 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1101   1.0500   0.0000   0.0001 &   3.3082 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3003   1.0500            1.4876 &   4.7959 r
  mprj/o_q_dly[104] (net)                                2   0.0239 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1088   0.3003   1.0500   0.0444   0.0470 &   4.8428 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5720   1.0500            2.1550 &   6.9979 r
  mprj/io_out[5] (net)                                   1   0.3140 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9979 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   3.5860   1.0500   0.0000   0.1468 &   7.1446 r
  data arrival time                                                                                                  7.1446

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3402 

  slack (with derating applied) (MET)                                                                     0.7554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0956 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6841 &   2.8566 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1325   1.0500            0.6820 &   3.5385 r
  mprj/o_q[75] (net)                                     2   0.0086 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1325   1.0500   0.0000   0.0001 &   3.5386 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2797   1.0500            1.4771 &   5.0158 r
  mprj/o_q_dly[75] (net)                                 2   0.0220 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2797   1.0500   0.0000   0.0003 &   5.0161 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9239   1.0500            1.8039 &   6.8200 r
  mprj/la_data_out[43] (net)                             1   0.2574 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8200 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               0.5357   2.9309   1.0500   0.2171   0.3179 &   7.1379 r
  data arrival time                                                                                                  7.1379

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3399 

  slack (with derating applied) (MET)                                                                     0.7621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1020 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6829 &   2.8554 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1525   1.0500            0.6940 &   3.5494 r
  mprj/o_q[73] (net)                                     2   0.0106 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1525   1.0500   0.0000   0.0001 &   3.5495 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3454   1.0500            1.5187 &   5.0683 r
  mprj/o_q_dly[73] (net)                                 2   0.0282 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3454   1.0500   0.0000   0.0006 &   5.0688 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8953   1.0500            1.8006 &   6.8695 r
  mprj/la_data_out[41] (net)                             1   0.2535 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8695 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               0.3972   2.9018   1.0500   0.1609   0.2547 &   7.1242 r
  data arrival time                                                                                                  7.1242

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3392 

  slack (with derating applied) (MET)                                                                     0.7758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1151 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2433   1.0500   0.0000   0.6790 &   2.8515 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1389   1.0500            0.6856 &   3.5371 r
  mprj/o_q[69] (net)                                     2   0.0092 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1389   1.0500   0.0000   0.0001 &   3.5372 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3148   1.0500            1.4990 &   5.0362 r
  mprj/o_q_dly[69] (net)                                 2   0.0253 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0011   0.3148   1.0500   0.0004   0.0009 &   5.0371 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9630   1.0500            1.8390 &   6.8760 r
  mprj/la_data_out[37] (net)                             1   0.2594 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8760 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.3753   2.9695   1.0500   0.1492   0.2449 &   7.1209 r
  data arrival time                                                                                                  7.1209

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7791

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3391 

  slack (with derating applied) (MET)                                                                     0.7791 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1182 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0705   1.0500   0.0000   0.0944 &   2.2669 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1447   1.0500            0.6864 &   2.9533 r
  mprj/o_q[1] (net)                                      2   0.0098 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1447   1.0500   0.0000   0.0001 &   2.9534 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2172   1.0500            1.4393 &   4.3927 r
  mprj/o_q_dly[1] (net)                                  2   0.0160 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0644   0.2172   1.0500   0.0255   0.0270 &   4.4197 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.6302   1.0500            2.2016 &   6.6213 r
  mprj/wbs_dat_o[1] (net)                                1   0.3198 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.6213 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  0.8562   3.6407   1.0500   0.3482   0.4956 &   7.1169 r
  data arrival time                                                                                                  7.1169

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3389 

  slack (with derating applied) (MET)                                                                     0.7831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1220 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1204   1.0500   0.0000   0.1665 &   2.3390 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1541   1.0500            0.6928 &   3.0318 r
  mprj/o_q[16] (net)                                     2   0.0107 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0357   0.1541   1.0500   0.0142   0.0150 &   3.0468 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2366   1.0500            1.4525 &   4.4993 r
  mprj/o_q_dly[16] (net)                                 2   0.0179 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0441   0.2366   1.0500   0.0178   0.0189 &   4.5182 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4345   1.0500            2.0982 &   6.6164 r
  mprj/wbs_dat_o[16] (net)                               1   0.3029 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6164 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 0.8567   3.4427   1.0500   0.3476   0.4752 &   7.0916 r
  data arrival time                                                                                                  7.0916

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3377 

  slack (with derating applied) (MET)                                                                     0.8084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1461 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2465   1.0500   0.0000   0.6059 &   2.7784 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1589   1.0500            0.6977 &   3.4761 r
  mprj/o_q[60] (net)                                     2   0.0112 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1589   1.0500   0.0000   0.0001 &   3.4762 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2610   1.0500            1.4681 &   4.9443 r
  mprj/o_q_dly[60] (net)                                 2   0.0203 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0194   0.2610   1.0500   0.0077   0.0083 &   4.9527 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8789   1.0500            1.7752 &   6.7279 r
  mprj/la_data_out[28] (net)                             1   0.2532 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7279 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.6189   2.8859   1.0500   0.2506   0.3490 &   7.0768 r
  data arrival time                                                                                                  7.0768

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3370 

  slack (with derating applied) (MET)                                                                     0.8232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1601 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6841 &   2.8566 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1392   1.0500            0.6860 &   3.5426 r
  mprj/o_q[74] (net)                                     2   0.0093 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1392   1.0500   0.0000   0.0001 &   3.5427 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3417   1.0500            1.5153 &   5.0580 r
  mprj/o_q_dly[74] (net)                                 2   0.0278 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3417   1.0500   0.0000   0.0005 &   5.0585 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8353   1.0500            1.7549 &   6.8134 r
  mprj/la_data_out[42] (net)                             1   0.2495 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8134 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               0.4153   2.8421   1.0500   0.1664   0.2618 &   7.0752 r
  data arrival time                                                                                                  7.0752

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3369 

  slack (with derating applied) (MET)                                                                     0.8248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1617 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1689   1.0500   0.0000   0.2646 &   2.4371 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1058   1.0500            0.6624 &   3.0995 r
  mprj/o_q[27] (net)                                     1   0.0059 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1058   1.0500   0.0000   0.0001 &   3.0995 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1046   1.0500            1.3612 &   4.4607 r
  mprj/o_q_dly[27] (net)                                 1   0.0049 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1046   1.0500   0.0000   0.0001 &   4.4608 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3806   1.0500            2.0687 &   6.5295 r
  mprj/wbs_dat_o[27] (net)                               1   0.2969 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5295 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 0.9986   3.3874   1.0500   0.4042   0.5240 &   7.0535 r
  data arrival time                                                                                                  7.0535

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3359 

  slack (with derating applied) (MET)                                                                     0.8465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1824 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0706   1.0500   0.0000   0.0939 &   2.2664 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1005   1.0500            0.6572 &   2.9236 r
  mprj/o_q[175] (net)                                    1   0.0053 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1005   1.0500   0.0000   0.0000 &   2.9237 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1686   1.0500            1.4041 &   4.3278 r
  mprj/o_q_dly[175] (net)                                2   0.0113 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1686   1.0500   0.0000   0.0001 &   4.3279 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7237   1.0500            2.2528 &   6.5807 r
  mprj/wbs_ack_o (net)                                   1   0.3285 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.5807 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.7861   3.7343   1.0500   0.3205   0.4696 &   7.0503 r
  data arrival time                                                                                                  7.0503

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0503
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3357 

  slack (with derating applied) (MET)                                                                     0.8497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1855 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4700 &   2.6425 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1019   1.0500            0.6604 &   3.3029 r
  mprj/o_q[107] (net)                                    1   0.0055 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1019   1.0500   0.0000   0.0000 &   3.3029 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1600   1.0500            1.3987 &   4.7016 r
  mprj/o_q_dly[107] (net)                                2   0.0105 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1600   1.0500   0.0000   0.0001 &   4.7017 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1441   1.0500            1.9195 &   6.6212 r
  mprj/io_out[8] (net)                                   1   0.2769 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6212 r
  io_out[8] (net) 
  io_out[8] (out)                                                     0.7148   3.1519   1.0500   0.2911   0.4076 &   7.0288 r
  data arrival time                                                                                                  7.0288

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3347 

  slack (with derating applied) (MET)                                                                     0.8712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2059 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4638 &   2.6363 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1099   1.0500            0.6660 &   3.3022 r
  mprj/o_q[108] (net)                                    1   0.0063 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1099   1.0500   0.0000   0.0000 &   3.3023 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2448   1.0500            1.4539 &   4.7562 r
  mprj/o_q_dly[108] (net)                                2   0.0187 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2448   1.0500   0.0000   0.0003 &   4.7564 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0694   1.0500            1.8974 &   6.6539 r
  mprj/io_out[9] (net)                                   1   0.2687 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6539 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.6550   3.0759   1.0500   0.2662   0.3708 &   7.0246 r
  data arrival time                                                                                                  7.0246

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3345 

  slack (with derating applied) (MET)                                                                     0.8754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2099 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5479 &   2.7204 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1031   1.0500            0.6613 &   3.3817 r
  mprj/o_q[121] (net)                                    1   0.0056 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1031   1.0500   0.0000   0.0001 &   3.3818 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2682   1.0500            1.4676 &   4.8493 r
  mprj/o_q_dly[121] (net)                                2   0.0209 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2157   0.2682   1.0500   0.0885   0.0932 &   4.9425 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8484   1.0500            1.7739 &   6.7163 r
  mprj/io_out[22] (net)                                  1   0.2496 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7163 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.4395   2.8539   1.0500   0.1772   0.2657 &   6.9820 r
  data arrival time                                                                                                  6.9820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3325 

  slack (with derating applied) (MET)                                                                     0.9180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2505 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4639 &   2.6364 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2504   1.0500            0.7522 &   3.3885 r
  mprj/o_q[105] (net)                                    2   0.0199 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2504   1.0500   0.0000   0.0002 &   3.3887 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0979   1.0500            1.3677 &   4.7564 r
  mprj/o_q_dly[105] (net)                                1   0.0042 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0979   1.0500   0.0000   0.0000 &   4.7564 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4543   1.0500            2.0750 &   6.8315 r
  mprj/io_out[6] (net)                                   1   0.3038 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8315 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   3.4662   1.0500   0.0000   0.1321 &   6.9636 r
  data arrival time                                                                                                  6.9636

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3316 

  slack (with derating applied) (MET)                                                                     0.9364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2680 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2424   1.0500   0.0000   0.6812 &   2.8537 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1013   1.0500            0.6604 &   3.5141 r
  mprj/o_q[67] (net)                                     1   0.0054 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1013   1.0500   0.0000   0.0001 &   3.5142 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2963   1.0500            1.4845 &   4.9986 r
  mprj/o_q_dly[67] (net)                                 2   0.0236 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0153   0.2963   1.0500   0.0061   0.0068 &   5.0055 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7682   1.0500            1.7276 &   6.7331 r
  mprj/la_data_out[35] (net)                             1   0.2424 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7331 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.3577   2.7737   1.0500   0.1424   0.2270 &   6.9600 r
  data arrival time                                                                                                  6.9600

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3314 

  slack (with derating applied) (MET)                                                                     0.9400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2714 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2151   1.0500   0.0000   0.4331 &   2.6056 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1491   1.0500            0.6913 &   3.2968 r
  mprj/o_q[33] (net)                                     2   0.0102 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1491   1.0500   0.0000   0.0001 &   3.2969 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2330   1.0500            1.4498 &   4.7467 r
  mprj/o_q_dly[33] (net)                                 2   0.0176 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2330   1.0500   0.0000   0.0002 &   4.7470 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0812   1.0500            1.8938 &   6.6408 r
  mprj/la_data_out[1] (net)                              1   0.2713 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.6408 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.5058   3.0884   1.0500   0.2036   0.3097 &   6.9505 r
  data arrival time                                                                                                  6.9505

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3310 

  slack (with derating applied) (MET)                                                                     0.9495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2805 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5480 &   2.7205 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0805   1.0500            0.6456 &   3.3661 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0805   1.0500   0.0000   0.0000 &   3.3661 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2079   1.0500            1.4263 &   4.7925 r
  mprj/o_q_dly[160] (net)                                2   0.0151 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0149   0.2079   1.0500   0.0060   0.0064 &   4.7989 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1440   1.0500            1.9179 &   6.7168 r
  mprj/io_oeb[23] (net)                                  1   0.2764 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7168 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.2924   3.1534   1.0500   0.1159   0.2315 &   6.9483 r
  data arrival time                                                                                                  6.9483

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3309 

  slack (with derating applied) (MET)                                                                     0.9517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2826 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2481 &   2.4206 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0925   1.0500            0.6530 &   3.0737 r
  mprj/o_q[11] (net)                                     1   0.0045 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0925   1.0500   0.0000   0.0001 &   3.0737 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2493   1.0500            1.4547 &   4.5284 r
  mprj/o_q_dly[11] (net)                                 2   0.0192 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2493   1.0500   0.0000   0.0003 &   4.5287 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2413   1.0500            1.9753 &   6.5040 r
  mprj/wbs_dat_o[11] (net)                               1   0.2850 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5040 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.7240   3.2512   1.0500   0.2898   0.4162 &   6.9202 r
  data arrival time                                                                                                  6.9202

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3295 

  slack (with derating applied) (MET)                                                                     0.9798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3093 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4753 &   2.6478 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0913   1.0500            0.6530 &   3.3009 r
  mprj/o_q[143] (net)                                    1   0.0044 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0913   1.0500   0.0000   0.0001 &   3.3009 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1530   1.0500            1.3927 &   4.6936 r
  mprj/o_q_dly[143] (net)                                2   0.0098 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1530   1.0500   0.0000   0.0001 &   4.6937 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4503   1.0500            2.0815 &   6.7752 r
  mprj/io_oeb[6] (net)                                   1   0.3034 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7752 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   3.4617   1.0500   0.0000   0.1304 &   6.9056 r
  data arrival time                                                                                                  6.9056

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3288 

  slack (with derating applied) (MET)                                                                     0.9944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3233 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2051   1.0500   0.0000   0.4670 &   2.6395 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0933   1.0500            0.6542 &   3.2937 r
  mprj/o_q[151] (net)                                    1   0.0046 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0933   1.0500   0.0000   0.0001 &   3.2938 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2504   1.0500            1.4555 &   4.7492 r
  mprj/o_q_dly[151] (net)                                2   0.0193 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2504   1.0500   0.0000   0.0003 &   4.7496 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0463   1.0500            1.8570 &   6.6065 r
  mprj/io_oeb[14] (net)                                  1   0.2674 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6065 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    0.4375   3.0566   1.0500   0.1770   0.2935 &   6.9000 r
  data arrival time                                                                                                  6.9000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3286 

  slack (with derating applied) (MET)                                                                     1.0000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3286 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2155   1.0500   0.0000   0.4368 &   2.6093 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1165   1.0500            0.6705 &   3.2798 r
  mprj/o_q[32] (net)                                     1   0.0070 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1165   1.0500   0.0000   0.0001 &   3.2799 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2114   1.0500            1.4330 &   4.7129 r
  mprj/o_q_dly[32] (net)                                 2   0.0155 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2114   1.0500   0.0000   0.0002 &   4.7131 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0732   1.0500            1.8862 &   6.5993 r
  mprj/la_data_out[0] (net)                              1   0.2705 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.5993 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.4572   3.0804   1.0500   0.1851   0.2902 &   6.8895 r
  data arrival time                                                                                                  6.8895

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3281 

  slack (with derating applied) (MET)                                                                     1.0105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3385 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2437   1.0500   0.0000   0.6780 &   2.8505 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1289   1.0500            0.6796 &   3.5301 r
  mprj/o_q[66] (net)                                     1   0.0083 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1289   1.0500   0.0000   0.0001 &   3.5302 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1927   1.0500            1.4222 &   4.9523 r
  mprj/o_q_dly[66] (net)                                 2   0.0137 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1927   1.0500   0.0000   0.0002 &   4.9525 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7303   1.0500            1.6950 &   6.6475 r
  mprj/la_data_out[34] (net)                             1   0.2387 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6475 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               0.2886   2.7364   1.0500   0.1129   0.1990 &   6.8465 r
  data arrival time                                                                                                  6.8465

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0535

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3260 

  slack (with derating applied) (MET)                                                                     1.0535 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3795 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6878 &   2.8603 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0933   1.0500            0.6550 &   3.5153 r
  mprj/o_q[80] (net)                                     1   0.0046 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0933   1.0500   0.0000   0.0000 &   3.5153 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2664   1.0500            1.4652 &   4.9805 r
  mprj/o_q_dly[80] (net)                                 2   0.0208 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2664   1.0500   0.0000   0.0003 &   4.9808 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7927   1.0500            1.7227 &   6.7035 r
  mprj/la_data_out[48] (net)                             1   0.2454 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7035 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1050   2.8003   1.0500   0.0397   0.1327 &   6.8362 r
  data arrival time                                                                                                  6.8362

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0638

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3255 

  slack (with derating applied) (MET)                                                                     1.0638 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3893 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4701 &   2.6427 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0795   1.0500            0.6448 &   3.2874 r
  mprj/o_q[106] (net)                                    1   0.0031 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0795   1.0500   0.0000   0.0000 &   3.2875 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1404   1.0500            1.3828 &   4.6703 r
  mprj/o_q_dly[106] (net)                                2   0.0086 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1404   1.0500   0.0000   0.0001 &   4.6704 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3815   1.0500            2.0431 &   6.7134 r
  mprj/io_out[7] (net)                                   1   0.2974 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7134 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   3.3920   1.0500   0.0000   0.1219 &   6.8353 r
  data arrival time                                                                                                  6.8353

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3255 

  slack (with derating applied) (MET)                                                                     1.0647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3902 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1597   1.0500   0.0000   0.2450 &   2.4175 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1622   1.0500            0.6983 &   3.1158 r
  mprj/o_q[29] (net)                                     2   0.0115 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0465   0.1622   1.0500   0.0188   0.0199 &   3.1357 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0881   1.0500            1.3547 &   4.4904 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0881   1.0500   0.0000   0.0000 &   4.4904 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2361   1.0500            1.9523 &   6.4427 r
  mprj/wbs_dat_o[29] (net)                               1   0.2846 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4427 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.6414   3.2465   1.0500   0.2601   0.3853 &   6.8280 r
  data arrival time                                                                                                  6.8280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3251 

  slack (with derating applied) (MET)                                                                     1.0720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3971 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4695 &   2.6420 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1060   1.0500            0.6632 &   3.3052 r
  mprj/o_q[147] (net)                                    1   0.0059 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1060   1.0500   0.0000   0.0001 &   3.3053 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2235   1.0500            1.4399 &   4.7451 r
  mprj/o_q_dly[147] (net)                                2   0.0167 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2235   1.0500   0.0000   0.0002 &   4.7454 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7685   1.0500            1.7261 &   6.4714 r
  mprj/io_oeb[10] (net)                                  1   0.2425 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4714 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    0.6449   2.7734   1.0500   0.2628   0.3497 &   6.8211 r
  data arrival time                                                                                                  6.8211

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3248 

  slack (with derating applied) (MET)                                                                     1.0789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4037 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4743 &   2.6468 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0948   1.0500            0.6555 &   3.3023 r
  mprj/o_q[144] (net)                                    1   0.0048 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0948   1.0500   0.0000   0.0001 &   3.3023 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1064   1.0500            1.3612 &   4.6635 r
  mprj/o_q_dly[144] (net)                                1   0.0051 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1064   1.0500   0.0000   0.0001 &   4.6636 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3693   1.0500            2.0342 &   6.6978 r
  mprj/io_oeb[7] (net)                                   1   0.2966 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.6978 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   3.3794   1.0500   0.0000   0.1193 &   6.8171 r
  data arrival time                                                                                                  6.8171

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3246 

  slack (with derating applied) (MET)                                                                     1.0829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4075 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2122   1.0500   0.0000   0.4073 &   2.5798 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1278   1.0500            0.6784 &   3.2582 r
  mprj/o_q[37] (net)                                     1   0.0082 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1278   1.0500   0.0000   0.0001 &   3.2583 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1675   1.0500            1.4059 &   4.6642 r
  mprj/o_q_dly[37] (net)                                 2   0.0112 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1675   1.0500   0.0000   0.0001 &   4.6643 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0550   1.0500            1.8694 &   6.5337 r
  mprj/la_data_out[5] (net)                              1   0.2689 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.5337 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                0.4271   3.0627   1.0500   0.1713   0.2763 &   6.8100 r
  data arrival time                                                                                                  6.8100

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3243 

  slack (with derating applied) (MET)                                                                     1.0900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4143 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5589 &   2.7314 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0878   1.0500            0.6507 &   3.3820 r
  mprj/o_q[166] (net)                                    1   0.0040 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0878   1.0500   0.0000   0.0000 &   3.3821 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2071   1.0500            1.4269 &   4.8090 r
  mprj/o_q_dly[166] (net)                                2   0.0151 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2071   1.0500   0.0000   0.0001 &   4.8092 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0944   1.0500            1.8753 &   6.6844 r
  mprj/io_oeb[29] (net)                                  1   0.2712 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6844 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   3.1056   1.0500   0.0000   0.1204 &   6.8048 r
  data arrival time                                                                                                  6.8048

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3240 

  slack (with derating applied) (MET)                                                                     1.0952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4193 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2422   1.0500   0.0000   0.6817 &   2.8542 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1004   1.0500            0.6597 &   3.5139 r
  mprj/o_q[54] (net)                                     1   0.0053 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0270   0.1004   1.0500   0.0110   0.0116 &   3.5255 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2007   1.0500            1.4247 &   4.9502 r
  mprj/o_q_dly[54] (net)                                 2   0.0144 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0500   0.2007   1.0500   0.0199   0.0211 &   4.9713 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5457   1.0500            1.5928 &   6.5640 r
  mprj/la_data_out[22] (net)                             1   0.2228 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5640 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.3580   2.5507   1.0500   0.1448   0.2202 &   6.7842 r
  data arrival time                                                                                                  6.7842

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3231 

  slack (with derating applied) (MET)                                                                     1.1158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4388 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2218   1.0500   0.0000   0.5158 &   2.6883 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1027   1.0500            0.6611 &   3.3494 r
  mprj/o_q[161] (net)                                    1   0.0056 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1027   1.0500   0.0000   0.0001 &   3.3495 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3243   1.0500            1.5016 &   4.8511 r
  mprj/o_q_dly[161] (net)                                2   0.0262 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3243   1.0500   0.0000   0.0005 &   4.8515 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9311   1.0500            1.8011 &   6.6527 r
  mprj/io_oeb[24] (net)                                  1   0.2576 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6527 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.0751   2.9399   1.0500   0.0284   0.1303 &   6.7830 r
  data arrival time                                                                                                  6.7830

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7830
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     1.1170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4400 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2220   1.0500   0.0000   0.5219 &   2.6944 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1101   1.0500            0.6662 &   3.3606 r
  mprj/o_q[123] (net)                                    1   0.0063 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1101   1.0500   0.0000   0.0001 &   3.3607 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3376   1.0500            1.5103 &   4.8710 r
  mprj/o_q_dly[123] (net)                                2   0.0274 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0642   0.3376   1.0500   0.0260   0.0279 &   4.8989 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8996   1.0500            1.7818 &   6.6807 r
  mprj/io_out[24] (net)                                  1   0.2548 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6807 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0000   2.9087   1.0500   0.0000   0.1022 &   6.7828 r
  data arrival time                                                                                                  6.7828

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     1.1172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4402 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2114   1.0500   0.0000   0.4008 &   2.5734 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1169   1.0500            0.6708 &   3.2441 r
  mprj/o_q[39] (net)                                     1   0.0071 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1169   1.0500   0.0000   0.0001 &   3.2442 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1803   1.0500            1.4131 &   4.6574 r
  mprj/o_q_dly[39] (net)                                 2   0.0125 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1803   1.0500   0.0000   0.0001 &   4.6575 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8798   1.0500            1.7696 &   6.4271 r
  mprj/la_data_out[7] (net)                              1   0.2534 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.4271 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                0.6148   2.8872   1.0500   0.2428   0.3433 &   6.7704 r
  data arrival time                                                                                                  6.7704

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3224 

  slack (with derating applied) (MET)                                                                     1.1296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4520 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2104   1.0500   0.0000   0.3930 &   2.5655 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1510   1.0500            0.6923 &   3.2579 r
  mprj/o_q[40] (net)                                     2   0.0104 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1510   1.0500   0.0000   0.0001 &   3.2580 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1937   1.0500            1.4248 &   4.6828 r
  mprj/o_q_dly[40] (net)                                 2   0.0138 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1937   1.0500   0.0000   0.0002 &   4.6830 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8247   1.0500            1.7389 &   6.4219 r
  mprj/la_data_out[8] (net)                              1   0.2484 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.4219 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                0.5921   2.8319   1.0500   0.2414   0.3393 &   6.7612 r
  data arrival time                                                                                                  6.7612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3220 

  slack (with derating applied) (MET)                                                                     1.1388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4608 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1736   1.0500   0.0000   0.2754 &   2.4479 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1684   1.0500            0.7022 &   3.1501 r
  mprj/o_q[28] (net)                                     2   0.0121 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0113   0.1684   1.0500   0.0045   0.0048 &   3.1549 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1059   1.0500            1.3680 &   4.5229 r
  mprj/o_q_dly[28] (net)                                 1   0.0050 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1059   1.0500   0.0000   0.0001 &   4.5230 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1371   1.0500            1.9080 &   6.4310 r
  mprj/wbs_dat_o[28] (net)                               1   0.2763 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4310 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 0.5405   3.1454   1.0500   0.2160   0.3281 &   6.7591 r
  data arrival time                                                                                                  6.7591

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3219 

  slack (with derating applied) (MET)                                                                     1.1409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4627 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1355   1.0500   0.0000   0.1945 &   2.3670 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1517   1.0500            0.6916 &   3.0586 r
  mprj/o_q[17] (net)                                     2   0.0105 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1517   1.0500   0.0000   0.0001 &   3.0587 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2193   1.0500            1.4413 &   4.5000 r
  mprj/o_q_dly[17] (net)                                 2   0.0162 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0733   0.2193   1.0500   0.0276   0.0292 &   4.5292 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2953   1.0500            2.0115 &   6.5407 r
  mprj/wbs_dat_o[17] (net)                               1   0.2901 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5407 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.2600   3.3040   1.0500   0.1016   0.2155 &   6.7562 r
  data arrival time                                                                                                  6.7562

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3217 

  slack (with derating applied) (MET)                                                                     1.1438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4655 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2484   1.0500   0.0000   0.6516 &   2.8241 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0887   1.0500            0.6517 &   3.4758 r
  mprj/o_q[62] (net)                                     1   0.0041 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0887   1.0500   0.0000   0.0000 &   3.4758 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1608   1.0500            1.3973 &   4.8731 r
  mprj/o_q_dly[62] (net)                                 2   0.0106 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1608   1.0500   0.0000   0.0001 &   4.8732 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6732   1.0500            1.6500 &   6.5232 r
  mprj/la_data_out[30] (net)                             1   0.2351 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5232 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.3595   2.6796   1.0500   0.1457   0.2320 &   6.7552 r
  data arrival time                                                                                                  6.7552

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3217 

  slack (with derating applied) (MET)                                                                     1.1448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4665 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1595   1.0500   0.0000   0.2526 &   2.4251 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1330   1.0500            0.6807 &   3.1058 r
  mprj/o_q[23] (net)                                     2   0.0087 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0173   0.1330   1.0500   0.0069   0.0073 &   3.1131 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1200   1.0500            1.3748 &   4.4879 r
  mprj/o_q_dly[23] (net)                                 1   0.0065 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1200   1.0500   0.0000   0.0001 &   4.4880 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1541   1.0500            1.9172 &   6.4052 r
  mprj/wbs_dat_o[23] (net)                               1   0.2777 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4052 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.5591   3.1630   1.0500   0.2263   0.3427 &   6.7478 r
  data arrival time                                                                                                  6.7478

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     1.1522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4735 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6836 &   2.8561 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1042   1.0500            0.6626 &   3.5187 r
  mprj/o_q[53] (net)                                     1   0.0057 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1042   1.0500   0.0000   0.0000 &   3.5187 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1987   1.0500            1.4238 &   4.9425 r
  mprj/o_q_dly[53] (net)                                 2   0.0142 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0590   0.1987   1.0500   0.0239   0.0253 &   4.9678 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4984   1.0500            1.5665 &   6.5344 r
  mprj/la_data_out[21] (net)                             1   0.2187 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5344 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               0.3490   2.5031   1.0500   0.1412   0.2133 &   6.7477 r
  data arrival time                                                                                                  6.7477

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     1.1523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4736 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2467   1.0500   0.0000   0.6050 &   2.7775 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1392   1.0500            0.6858 &   3.4633 r
  mprj/o_q[58] (net)                                     1   0.0093 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1392   1.0500   0.0000   0.0001 &   3.4634 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1619   1.0500            1.4034 &   4.8668 r
  mprj/o_q_dly[58] (net)                                 2   0.0107 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1619   1.0500   0.0000   0.0001 &   4.8669 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6847   1.0500            1.6700 &   6.5369 r
  mprj/la_data_out[26] (net)                             1   0.2352 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5369 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               0.3244   2.6900   1.0500   0.1304   0.2100 &   6.7469 r
  data arrival time                                                                                                  6.7469

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     1.1531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4744 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5039 &   2.6764 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1655   1.0500            0.7015 &   3.3778 r
  mprj/o_q[42] (net)                                     2   0.0118 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1655   1.0500   0.0000   0.0001 &   3.3780 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1002   1.0500            1.3636 &   4.7416 r
  mprj/o_q_dly[42] (net)                                 1   0.0045 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1002   1.0500   0.0000   0.0000 &   4.7416 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8057   1.0500            1.7198 &   6.4615 r
  mprj/la_data_out[10] (net)                             1   0.2471 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.4615 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               0.4852   2.8126   1.0500   0.1928   0.2852 &   6.7466 r
  data arrival time                                                                                                  6.7466

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     1.1534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4746 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1525   1.0500   0.0000   0.2301 &   2.4026 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1878   1.0500            0.7136 &   3.1162 r
  mprj/o_q[20] (net)                                     2   0.0139 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0208   0.1878   1.0500   0.0084   0.0090 &   3.1251 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1719   1.0500            1.4144 &   4.5395 r
  mprj/o_q_dly[20] (net)                                 2   0.0116 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1719   1.0500   0.0000   0.0001 &   4.5396 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0978   1.0500            1.8926 &   6.4322 r
  mprj/wbs_dat_o[20] (net)                               1   0.2727 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4322 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.4427   3.1062   1.0500   0.1783   0.2892 &   6.7214 r
  data arrival time                                                                                                  6.7214

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3201 

  slack (with derating applied) (MET)                                                                     1.1786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4987 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5058 &   2.6783 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1455   1.0500            0.6894 &   3.3678 r
  mprj/o_q[44] (net)                                     2   0.0099 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1455   1.0500   0.0000   0.0001 &   3.3679 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0978   1.0500            1.3601 &   4.7280 r
  mprj/o_q_dly[44] (net)                                 1   0.0042 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0978   1.0500   0.0000   0.0000 &   4.7280 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7126   1.0500            1.6659 &   6.3939 r
  mprj/la_data_out[12] (net)                             1   0.2388 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.3939 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               0.5740   2.7191   1.0500   0.2342   0.3253 &   6.7192 r
  data arrival time                                                                                                  6.7192

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3200 

  slack (with derating applied) (MET)                                                                     1.1808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5007 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5507 &   2.7233 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1040   1.0500            0.6620 &   3.3852 r
  mprj/o_q[163] (net)                                    1   0.0057 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1040   1.0500   0.0000   0.0001 &   3.3853 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2455   1.0500            1.4538 &   4.8391 r
  mprj/o_q_dly[163] (net)                                2   0.0188 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0360   0.2455   1.0500   0.0144   0.0154 &   4.8545 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6903   1.0500            1.6672 &   6.5217 r
  mprj/io_oeb[26] (net)                                  1   0.2365 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5217 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.2322   2.6967   1.0500   0.0900   0.1759 &   6.6976 r
  data arrival time                                                                                                  6.6976

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6976
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (MET)                                                                     1.2024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5213 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2484   1.0500   0.0000   0.6516 &   2.8241 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1076   1.0500            0.6649 &   3.4890 r
  mprj/o_q[61] (net)                                     1   0.0061 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1076   1.0500   0.0000   0.0001 &   3.4891 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1636   1.0500            1.4016 &   4.8907 r
  mprj/o_q_dly[61] (net)                                 2   0.0108 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1636   1.0500   0.0000   0.0001 &   4.8908 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6215   1.0500            1.6294 &   6.5202 r
  mprj/la_data_out[29] (net)                             1   0.2292 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.5202 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.2129   2.6274   1.0500   0.0845   0.1637 &   6.6839 r
  data arrival time                                                                                                  6.6839

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3183 

  slack (with derating applied) (MET)                                                                     1.2161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5343 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4695 &   2.6420 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1013   1.0500            0.6600 &   3.3020 r
  mprj/o_q[110] (net)                                    1   0.0054 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1013   1.0500   0.0000   0.0001 &   3.3021 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2078   1.0500            1.4293 &   4.7314 r
  mprj/o_q_dly[110] (net)                                2   0.0151 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2078   1.0500   0.0000   0.0002 &   4.7316 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6073   1.0500            1.6354 &   6.3669 r
  mprj/io_out[11] (net)                                  1   0.2287 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3669 r
  io_out[11] (net) 
  io_out[11] (out)                                                    0.6007   2.6112   1.0500   0.2411   0.3166 &   6.6835 r
  data arrival time                                                                                                  6.6835

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3183 

  slack (with derating applied) (MET)                                                                     1.2165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5347 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5413 &   2.7138 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1090   1.0500            0.6654 &   3.3792 r
  mprj/o_q[162] (net)                                    1   0.0062 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1090   1.0500   0.0000   0.0001 &   3.3792 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3770   1.0500            1.5341 &   4.9133 r
  mprj/o_q_dly[162] (net)                                2   0.0311 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0761   0.3770   1.0500   0.0308   0.0330 &   4.9464 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6507   1.0500            1.6439 &   6.5903 r
  mprj/io_oeb[25] (net)                                  1   0.2329 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5903 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.6584   1.0500   0.0000   0.0877 &   6.6780 r
  data arrival time                                                                                                  6.6780

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3180 

  slack (with derating applied) (MET)                                                                     1.2220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5400 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1543   1.0500   0.0000   0.2330 &   2.4055 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2158   1.0500            0.7304 &   3.1359 r
  mprj/o_q[21] (net)                                     2   0.0166 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0297   0.2158   1.0500   0.0118   0.0126 &   3.1485 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1936   1.0500            1.4307 &   4.5793 r
  mprj/o_q_dly[21] (net)                                 2   0.0137 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1936   1.0500   0.0000   0.0001 &   4.5794 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0263   1.0500            1.8566 &   6.4359 r
  mprj/wbs_dat_o[21] (net)                               1   0.2664 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4359 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.2864   3.0341   1.0500   0.1136   0.2173 &   6.6532 r
  data arrival time                                                                                                  6.6532

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3168 

  slack (with derating applied) (MET)                                                                     1.2468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5636 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2526 &   2.4251 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1134   1.0500            0.6675 &   3.0926 r
  mprj/o_q[15] (net)                                     1   0.0067 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1134   1.0500   0.0000   0.0001 &   3.0927 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2877   1.0500            1.4803 &   4.5730 r
  mprj/o_q_dly[15] (net)                                 2   0.0228 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1051   0.2877   1.0500   0.0405   0.0428 &   4.6158 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9599   1.0500            1.8197 &   6.4355 r
  mprj/wbs_dat_o[15] (net)                               1   0.2604 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4355 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.2297   2.9683   1.0500   0.0895   0.1935 &   6.6290 r
  data arrival time                                                                                                  6.6290

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3157 

  slack (with derating applied) (MET)                                                                     1.2710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5867 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4594 &   2.6319 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0810   1.0500            0.6458 &   3.2778 r
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0810   1.0500   0.0000   0.0000 &   3.2778 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2332   1.0500            1.4427 &   4.7205 r
  mprj/o_q_dly[149] (net)                                2   0.0176 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2332   1.0500   0.0000   0.0003 &   4.7207 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6931   1.0500            1.6784 &   6.3992 r
  mprj/io_oeb[12] (net)                                  1   0.2355 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3992 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.3529   2.6985   1.0500   0.1406   0.2239 &   6.6231 r
  data arrival time                                                                                                  6.6231

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6231
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3154 

  slack (with derating applied) (MET)                                                                     1.2769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5922 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5503 &   2.7229 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1211   1.0500            0.6739 &   3.3967 r
  mprj/o_q[120] (net)                                    1   0.0075 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1211   1.0500   0.0000   0.0001 &   3.3968 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1920   1.0500            1.4210 &   4.8178 r
  mprj/o_q_dly[120] (net)                                2   0.0136 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0376   0.1920   1.0500   0.0145   0.0154 &   4.8332 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5705   1.0500            1.6084 &   6.4415 r
  mprj/io_out[21] (net)                                  1   0.2251 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4415 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.2769   2.5750   1.0500   0.1094   0.1812 &   6.6228 r
  data arrival time                                                                                                  6.6228

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3154 

  slack (with derating applied) (MET)                                                                     1.2772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5926 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0703   1.0500   0.0000   0.0954 &   2.2679 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1256   1.0500            0.6747 &   2.9426 r
  mprj/o_q[10] (net)                                     2   0.0080 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1256   1.0500   0.0000   0.0001 &   2.9427 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2930   1.0500            1.4846 &   4.4272 r
  mprj/o_q_dly[10] (net)                                 2   0.0232 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0545   0.2930   1.0500   0.0217   0.0231 &   4.4504 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1564   1.0500            1.9286 &   6.3789 r
  mprj/wbs_dat_o[10] (net)                               1   0.2776 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3789 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.3097   3.1661   1.0500   0.1224   0.2395 &   6.6185 r
  data arrival time                                                                                                  6.6185

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3152 

  slack (with derating applied) (MET)                                                                     1.2815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5967 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1369   1.0500   0.0000   0.1983 &   2.3708 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1181   1.0500            0.6704 &   3.0413 r
  mprj/o_q[18] (net)                                     1   0.0072 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1181   1.0500   0.0000   0.0001 &   3.0414 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1345   1.0500            1.3837 &   4.4250 r
  mprj/o_q_dly[18] (net)                                 1   0.0080 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1345   1.0500   0.0000   0.0001 &   4.4251 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1000   1.0500            1.8882 &   6.3133 r
  mprj/wbs_dat_o[18] (net)                               1   0.2729 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3133 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.4587   3.1086   1.0500   0.1848   0.2972 &   6.6105 r
  data arrival time                                                                                                  6.6105

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3148 

  slack (with derating applied) (MET)                                                                     1.2895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6043 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5481 &   2.7206 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1020   1.0500            0.6606 &   3.3812 r
  mprj/o_q[159] (net)                                    1   0.0055 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1020   1.0500   0.0000   0.0001 &   3.3813 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2163   1.0500            1.4348 &   4.8161 r
  mprj/o_q_dly[159] (net)                                2   0.0160 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2163   1.0500   0.0000   0.0002 &   4.8163 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6573   1.0500            1.6407 &   6.4570 r
  mprj/io_oeb[22] (net)                                  1   0.2333 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4570 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.0985   2.6645   1.0500   0.0372   0.1251 &   6.5821 r
  data arrival time                                                                                                  6.5821

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3134 

  slack (with derating applied) (MET)                                                                     1.3179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6313 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2477 &   2.4202 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0809   1.0500            0.6449 &   3.0652 r
  mprj/o_q[12] (net)                                     1   0.0033 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0809   1.0500   0.0000   0.0000 &   3.0652 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2223   1.0500            1.4357 &   4.5008 r
  mprj/o_q_dly[12] (net)                                 2   0.0165 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2223   1.0500   0.0000   0.0002 &   4.5011 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0724   1.0500            1.8783 &   6.3794 r
  mprj/wbs_dat_o[12] (net)                               1   0.2700 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3794 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.1992   3.0812   1.0500   0.0761   0.1858 &   6.5652 r
  data arrival time                                                                                                  6.5652

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3126 

  slack (with derating applied) (MET)                                                                     1.3348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6474 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2481 &   2.4206 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1414   1.0500            0.6858 &   3.1064 r
  mprj/o_q[13] (net)                                     2   0.0095 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1414   1.0500   0.0000   0.0001 &   3.1065 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2524   1.0500            1.4614 &   4.5679 r
  mprj/o_q_dly[13] (net)                                 2   0.0195 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2524   1.0500   0.0000   0.0003 &   4.5681 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9772   1.0500            1.8247 &   6.3928 r
  mprj/wbs_dat_o[13] (net)                               1   0.2616 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3928 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.1327   2.9862   1.0500   0.0501   0.1560 &   6.5488 r
  data arrival time                                                                                                  6.5488

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3118 

  slack (with derating applied) (MET)                                                                     1.3512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6631 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2057   1.0500   0.0000   0.4686 &   2.6411 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1904   1.0500            0.7160 &   3.3571 r
  mprj/o_q[113] (net)                                    2   0.0142 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1904   1.0500   0.0000   0.0002 &   3.3573 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2135   1.0500            1.4411 &   4.7983 r
  mprj/o_q_dly[113] (net)                                2   0.0157 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2135   1.0500   0.0000   0.0002 &   4.7986 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6840   1.0500            1.6560 &   6.4546 r
  mprj/io_out[14] (net)                                  1   0.2357 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4546 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   2.6913   1.0500   0.0000   0.0870 &   6.5416 r
  data arrival time                                                                                                  6.5416

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3115 

  slack (with derating applied) (MET)                                                                     1.3584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6699 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2472 &   2.4197 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0910   1.0500            0.6520 &   3.0717 r
  mprj/o_q[24] (net)                                     1   0.0044 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0910   1.0500   0.0000   0.0001 &   3.0717 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0949   1.0500            1.3524 &   4.4241 r
  mprj/o_q_dly[24] (net)                                 1   0.0039 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0949   1.0500   0.0000   0.0000 &   4.4241 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0982   1.0500            1.8849 &   6.3090 r
  mprj/wbs_dat_o[24] (net)                               1   0.2729 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3090 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.3071   3.1063   1.0500   0.1217   0.2284 &   6.5373 r
  data arrival time                                                                                                  6.5373

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3627

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3113 

  slack (with derating applied) (MET)                                                                     1.3627 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6740 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1543   1.0500   0.0000   0.2330 &   2.4055 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1812   1.0500            0.7097 &   3.1152 r
  mprj/o_q[22] (net)                                     2   0.0133 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0267   0.1812   1.0500   0.0109   0.0115 &   3.1267 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1554   1.0500            1.4033 &   4.5300 r
  mprj/o_q_dly[22] (net)                                 2   0.0100 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1554   1.0500   0.0000   0.0001 &   4.5301 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9513   1.0500            1.8068 &   6.3369 r
  mprj/wbs_dat_o[22] (net)                               1   0.2597 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3369 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.1706   2.9592   1.0500   0.0648   0.1646 &   6.5015 r
  data arrival time                                                                                                  6.5015

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3096 

  slack (with derating applied) (MET)                                                                     1.3985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7081 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1045   1.0500   0.0000   0.1399 &   2.3124 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1064   1.0500            0.6618 &   2.9743 r
  mprj/o_q[14] (net)                                     1   0.0060 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1064   1.0500   0.0000   0.0000 &   2.9743 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2361   1.0500            1.4480 &   4.4223 r
  mprj/o_q_dly[14] (net)                                 2   0.0179 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2361   1.0500   0.0000   0.0003 &   4.4226 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0674   1.0500            1.8776 &   6.3001 r
  mprj/wbs_dat_o[14] (net)                               1   0.2697 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3001 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.2257   3.0764   1.0500   0.0873   0.1959 &   6.4960 r
  data arrival time                                                                                                  6.4960

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3093 

  slack (with derating applied) (MET)                                                                     1.4040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7133 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2466 &   2.4192 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0890   1.0500            0.6506 &   3.0697 r
  mprj/o_q[25] (net)                                     1   0.0041 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0890   1.0500   0.0000   0.0000 &   3.0698 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1088   1.0500            1.3620 &   4.4317 r
  mprj/o_q_dly[25] (net)                                 1   0.0053 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1088   1.0500   0.0000   0.0001 &   4.4318 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9815   1.0500            1.8199 &   6.2517 r
  mprj/wbs_dat_o[25] (net)                               1   0.2625 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2517 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.3291   2.9888   1.0500   0.1314   0.2335 &   6.4852 r
  data arrival time                                                                                                  6.4852

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3088 

  slack (with derating applied) (MET)                                                                     1.4148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7237 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0704   1.0500   0.0000   0.0949 &   2.2674 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1531   1.0500            0.6915 &   2.9588 r
  mprj/o_q[5] (net)                                      2   0.0106 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0326   0.1531   1.0500   0.0132   0.0140 &   2.9729 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2076   1.0500            1.4339 &   4.4068 r
  mprj/o_q_dly[5] (net)                                  2   0.0151 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0317   0.2076   1.0500   0.0128   0.0137 &   4.4205 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0998   1.0500            1.8864 &   6.3068 r
  mprj/wbs_dat_o[5] (net)                                1   0.2721 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.3068 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.1554   3.1099   1.0500   0.0587   0.1758 &   6.4826 r
  data arrival time                                                                                                  6.4826

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3087 

  slack (with derating applied) (MET)                                                                     1.4174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7261 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4589 &   2.6314 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0908   1.0500            0.6527 &   3.2840 r
  mprj/o_q[150] (net)                                    1   0.0043 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0908   1.0500   0.0000   0.0000 &   3.2841 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2759   1.0500            1.4706 &   4.7547 r
  mprj/o_q_dly[150] (net)                                2   0.0217 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2759   1.0500   0.0000   0.0004 &   4.7550 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6547   1.0500            1.6420 &   6.3971 r
  mprj/io_oeb[13] (net)                                  1   0.2331 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3971 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.6620   1.0500   0.0000   0.0855 &   6.4826 r
  data arrival time                                                                                                  6.4826

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3087 

  slack (with derating applied) (MET)                                                                     1.4174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7261 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1597   1.0500   0.0000   0.2453 &   2.4179 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1093   1.0500            0.6647 &   3.0826 r
  mprj/o_q[26] (net)                                     1   0.0063 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1093   1.0500   0.0000   0.0001 &   3.0826 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0996   1.0500            1.3580 &   4.4407 r
  mprj/o_q_dly[26] (net)                                 1   0.0044 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0996   1.0500   0.0000   0.0001 &   4.4407 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9170   1.0500            1.7808 &   6.2215 r
  mprj/wbs_dat_o[26] (net)                               1   0.2568 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.2215 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.3889   2.9247   1.0500   0.1567   0.2589 &   6.4804 r
  data arrival time                                                                                                  6.4804

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3086 

  slack (with derating applied) (MET)                                                                     1.4196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7282 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0704   1.0500   0.0000   0.0948 &   2.2673 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1114   1.0500            0.6648 &   2.9321 r
  mprj/o_q[0] (net)                                      1   0.0065 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1114   1.0500   0.0000   0.0001 &   2.9322 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1723   1.0500            1.4075 &   4.3397 r
  mprj/o_q_dly[0] (net)                                  2   0.0117 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0419   0.1723   1.0500   0.0171   0.0180 &   4.3577 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2223   1.0500            1.9445 &   6.3022 r
  mprj/wbs_dat_o[0] (net)                                1   0.2827 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.3022 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.1126   3.2345   1.0500   0.0425   0.1722 &   6.4744 r
  data arrival time                                                                                                  6.4744

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3083 

  slack (with derating applied) (MET)                                                                     1.4256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7339 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0703   1.0500   0.0000   0.0954 &   2.2679 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1089   1.0500            0.6631 &   2.9310 r
  mprj/o_q[4] (net)                                      1   0.0062 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1089   1.0500   0.0000   0.0000 &   2.9310 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1876   1.0500            1.4171 &   4.3481 r
  mprj/o_q_dly[4] (net)                                  2   0.0132 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1876   1.0500   0.0000   0.0001 &   4.3482 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1546   1.0500            1.9193 &   6.2675 r
  mprj/wbs_dat_o[4] (net)                                1   0.2772 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.2675 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.2244   3.1642   1.0500   0.0866   0.2044 &   6.4719 r
  data arrival time                                                                                                  6.4719

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     1.4281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7363 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2166   1.0500   0.0000   0.4497 &   2.6222 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0893   1.0500            0.6516 &   3.2739 r
  mprj/o_q[112] (net)                                    1   0.0042 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0893   1.0500   0.0000   0.0001 &   3.2739 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3694   1.0500            1.5270 &   4.8010 r
  mprj/o_q_dly[112] (net)                                2   0.0304 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0109   0.3694   1.0500   0.0045   0.0053 &   4.8063 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5314   1.0500            1.5778 &   6.3841 r
  mprj/io_out[13] (net)                                  1   0.2224 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3841 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   2.5379   1.0500   0.0000   0.0788 &   6.4629 r
  data arrival time                                                                                                  6.4629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3078 

  slack (with derating applied) (MET)                                                                     1.4371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7448 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5441 &   2.7166 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1489   1.0500            0.6913 &   3.4078 r
  mprj/o_q[158] (net)                                    2   0.0102 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1489   1.0500   0.0000   0.0001 &   3.4079 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2030   1.0500            1.4306 &   4.8385 r
  mprj/o_q_dly[158] (net)                                2   0.0147 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0557   0.2030   1.0500   0.0221   0.0234 &   4.8619 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4243   1.0500            1.5192 &   6.3811 r
  mprj/io_oeb[21] (net)                                  1   0.2117 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3811 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.4294   1.0500   0.0000   0.0674 &   6.4485 r
  data arrival time                                                                                                  6.4485

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3071 

  slack (with derating applied) (MET)                                                                     1.4515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7586 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2067   1.0500   0.0000   0.4711 &   2.6437 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0952   1.0500            0.6556 &   3.2992 r
  mprj/o_q[114] (net)                                    1   0.0048 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0952   1.0500   0.0000   0.0001 &   3.2993 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2491   1.0500            1.4550 &   4.7543 r
  mprj/o_q_dly[114] (net)                                2   0.0192 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2491   1.0500   0.0000   0.0003 &   4.7546 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5964   1.0500            1.6100 &   6.3646 r
  mprj/io_out[15] (net)                                  1   0.2281 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3646 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.6032   1.0500   0.0000   0.0809 &   6.4455 r
  data arrival time                                                                                                  6.4455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3069 

  slack (with derating applied) (MET)                                                                     1.4545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7614 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1596   1.0500   0.0000   0.2469 &   2.4194 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1665   1.0500            0.7009 &   3.1203 r
  mprj/o_q[31] (net)                                     2   0.0119 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1665   1.0500   0.0000   0.0001 &   3.1204 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2561   1.0500            1.4658 &   4.5862 r
  mprj/o_q_dly[31] (net)                                 2   0.0198 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2561   1.0500   0.0000   0.0003 &   4.5865 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8466   1.0500            1.7519 &   6.3384 r
  mprj/wbs_dat_o[31] (net)                               1   0.2502 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3384 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   2.8547   1.0500   0.0000   0.0943 &   6.4326 r
  data arrival time                                                                                                  6.4326

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3063 

  slack (with derating applied) (MET)                                                                     1.4674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7737 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0704   1.0500   0.0000   0.0952 &   2.2677 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1563   1.0500            0.6934 &   2.9611 r
  mprj/o_q[9] (net)                                      2   0.0109 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0181   0.1563   1.0500   0.0072   0.0077 &   2.9687 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3094   1.0500            1.4972 &   4.4659 r
  mprj/o_q_dly[9] (net)                                  2   0.0248 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3094   1.0500   0.0000   0.0004 &   4.4663 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0279   1.0500            1.8542 &   6.3205 r
  mprj/wbs_dat_o[9] (net)                                1   0.2661 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.3205 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0000   3.0376   1.0500   0.0000   0.1077 &   6.4281 r
  data arrival time                                                                                                  6.4281

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4281
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3061 

  slack (with derating applied) (MET)                                                                     1.4719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7780 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4695 &   2.6420 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0951   1.0500            0.6557 &   3.2977 r
  mprj/o_q[148] (net)                                    1   0.0048 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0951   1.0500   0.0000   0.0000 &   3.2977 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2189   1.0500            1.4356 &   4.7333 r
  mprj/o_q_dly[148] (net)                                2   0.0162 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2189   1.0500   0.0000   0.0002 &   4.7335 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4544   1.0500            1.5407 &   6.2742 r
  mprj/io_oeb[11] (net)                                  1   0.2146 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2742 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.2136   2.4595   1.0500   0.0828   0.1538 &   6.4280 r
  data arrival time                                                                                                  6.4280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3061 

  slack (with derating applied) (MET)                                                                     1.4720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7781 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4695 &   2.6420 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0979   1.0500            0.6576 &   3.2997 r
  mprj/o_q[109] (net)                                    1   0.0051 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0979   1.0500   0.0000   0.0000 &   3.2997 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2091   1.0500            1.4297 &   4.7294 r
  mprj/o_q_dly[109] (net)                                2   0.0153 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2091   1.0500   0.0000   0.0002 &   4.7296 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5790   1.0500            1.5975 &   6.3271 r
  mprj/io_out[10] (net)                                  1   0.2265 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3271 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   2.5853   1.0500   0.0000   0.0794 &   6.4066 r
  data arrival time                                                                                                  6.4066

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3051 

  slack (with derating applied) (MET)                                                                     1.4934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7985 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0703   1.0500   0.0000   0.0955 &   2.2680 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0912   1.0500            0.6508 &   2.9187 r
  mprj/o_q[3] (net)                                      1   0.0044 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0912   1.0500   0.0000   0.0001 &   2.9188 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2108   1.0500            1.4298 &   4.3486 r
  mprj/o_q_dly[3] (net)                                  2   0.0154 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0545   0.2108   1.0500   0.0222   0.0235 &   4.3720 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1476   1.0500            1.9106 &   6.2826 r
  mprj/wbs_dat_o[3] (net)                                1   0.2762 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.2826 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   3.1585   1.0500   0.0000   0.1191 &   6.4017 r
  data arrival time                                                                                                  6.4017

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.4017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3048 

  slack (with derating applied) (MET)                                                                     1.4983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8032 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0704   1.0500   0.0000   0.0949 &   2.2674 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1771   1.0500            0.7059 &   2.9733 r
  mprj/o_q[7] (net)                                      2   0.0129 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0352   0.1771   1.0500   0.0143   0.0152 &   2.9884 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2233   1.0500            1.4461 &   4.4345 r
  mprj/o_q_dly[7] (net)                                  2   0.0166 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2233   1.0500   0.0000   0.0002 &   4.4347 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.0015   1.0500            1.8281 &   6.2628 r
  mprj/wbs_dat_o[7] (net)                                1   0.2632 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.2628 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0000   3.0119   1.0500   0.0000   0.1118 &   6.3746 r
  data arrival time                                                                                                  6.3746

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3036 

  slack (with derating applied) (MET)                                                                     1.5254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8289 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2086   1.0500   0.0000   0.4813 &   2.6538 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0946   1.0500            0.6552 &   3.3090 r
  mprj/o_q[153] (net)                                    1   0.0047 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0946   1.0500   0.0000   0.0001 &   3.3091 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2798   1.0500            1.4735 &   4.7826 r
  mprj/o_q_dly[153] (net)                                2   0.0220 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2798   1.0500   0.0000   0.0004 &   4.7830 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3360   1.0500            1.4761 &   6.2591 r
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2591 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1226   2.3399   1.0500   0.0463   0.1078 &   6.3669 r
  data arrival time                                                                                                  6.3669

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3032 

  slack (with derating applied) (MET)                                                                     1.5331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8363 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2208   1.0500   0.0000   0.4985 &   2.6710 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0844   1.0500            0.6482 &   3.3192 r
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0844   1.0500   0.0000   0.0000 &   3.3192 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2954   1.0500            1.4814 &   4.8007 r
  mprj/o_q_dly[115] (net)                                2   0.0235 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2954   1.0500   0.0000   0.0003 &   4.8010 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3661   1.0500            1.4887 &   6.2897 r
  mprj/io_out[16] (net)                                  1   0.2065 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2897 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   2.3713   1.0500   0.0000   0.0667 &   6.3564 r
  data arrival time                                                                                                  6.3564

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3027 

  slack (with derating applied) (MET)                                                                     1.5436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8463 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5400 &   2.7125 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1683   1.0500            0.7029 &   3.4154 r
  mprj/o_q[157] (net)                                    2   0.0121 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1683   1.0500   0.0000   0.0001 &   3.4155 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2082   1.0500            1.4357 &   4.8512 r
  mprj/o_q_dly[157] (net)                                2   0.0152 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0275   0.2082   1.0500   0.0111   0.0119 &   4.8631 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2340   1.0500            1.4140 &   6.2771 r
  mprj/io_oeb[20] (net)                                  1   0.1954 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2771 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.2377   1.0500   0.0000   0.0541 &   6.3312 r
  data arrival time                                                                                                  6.3312

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3015 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3015 

  slack (with derating applied) (MET)                                                                     1.5688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8703 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2222   1.0500   0.0000   0.5269 &   2.6994 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1398   1.0500            0.6858 &   3.3852 r
  mprj/o_q[117] (net)                                    2   0.0093 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1398   1.0500   0.0000   0.0001 &   3.3853 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2817   1.0500            1.4790 &   4.8643 r
  mprj/o_q_dly[117] (net)                                2   0.0222 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2817   1.0500   0.0000   0.0003 &   4.8647 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0801   1.0500            1.3348 &   6.1994 r
  mprj/io_out[18] (net)                                  1   0.1824 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1994 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.2069   2.0823   1.0500   0.0842   0.1284 &   6.3279 r
  data arrival time                                                                                                  6.3279

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3013 

  slack (with derating applied) (MET)                                                                     1.5721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8735 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4594 &   2.6319 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1090   1.0500            0.6654 &   3.2973 r
  mprj/o_q[111] (net)                                    1   0.0062 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1090   1.0500   0.0000   0.0001 &   3.2973 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2383   1.0500            1.4496 &   4.7470 r
  mprj/o_q_dly[111] (net)                                2   0.0181 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2383   1.0500   0.0000   0.0003 &   4.7473 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4129   1.0500            1.5064 &   6.2536 r
  mprj/io_out[12] (net)                                  1   0.2119 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2536 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.4186   1.0500   0.0000   0.0707 &   6.3243 r
  data arrival time                                                                                                  6.3243

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3012 

  slack (with derating applied) (MET)                                                                     1.5757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8768 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2209   1.0500   0.0000   0.5012 &   2.6737 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0889   1.0500            0.6514 &   3.3251 r
  mprj/o_q[154] (net)                                    1   0.0041 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0889   1.0500   0.0000   0.0000 &   3.3251 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2696   1.0500            1.4665 &   4.7916 r
  mprj/o_q_dly[154] (net)                                2   0.0211 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2696   1.0500   0.0000   0.0003 &   4.7919 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1925   1.0500            1.3978 &   6.1898 r
  mprj/io_oeb[17] (net)                                  1   0.1921 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1898 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.1332   2.1951   1.0500   0.0503   0.0995 &   6.2893 r
  data arrival time                                                                                                  6.2893

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2995 

  slack (with derating applied) (MET)                                                                     1.6107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9102 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5371 &   2.7096 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1539   1.0500            0.6942 &   3.4039 r
  mprj/o_q[119] (net)                                    2   0.0107 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1539   1.0500   0.0000   0.0001 &   3.4040 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2077   1.0500            1.4341 &   4.8380 r
  mprj/o_q_dly[119] (net)                                2   0.0151 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0165   0.2077   1.0500   0.0067   0.0072 &   4.8453 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1749   1.0500            1.3808 &   6.2261 r
  mprj/io_out[20] (net)                                  1   0.1903 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2261 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   2.1781   1.0500   0.0000   0.0499 &   6.2760 r
  data arrival time                                                                                                  6.2760

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2989 

  slack (with derating applied) (MET)                                                                     1.6240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9228 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5402 &   2.7127 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0915   1.0500            0.6532 &   3.3659 r
  mprj/o_q[116] (net)                                    1   0.0044 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0915   1.0500   0.0000   0.0000 &   3.3659 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2782   1.0500            1.4721 &   4.8381 r
  mprj/o_q_dly[116] (net)                                2   0.0219 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2783   1.0500   0.0000   0.0003 &   4.8384 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1265   1.0500            1.3550 &   6.1934 r
  mprj/io_out[17] (net)                                  1   0.1858 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1934 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   2.1299   1.0500   0.0000   0.0505 &   6.2439 r
  data arrival time                                                                                                  6.2439

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2973 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2973 

  slack (with derating applied) (MET)                                                                     1.6561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9534 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2221   1.0500   0.0000   0.5245 &   2.6970 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0837   1.0500            0.6478 &   3.3449 r
  mprj/o_q[156] (net)                                    1   0.0036 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0837   1.0500   0.0000   0.0000 &   3.3449 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2136   1.0500            1.4305 &   4.7754 r
  mprj/o_q_dly[156] (net)                                2   0.0157 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2136   1.0500   0.0000   0.0002 &   4.7756 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0839   1.0500            1.3351 &   6.1107 r
  mprj/io_oeb[19] (net)                                  1   0.1828 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.1107 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.1838   2.0860   1.0500   0.0740   0.1173 &   6.2280 r
  data arrival time                                                                                                  6.2280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.2280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2966 

  slack (with derating applied) (MET)                                                                     1.6720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9686 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2224   1.0500   0.0000   0.5303 &   2.7028 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0918   1.0500            0.6534 &   3.3563 r
  mprj/o_q[118] (net)                                    1   0.0044 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0918   1.0500   0.0000   0.0000 &   3.3563 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2575   1.0500            1.4596 &   4.8159 r
  mprj/o_q_dly[118] (net)                                2   0.0199 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2575   1.0500   0.0000   0.0002 &   4.8161 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8895   1.0500            1.2246 &   6.0407 r
  mprj/io_out[19] (net)                                  1   0.1656 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.0407 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.1011   1.8913   1.0500   0.0382   0.0733 &   6.1140 r
  data arrival time                                                                                                  6.1140

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.1140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2911 

  slack (with derating applied) (MET)                                                                     1.7860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0772 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2219   1.0500   0.0000   0.5201 &   2.6926 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1009   1.0500            0.6598 &   3.3524 r
  mprj/o_q[155] (net)                                    1   0.0054 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1009   1.0500   0.0000   0.0001 &   3.3524 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2239   1.0500            1.4396 &   4.7921 r
  mprj/o_q_dly[155] (net)                                2   0.0167 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2239   1.0500   0.0000   0.0002 &   4.7922 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8848   1.0500            1.2216 &   6.0138 r
  mprj/io_oeb[18] (net)                                  1   0.1653 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.0138 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0862   1.8863   1.0500   0.0326   0.0654 &   6.0793 r
  data arrival time                                                                                                  6.0793

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.0793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.2895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2895 

  slack (with derating applied) (MET)                                                                     1.8207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1102 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          4.3282                     2.5311 &  24.5311 r
  la_data_in[12] (net)                                   2   0.3832 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.5311 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5702   4.3332   1.0500   3.0513   3.3019 &  27.8330 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1055   1.0500           -0.0181 &  27.8149 r
  mprj/buf_i[140] (net)                                  1   0.0035 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1055   1.0500   0.0000   0.0000 &  27.8149 r
  data arrival time                                                                                                 27.8149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5071 &  32.4727 r
  clock reconvergence pessimism                                                                           0.0000    32.4727
  clock uncertainty                                                                                      -0.1000    32.3727
  library setup time                                                                    1.0000           -0.0408    32.3319
  data required time                                                                                                32.3319
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3319
  data arrival time                                                                                                -27.8149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1301 
  total derate : arrival time                                                                            -0.1582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2883 

  slack (with derating applied) (MET)                                                                     4.5170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8054 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           3.9840                     2.3183 &  24.3183 r
  la_data_in[0] (net)                                    2   0.3515 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.3183 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6366   3.9905   1.0500   2.0724   2.2822 &  26.6005 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   1.0500            0.0018 &  26.6023 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1043   1.0500   0.0000   0.0000 &  26.6023 r
  data arrival time                                                                                                 26.6023

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.3543 &  32.3199 r
  clock reconvergence pessimism                                                                           0.0000    32.3199
  clock uncertainty                                                                                      -0.1000    32.2199
  library setup time                                                                    1.0000           -0.0402    32.1796
  data required time                                                                                                32.1796
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1796
  data arrival time                                                                                                -26.6023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1221 
  total derate : arrival time                                                                            -0.1088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2309 

  slack (with derating applied) (MET)                                                                     5.5773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8081 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            3.6032                     2.0491 &  24.0491 r
  wbs_dat_i[7] (net)                                     2   0.3174 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0491 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.0829   3.6159   1.0500   1.8346   2.0593 &  26.1084 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1120   1.0500            0.0357 &  26.1441 r
  mprj/buf_i[7] (net)                                    2   0.0157 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0097   0.1120   1.0500   0.0037   0.0041 &  26.1482 r
  data arrival time                                                                                                 26.1482

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0146 &  31.9802 r
  clock reconvergence pessimism                                                                           0.0000    31.9802
  clock uncertainty                                                                                      -0.1000    31.8802
  library setup time                                                                    1.0000           -0.0390    31.8412
  data required time                                                                                                31.8412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8412
  data arrival time                                                                                                -26.1482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.1000 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2042 

  slack (with derating applied) (MET)                                                                     5.6930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8971 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              3.6184                     2.1077 &  24.1077 r
  la_oenb[0] (net)                                       2   0.3192 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1077 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4656   3.6237   1.0500   1.4700   1.6369 &  25.7446 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   1.0500            0.0171 &  25.7617 r
  mprj/buf_i[64] (net)                                   1   0.0038 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0962   1.0500   0.0000   0.0000 &  25.7617 r
  data arrival time                                                                                                 25.7617

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4561 &  32.4217 r
  clock reconvergence pessimism                                                                           0.0000    32.4217
  clock uncertainty                                                                                      -0.1000    32.3217
  library setup time                                                                    1.0000           -0.0397    32.2820
  data required time                                                                                                32.2820
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2820
  data arrival time                                                                                                -25.7617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1275 
  total derate : arrival time                                                                            -0.0788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2062 

  slack (with derating applied) (MET)                                                                     6.5202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7265 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               3.8469                     2.2159 &  24.2159 r
  io_in[24] (net)                                        2   0.3404 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2159 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9479   3.8547   1.0500   1.1909   1.3668 &  25.5827 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1324   1.0500            0.0409 &  25.6236 r
  mprj/buf_i[216] (net)                                  2   0.0312 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0294   0.1324   1.0500   0.0120   0.0132 &  25.6368 r
  data arrival time                                                                                                 25.6368

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5036 &  32.4692 r
  clock reconvergence pessimism                                                                           0.0000    32.4692
  clock uncertainty                                                                                      -0.1000    32.3692
  library setup time                                                                    1.0000           -0.0446    32.3246
  data required time                                                                                                32.3246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3246
  data arrival time                                                                                                -25.6368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1300 
  total derate : arrival time                                                                            -0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1976 

  slack (with derating applied) (MET)                                                                     6.6878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8854 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           3.3343                     1.9478 &  23.9478 r
  la_data_in[8] (net)                                    2   0.2945 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9478 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1927   3.3384   1.0500   1.3936   1.5412 &  25.4890 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0934   1.0500            0.0332 &  25.5222 r
  mprj/buf_i[136] (net)                                  1   0.0047 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0934   1.0500   0.0000   0.0000 &  25.5222 r
  data arrival time                                                                                                 25.5222

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4938 &  32.4594 r
  clock reconvergence pessimism                                                                           0.0000    32.4594
  clock uncertainty                                                                                      -0.1000    32.3594
  library setup time                                                                    1.0000           -0.0395    32.3199
  data required time                                                                                                32.3199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3199
  data arrival time                                                                                                -25.5222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1294 
  total derate : arrival time                                                                            -0.0750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2044 

  slack (with derating applied) (MET)                                                                     6.7977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0021 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            3.6024                     2.0429 &  24.0429 r
  wbs_adr_i[1] (net)                                     2   0.3171 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.0429 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1643   3.6165   1.0500   0.8316   1.0153 &  25.0582 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   1.0500            0.0228 &  25.0810 r
  mprj/buf_i[33] (net)                                   1   0.0072 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0239   0.1007   1.0500   0.0098   0.0103 &  25.0913 r
  data arrival time                                                                                                 25.0913

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0829 &  32.0485 r
  clock reconvergence pessimism                                                                           0.0000    32.0485
  clock uncertainty                                                                                      -0.1000    31.9485
  library setup time                                                                    1.0000           -0.0381    31.9105
  data required time                                                                                                31.9105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9105
  data arrival time                                                                                                -25.0913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1078 
  total derate : arrival time                                                                            -0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     6.8191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9769 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              3.3830                     1.9748 &  23.9748 r
  la_oenb[7] (net)                                       2   0.2987 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.9748 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9226   3.3872   1.0500   1.3313   1.4775 &  25.4522 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   1.0500            0.0290 &  25.4812 r
  mprj/buf_i[71] (net)                                   1   0.0036 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   1.0500   0.0000   0.0000 &  25.4812 r
  data arrival time                                                                                                 25.4812

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4791 &  32.4447 r
  clock reconvergence pessimism                                                                           0.0000    32.4447
  clock uncertainty                                                                                      -0.1000    32.3447
  library setup time                                                                    1.0000           -0.0395    32.3052
  data required time                                                                                                32.3052
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3052
  data arrival time                                                                                                -25.4812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1287 
  total derate : arrival time                                                                            -0.0717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2004 

  slack (with derating applied) (MET)                                                                     6.8240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0244 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          3.2588                     1.9069 &  23.9069 r
  la_data_in[26] (net)                                   2   0.2881 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9069 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2957   3.2624   1.0500   1.4259   1.5698 &  25.4767 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1109   1.0500            0.0571 &  25.5338 r
  mprj/buf_i[154] (net)                                  2   0.0193 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0600   0.1109   1.0500   0.0237   0.0251 &  25.5589 r
  data arrival time                                                                                                 25.5589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6461 &  32.6117 r
  clock reconvergence pessimism                                                                           0.0000    32.6117
  clock uncertainty                                                                                      -0.1000    32.5117
  library setup time                                                                    1.0000           -0.0418    32.4698
  data required time                                                                                                32.4698
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4698
  data arrival time                                                                                                -25.5589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9110

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1375 
  total derate : arrival time                                                                            -0.0787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2161 

  slack (with derating applied) (MET)                                                                     6.9110 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1271 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             3.3074                     1.9226 &  23.9226 r
  la_oenb[36] (net)                                      2   0.2913 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9226 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1482   3.3127   1.0500   1.3322   1.4855 &  25.4081 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   1.0500            0.0332 &  25.4413 r
  mprj/buf_i[100] (net)                                  1   0.0039 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0919   1.0500   0.0000   0.0000 &  25.4413 r
  data arrival time                                                                                                 25.4413

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6144 &  32.5801 r
  clock reconvergence pessimism                                                                           0.0000    32.5801
  clock uncertainty                                                                                      -0.1000    32.4800
  library setup time                                                                    1.0000           -0.0396    32.4405
  data required time                                                                                                32.4405
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4405
  data arrival time                                                                                                -25.4413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1358 
  total derate : arrival time                                                                            -0.0723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (MET)                                                                     6.9992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2073 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             3.2754                     1.9086 &  23.9086 r
  la_oenb[22] (net)                                      2   0.2888 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9086 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1525   3.2801   1.0500   1.3397   1.4867 &  25.3953 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   1.0500            0.0352 &  25.4305 r
  mprj/buf_i[86] (net)                                   1   0.0041 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0917   1.0500   0.0000   0.0000 &  25.4305 r
  data arrival time                                                                                                 25.4305

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6169 &  32.5825 r
  clock reconvergence pessimism                                                                           0.0000    32.5825
  clock uncertainty                                                                                      -0.1000    32.4825
  library setup time                                                                    1.0000           -0.0396    32.4429
  data required time                                                                                                32.4429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4429
  data arrival time                                                                                                -25.4305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1359 
  total derate : arrival time                                                                            -0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2084 

  slack (with derating applied) (MET)                                                                     7.0124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2208 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          3.0903                     1.8088 &  23.8088 r
  la_data_in[22] (net)                                   2   0.2731 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8088 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0689   3.0935   1.0500   1.4268   1.5638 &  25.3726 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0900   1.0500            0.0458 &  25.4183 r
  mprj/buf_i[150] (net)                                  1   0.0047 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0040   0.0900   1.0500   0.0015   0.0016 &  25.4200 r
  data arrival time                                                                                                 25.4200

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6158 &  32.5814 r
  clock reconvergence pessimism                                                                           0.0000    32.5814
  clock uncertainty                                                                                      -0.1000    32.4814
  library setup time                                                                    1.0000           -0.0395    32.4420
  data required time                                                                                                32.4420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4420
  data arrival time                                                                                                -25.4200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1359 
  total derate : arrival time                                                                            -0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (MET)                                                                     7.0220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2346 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             3.2165                     1.8656 &  23.8657 r
  la_oenb[37] (net)                                      2   0.2828 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8657 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1542   3.2222   1.0500   1.3417   1.4963 &  25.3620 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0989   1.0500            0.0473 &  25.4092 r
  mprj/buf_i[101] (net)                                  2   0.0100 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0040   0.0989   1.0500   0.0015   0.0017 &  25.4109 r
  data arrival time                                                                                                 25.4109

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6137 &  32.5793 r
  clock reconvergence pessimism                                                                           0.0000    32.5793
  clock uncertainty                                                                                      -0.1000    32.4793
  library setup time                                                                    1.0000           -0.0400    32.4394
  data required time                                                                                                32.4394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4394
  data arrival time                                                                                                -25.4109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1358 
  total derate : arrival time                                                                            -0.0736 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2093 

  slack (with derating applied) (MET)                                                                     7.0285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2378 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             3.0608                     1.7924 &  23.7924 r
  la_oenb[20] (net)                                      2   0.2706 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7924 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0208   3.0638   1.0500   1.4017   1.5357 &  25.3281 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0900   1.0500            0.0477 &  25.3759 r
  mprj/buf_i[84] (net)                                   1   0.0050 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0900   1.0500   0.0000   0.0000 &  25.3759 r
  data arrival time                                                                                                 25.3759

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5835 &  32.5491 r
  clock reconvergence pessimism                                                                           0.0000    32.5491
  clock uncertainty                                                                                      -0.1000    32.4491
  library setup time                                                                    1.0000           -0.0395    32.4095
  data required time                                                                                                32.4095
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4095
  data arrival time                                                                                                -25.3759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1342 
  total derate : arrival time                                                                            -0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2096 

  slack (with derating applied) (MET)                                                                     7.0336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2432 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             3.2201                     1.8813 &  23.8813 r
  la_oenb[11] (net)                                      2   0.2844 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8813 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7684   3.2237   1.0500   1.2288   1.3633 &  25.2447 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0896   1.0500            0.0366 &  25.2813 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0896   1.0500   0.0000   0.0000 &  25.2813 r
  data arrival time                                                                                                 25.2813

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5333 &  32.4989 r
  clock reconvergence pessimism                                                                           0.0000    32.4989
  clock uncertainty                                                                                      -0.1000    32.3989
  library setup time                                                                    1.0000           -0.0394    32.3595
  data required time                                                                                                32.3595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3595
  data arrival time                                                                                                -25.2813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1315 
  total derate : arrival time                                                                            -0.0667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1982 

  slack (with derating applied) (MET)                                                                     7.0782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2764 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             3.0951                     1.8091 &  23.8091 r
  la_oenb[25] (net)                                      2   0.2733 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8091 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1177   3.0987   1.0500   1.3470   1.4836 &  25.2927 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1054   1.0500            0.0622 &  25.3550 r
  mprj/buf_i[89] (net)                                   2   0.0165 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0273   0.1054   1.0500   0.0109   0.0117 &  25.3666 r
  data arrival time                                                                                                 25.3666

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6427 &  32.6083 r
  clock reconvergence pessimism                                                                           0.0000    32.6083
  clock uncertainty                                                                                      -0.1000    32.5083
  library setup time                                                                    1.0000           -0.0410    32.4673
  data required time                                                                                                32.4673
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4673
  data arrival time                                                                                                -25.3666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1373 
  total derate : arrival time                                                                            -0.0742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2114 

  slack (with derating applied) (MET)                                                                     7.1007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3122 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             3.0015                     1.7558 &  23.7558 r
  la_oenb[21] (net)                                      2   0.2651 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7558 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1555   3.0048   1.0500   1.3833   1.5170 &  25.2728 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0889   1.0500            0.0504 &  25.3232 r
  mprj/buf_i[85] (net)                                   1   0.0048 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0038   0.0889   1.0500   0.0014   0.0015 &  25.3248 r
  data arrival time                                                                                                 25.3248

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6159 &  32.5815 r
  clock reconvergence pessimism                                                                           0.0000    32.5815
  clock uncertainty                                                                                      -0.1000    32.4815
  library setup time                                                                    1.0000           -0.0394    32.4421
  data required time                                                                                                32.4421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4421
  data arrival time                                                                                                -25.3248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1359 
  total derate : arrival time                                                                            -0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2106 

  slack (with derating applied) (MET)                                                                     7.1173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3279 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          2.9820                     1.7489 &  23.7489 r
  la_data_in[21] (net)                                   2   0.2638 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7489 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1087   2.9847   1.0500   1.3591   1.4873 &  25.2362 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0902   1.0500            0.0533 &  25.2895 r
  mprj/buf_i[149] (net)                                  1   0.0060 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0902   1.0500   0.0000   0.0000 &  25.2895 r
  data arrival time                                                                                                 25.2895

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5929 &  32.5585 r
  clock reconvergence pessimism                                                                           0.0000    32.5585
  clock uncertainty                                                                                      -0.1000    32.4585
  library setup time                                                                    1.0000           -0.0395    32.4190
  data required time                                                                                                32.4190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4190
  data arrival time                                                                                                -25.2895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1347 
  total derate : arrival time                                                                            -0.0734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2080 

  slack (with derating applied) (MET)                                                                     7.1294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3374 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               3.9101                     2.2862 &  24.2862 r
  io_in[10] (net)                                        2   0.3459 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2862 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5430   3.9150   1.0500   0.6459   0.7687 &  25.0549 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   1.0500            0.0331 &  25.0880 r
  mprj/buf_i[202] (net)                                  2   0.0268 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1284   1.0500   0.0000   0.0005 &  25.0885 r
  data arrival time                                                                                                 25.0885

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4151 &  32.3807 r
  clock reconvergence pessimism                                                                           0.0000    32.3807
  clock uncertainty                                                                                      -0.1000    32.2807
  library setup time                                                                    1.0000           -0.0440    32.2368
  data required time                                                                                                32.2368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2368
  data arrival time                                                                                                -25.0885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1253 
  total derate : arrival time                                                                            -0.0382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1635 

  slack (with derating applied) (MET)                                                                     7.1483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3118 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             3.2319                     1.8778 &  23.8778 r
  la_oenb[41] (net)                                      2   0.2845 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8778 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9315   3.2370   1.0500   1.2226   1.3687 &  25.2465 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1028   1.0500            0.0507 &  25.2972 r
  mprj/buf_i[105] (net)                                  2   0.0126 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0168   0.1028   1.0500   0.0068   0.0072 &  25.3044 r
  data arrival time                                                                                                 25.3044

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6361 &  32.6017 r
  clock reconvergence pessimism                                                                           0.0000    32.6017
  clock uncertainty                                                                                      -0.1000    32.5017
  library setup time                                                                    1.0000           -0.0406    32.4611
  data required time                                                                                                32.4611
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4611
  data arrival time                                                                                                -25.3044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1369 
  total derate : arrival time                                                                            -0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2049 

  slack (with derating applied) (MET)                                                                     7.1567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3615 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           3.2491                     1.8593 &  23.8593 r
  wbs_adr_i[15] (net)                                    2   0.2866 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8593 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9276   3.2584   1.0500   0.7865   0.9346 &  24.7939 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0911   1.0500            0.0360 &  24.8299 r
  mprj/buf_i[47] (net)                                   1   0.0039 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0057   0.0911   1.0500   0.0022   0.0023 &  24.8322 r
  data arrival time                                                                                                 24.8322

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1804 &  32.1460 r
  clock reconvergence pessimism                                                                           0.0000    32.1460
  clock uncertainty                                                                                      -0.1000    32.0460
  library setup time                                                                    1.0000           -0.0383    32.0077
  data required time                                                                                                32.0077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0077
  data arrival time                                                                                                -24.8322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1129 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1593 

  slack (with derating applied) (MET)                                                                     7.1756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3348 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            3.2632                     1.8566 &  23.8566 r
  wbs_adr_i[2] (net)                                     2   0.2873 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8566 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4894   3.2746   1.0500   0.6064   0.7604 &  24.6171 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1083   1.0500            0.0539 &  24.6710 r
  mprj/buf_i[34] (net)                                   2   0.0169 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0369   0.1083   1.0500   0.0149   0.0158 &  24.6868 r
  data arrival time                                                                                                 24.6868

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0826 &  32.0482 r
  clock reconvergence pessimism                                                                           0.0000    32.0482
  clock uncertainty                                                                                      -0.1000    31.9482
  library setup time                                                                    1.0000           -0.0392    31.9090
  data required time                                                                                                31.9090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9090
  data arrival time                                                                                                -24.6868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1078 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1473 

  slack (with derating applied) (MET)                                                                     7.2222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3696 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               3.0873                     1.8142 &  23.8142 r
  io_in[22] (net)                                        2   0.2735 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8142 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6402   3.0898   1.0500   1.0785   1.1924 &  25.0066 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1204   1.0500            0.0772 &  25.0839 r
  mprj/buf_i[214] (net)                                  2   0.0304 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0077   0.1204   1.0500   0.0029   0.0036 &  25.0875 r
  data arrival time                                                                                                 25.0875

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5032 &  32.4688 r
  clock reconvergence pessimism                                                                           0.0000    32.4688
  clock uncertainty                                                                                      -0.1000    32.3688
  library setup time                                                                    1.0000           -0.0428    32.3260
  data required time                                                                                                32.3260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3260
  data arrival time                                                                                                -25.0875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1299 
  total derate : arrival time                                                                            -0.0606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1906 

  slack (with derating applied) (MET)                                                                     7.2384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4290 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               3.6342                     2.0663 &  24.0663 r
  io_in[30] (net)                                        2   0.3201 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0663 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9911   3.6465   1.0500   0.8175   0.9918 &  25.0581 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1181   1.0500            0.0399 &  25.0980 r
  mprj/buf_i[222] (net)                                  2   0.0210 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1181   1.0500   0.0000   0.0004 &  25.0983 r
  data arrival time                                                                                                 25.0983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5197 &  32.4853 r
  clock reconvergence pessimism                                                                           0.0000    32.4853
  clock uncertainty                                                                                      -0.1000    32.3853
  library setup time                                                                    1.0000           -0.0425    32.3428
  data required time                                                                                                32.3428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3428
  data arrival time                                                                                                -25.0983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1308 
  total derate : arrival time                                                                            -0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1799 

  slack (with derating applied) (MET)                                                                     7.2445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4245 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              3.6865                     2.1458 &  24.1458 r
  la_oenb[4] (net)                                       2   0.3251 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1458 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6221   3.6921   1.0500   0.7255   0.8560 &  25.0018 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0986   1.0500            0.0154 &  25.0172 r
  mprj/buf_i[68] (net)                                   1   0.0049 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0055   0.0986   1.0500   0.0021   0.0022 &  25.0194 r
  data arrival time                                                                                                 25.0194

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4549 &  32.4205 r
  clock reconvergence pessimism                                                                           0.0000    32.4205
  clock uncertainty                                                                                      -0.1000    32.3205
  library setup time                                                                    1.0000           -0.0399    32.2806
  data required time                                                                                                32.2806
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2806
  data arrival time                                                                                                -25.0194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1690 

  slack (with derating applied) (MET)                                                                     7.2612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4302 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            3.0979                     1.7700 &  23.7700 r
  wbs_dat_i[6] (net)                                     2   0.2730 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7700 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4452   3.1071   1.0500   0.5891   0.7261 &  24.4961 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0974   1.0500            0.0532 &  24.5493 r
  mprj/buf_i[6] (net)                                    2   0.0100 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0034   0.0974   1.0500   0.0013   0.0014 &  24.5508 r
  data arrival time                                                                                                 24.5508

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0177 &  31.9833 r
  clock reconvergence pessimism                                                                           0.0000    31.9833
  clock uncertainty                                                                                      -0.1000    31.8833
  library setup time                                                                    1.0000           -0.0372    31.8461
  data required time                                                                                                31.8461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8461
  data arrival time                                                                                                -24.5508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1044 
  total derate : arrival time                                                                            -0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1416 

  slack (with derating applied) (MET)                                                                     7.2953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4369 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                4.4027                     2.4818 &  24.4818 r
  io_in[0] (net)                                         2   0.3874 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.4818 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5202   4.4226   1.0500   0.2124   0.4329 &  24.9148 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1218   1.0500           -0.0057 &  24.9091 r
  mprj/buf_i[192] (net)                                  2   0.0141 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1218   1.0500   0.0000   0.0002 &  24.9093 r
  data arrival time                                                                                                 24.9093

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4291 &  32.3947 r
  clock reconvergence pessimism                                                                           0.0000    32.3947
  clock uncertainty                                                                                      -0.1000    32.2947
  library setup time                                                                    1.0000           -0.0430    32.2518
  data required time                                                                                                32.2518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2518
  data arrival time                                                                                                -24.9093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1260 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1470 

  slack (with derating applied) (MET)                                                                     7.3425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4895 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            3.0156                     1.7237 &  23.7237 r
  wbs_adr_i[9] (net)                                     2   0.2657 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7237 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3782   3.0247   1.0500   0.5612   0.6935 &  24.4172 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0975   1.0500            0.0587 &  24.4759 r
  mprj/buf_i[41] (net)                                   2   0.0109 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0262   0.0975   1.0500   0.0107   0.0113 &  24.4873 r
  data arrival time                                                                                                 24.4873

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0146 &  31.9802 r
  clock reconvergence pessimism                                                                           0.0000    31.9802
  clock uncertainty                                                                                      -0.1000    31.8802
  library setup time                                                                    1.0000           -0.0372    31.8431
  data required time                                                                                                31.8431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8431
  data arrival time                                                                                                -24.4873
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1406 

  slack (with derating applied) (MET)                                                                     7.3558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4964 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               4.8785                     2.7199 &  24.7199 r
  io_in[36] (net)                                        2   0.4274 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.7199 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.9110   1.0500   0.0000   0.2545 &  24.9744 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1462   1.0500           -0.0109 &  24.9635 r
  mprj/buf_i[228] (net)                                  2   0.0299 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1462   1.0500   0.0000   0.0006 &  24.9642 r
  data arrival time                                                                                                 24.9642

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5165 &  32.4821 r
  clock reconvergence pessimism                                                                           0.0000    32.4821
  clock uncertainty                                                                                      -0.1000    32.3821
  library setup time                                                                    1.0000           -0.0467    32.3354
  data required time                                                                                                32.3354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3354
  data arrival time                                                                                                -24.9642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1306 
  total derate : arrival time                                                                            -0.0127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1434 

  slack (with derating applied) (MET)                                                                     7.3713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5146 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           3.1344                     1.7898 &  23.7898 r
  wbs_adr_i[14] (net)                                    2   0.2762 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7898 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6442   3.1441   1.0500   0.6611   0.8027 &  24.5926 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0893   1.0500            0.0416 &  24.6342 r
  mprj/buf_i[46] (net)                                   1   0.0037 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0035   0.0893   1.0500   0.0013   0.0014 &  24.6356 r
  data arrival time                                                                                                 24.6356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1801 &  32.1457 r
  clock reconvergence pessimism                                                                           0.0000    32.1457
  clock uncertainty                                                                                      -0.1000    32.0457
  library setup time                                                                    1.0000           -0.0382    32.0076
  data required time                                                                                                32.0076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0076
  data arrival time                                                                                                -24.6356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1129 
  total derate : arrival time                                                                            -0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1532 

  slack (with derating applied) (MET)                                                                     7.3720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5252 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           3.4364                     1.9586 &  23.9586 r
  wbs_adr_i[13] (net)                                    2   0.3028 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9586 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3273   3.4476   1.0500   0.5408   0.6904 &  24.6489 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   1.0500            0.0293 &  24.6782 r
  mprj/buf_i[45] (net)                                   1   0.0058 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0042   0.0964   1.0500   0.0016   0.0018 &  24.6800 r
  data arrival time                                                                                                 24.6800

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &  32.1941 r
  clock reconvergence pessimism                                                                           0.0000    32.1941
  clock uncertainty                                                                                      -0.1000    32.0941
  library setup time                                                                    1.0000           -0.0388    32.0553
  data required time                                                                                                32.0553
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0553
  data arrival time                                                                                                -24.6800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1155 
  total derate : arrival time                                                                            -0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1498 

  slack (with derating applied) (MET)                                                                     7.3753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5252 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             3.0334                     1.7690 &  23.7690 r
  la_oenb[23] (net)                                      2   0.2674 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7690 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6318   3.0374   1.0500   1.1038   1.2307 &  24.9996 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0929   1.0500            0.0527 &  25.0524 r
  mprj/buf_i[87] (net)                                   1   0.0074 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0157   0.0929   1.0500   0.0063   0.0067 &  25.0591 r
  data arrival time                                                                                                 25.0591

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6244 &  32.5900 r
  clock reconvergence pessimism                                                                           0.0000    32.5900
  clock uncertainty                                                                                      -0.1000    32.4900
  library setup time                                                                    1.0000           -0.0396    32.4503
  data required time                                                                                                32.4503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4503
  data arrival time                                                                                                -25.0591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1363 
  total derate : arrival time                                                                            -0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1978 

  slack (with derating applied) (MET)                                                                     7.3912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5889 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             3.0800                     1.7971 &  23.7971 r
  la_oenb[26] (net)                                      2   0.2717 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7971 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5766   3.0839   1.0500   1.0764   1.2024 &  24.9995 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1076   1.0500            0.0653 &  25.0648 r
  mprj/buf_i[90] (net)                                   2   0.0187 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0180   0.1076   1.0500   0.0070   0.0076 &  25.0724 r
  data arrival time                                                                                                 25.0724

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6500 &  32.6156 r
  clock reconvergence pessimism                                                                           0.0000    32.6156
  clock uncertainty                                                                                      -0.1000    32.5156
  library setup time                                                                    1.0000           -0.0413    32.4742
  data required time                                                                                                32.4742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4742
  data arrival time                                                                                                -25.0724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4018

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1377 
  total derate : arrival time                                                                            -0.0607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1984 

  slack (with derating applied) (MET)                                                                     7.4018 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6002 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           3.4358                     1.9571 &  23.9571 r
  wbs_adr_i[10] (net)                                    2   0.3027 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9571 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1165   3.4474   1.0500   0.4549   0.6015 &  24.5586 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0943   1.0500            0.0269 &  24.5855 r
  mprj/buf_i[42] (net)                                   1   0.0043 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0943   1.0500   0.0000   0.0000 &  24.5855 r
  data arrival time                                                                                                 24.5855

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1615 &  32.1271 r
  clock reconvergence pessimism                                                                           0.0000    32.1271
  clock uncertainty                                                                                      -0.1000    32.0271
  library setup time                                                                    1.0000           -0.0383    31.9888
  data required time                                                                                                31.9888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9888
  data arrival time                                                                                                -24.5855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1120 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1419 

  slack (with derating applied) (MET)                                                                     7.4033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5451 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           3.2924                     1.8803 &  23.8803 r
  wbs_adr_i[16] (net)                                    2   0.2902 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8803 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2623   3.3027   1.0500   0.5144   0.6524 &  24.5326 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   1.0500            0.0393 &  24.5719 r
  mprj/buf_i[48] (net)                                   1   0.0074 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0350   0.0966   1.0500   0.0142   0.0149 &  24.5868 r
  data arrival time                                                                                                 24.5868

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2086 &  32.1742 r
  clock reconvergence pessimism                                                                           0.0000    32.1742
  clock uncertainty                                                                                      -0.1000    32.0742
  library setup time                                                                    1.0000           -0.0388    32.0354
  data required time                                                                                                32.0354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0354
  data arrival time                                                                                                -24.5868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4486

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1144 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1481 

  slack (with derating applied) (MET)                                                                     7.4486 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5967 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          3.2185                     1.8359 &  23.8359 r
  la_data_in[60] (net)                                   2   0.2835 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8359 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1564   3.2289   1.0500   0.8785   1.0350 &  24.8710 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   1.0500            0.0818 &  24.9528 r
  mprj/buf_i[188] (net)                                  2   0.0412 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0802   0.1341   1.0500   0.0327   0.0353 &  24.9881 r
  data arrival time                                                                                                 24.9881

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6185 &  32.5841 r
  clock reconvergence pessimism                                                                           0.0000    32.5841
  clock uncertainty                                                                                      -0.1000    32.4841
  library setup time                                                                    1.0000           -0.0452    32.4389
  data required time                                                                                                32.4389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4389
  data arrival time                                                                                                -24.9881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1909 

  slack (with derating applied) (MET)                                                                     7.4509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6418 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            2.9094                     1.6644 &  23.6644 r
  wbs_dat_i[9] (net)                                     2   0.2563 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6644 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2322   2.9174   1.0500   0.4997   0.6223 &  24.2867 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0994   1.0500            0.0679 &  24.3546 r
  mprj/buf_i[9] (net)                                    2   0.0135 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0381   0.0994   1.0500   0.0153   0.0163 &  24.3709 r
  data arrival time                                                                                                 24.3709

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0146 &  31.9802 r
  clock reconvergence pessimism                                                                           0.0000    31.9802
  clock uncertainty                                                                                      -0.1000    31.8802
  library setup time                                                                    1.0000           -0.0373    31.8429
  data required time                                                                                                31.8429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8429
  data arrival time                                                                                                -24.3709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4720

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.0336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1379 

  slack (with derating applied) (MET)                                                                     7.4720 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6099 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           3.1946                     1.8225 &  23.8225 r
  wbs_adr_i[12] (net)                                    2   0.2814 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8225 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3056   3.2047   1.0500   0.5328   0.6713 &  24.4939 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0896   1.0500            0.0379 &  24.5317 r
  mprj/buf_i[44] (net)                                   1   0.0033 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0896   1.0500   0.0000   0.0000 &  24.5318 r
  data arrival time                                                                                                 24.5318

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2026 &  32.1682 r
  clock reconvergence pessimism                                                                           0.0000    32.1682
  clock uncertainty                                                                                      -0.1000    32.0682
  library setup time                                                                    1.0000           -0.0383    32.0299
  data required time                                                                                                32.0299
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0299
  data arrival time                                                                                                -24.5318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1141 
  total derate : arrival time                                                                            -0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1479 

  slack (with derating applied) (MET)                                                                     7.4981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6460 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            3.0887                     1.7619 &  23.7619 r
  wbs_adr_i[5] (net)                                     2   0.2720 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7619 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2516   3.0986   1.0500   0.5062   0.6429 &  24.4048 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0940   1.0500            0.0500 &  24.4548 r
  mprj/buf_i[37] (net)                                   1   0.0076 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0057   0.0940   1.0500   0.0022   0.0024 &  24.4571 r
  data arrival time                                                                                                 24.4571

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1297 &  32.0953 r
  clock reconvergence pessimism                                                                           0.0000    32.0953
  clock uncertainty                                                                                      -0.1000    31.9953
  library setup time                                                                    1.0000           -0.0381    31.9572
  data required time                                                                                                31.9572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9572
  data arrival time                                                                                                -24.4571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1103 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1434 

  slack (with derating applied) (MET)                                                                     7.5001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6434 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                3.3834                     1.9643 &  23.9643 r
  io_in[9] (net)                                         2   0.2978 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9643 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5580   3.3898   1.0500   0.5861   0.7085 &  24.6727 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1209   1.0500            0.0589 &  24.7316 r
  mprj/buf_i[201] (net)                                  2   0.0269 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1209   1.0500   0.0000   0.0006 &  24.7322 r
  data arrival time                                                                                                 24.7322

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4158 &  32.3814 r
  clock reconvergence pessimism                                                                           0.0000    32.3814
  clock uncertainty                                                                                      -0.1000    32.2814
  library setup time                                                                    1.0000           -0.0428    32.2386
  data required time                                                                                                32.2386
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2386
  data arrival time                                                                                                -24.7322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1253 
  total derate : arrival time                                                                            -0.0366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1619 

  slack (with derating applied) (MET)                                                                     7.5064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6684 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               3.7320                     2.1167 &  24.1167 r
  io_in[33] (net)                                        2   0.3286 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1167 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2570   3.7459   1.0500   0.5076   0.6861 &  24.8028 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1160   1.0500            0.0314 &  24.8342 r
  mprj/buf_i[225] (net)                                  2   0.0177 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0082   0.1160   1.0500   0.0031   0.0035 &  24.8378 r
  data arrival time                                                                                                 24.8378

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5226 &  32.4882 r
  clock reconvergence pessimism                                                                           0.0000    32.4882
  clock uncertainty                                                                                      -0.1000    32.3882
  library setup time                                                                    1.0000           -0.0422    32.3461
  data required time                                                                                                32.3461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3461
  data arrival time                                                                                                -24.8378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5083

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1310 
  total derate : arrival time                                                                            -0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1653 

  slack (with derating applied) (MET)                                                                     7.5083 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6736 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            3.0635                     1.7477 &  23.7477 r
  wbs_dat_i[3] (net)                                     2   0.2698 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7477 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0098   3.0732   1.0500   0.4080   0.5389 &  24.2866 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0907   1.0500            0.0479 &  24.3345 r
  mprj/buf_i[3] (net)                                    1   0.0054 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0907   1.0500   0.0000   0.0000 &  24.3345 r
  data arrival time                                                                                                 24.3345

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0144 &  31.9800 r
  clock reconvergence pessimism                                                                           0.0000    31.9800
  clock uncertainty                                                                                      -0.1000    31.8800
  library setup time                                                                    1.0000           -0.0368    31.8432
  data required time                                                                                                31.8432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8432
  data arrival time                                                                                                -24.3345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1322 

  slack (with derating applied) (MET)                                                                     7.5087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6409 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            3.1151                     1.7706 &  23.7706 r
  wbs_dat_i[2] (net)                                     2   0.2740 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7706 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0182   3.1263   1.0500   0.4115   0.5513 &  24.3219 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1083   1.0500            0.0633 &  24.3852 r
  mprj/buf_i[2] (net)                                    2   0.0188 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0212   0.1083   1.0500   0.0082   0.0089 &  24.3941 r
  data arrival time                                                                                                 24.3941

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0826 &  32.0482 r
  clock reconvergence pessimism                                                                           0.0000    32.0482
  clock uncertainty                                                                                      -0.1000    31.9482
  library setup time                                                                    1.0000           -0.0392    31.9090
  data required time                                                                                                31.9090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9090
  data arrival time                                                                                                -24.3941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1078 
  total derate : arrival time                                                                            -0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1375 

  slack (with derating applied) (MET)                                                                     7.5150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6525 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           2.9635                     1.6940 &  23.6940 r
  wbs_adr_i[18] (net)                                    2   0.2610 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6940 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5583   2.9722   1.0500   0.6370   0.7677 &  24.4617 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0884   1.0500            0.0522 &  24.5138 r
  mprj/buf_i[50] (net)                                   1   0.0048 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0884   1.0500   0.0000   0.0000 &  24.5139 r
  data arrival time                                                                                                 24.5139

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2216 &  32.1872 r
  clock reconvergence pessimism                                                                           0.0000    32.1872
  clock uncertainty                                                                                      -0.1000    32.0872
  library setup time                                                                    1.0000           -0.0384    32.0488
  data required time                                                                                                32.0488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0488
  data arrival time                                                                                                -24.5139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1151 
  total derate : arrival time                                                                            -0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1542 

  slack (with derating applied) (MET)                                                                     7.5349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6891 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            3.0990                     1.7673 &  23.7673 r
  wbs_adr_i[4] (net)                                     2   0.2729 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7673 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1035   3.1091   1.0500   0.4448   0.5796 &  24.3469 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0925   1.0500            0.0476 &  24.3945 r
  mprj/buf_i[36] (net)                                   1   0.0064 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0023   0.0925   1.0500   0.0009   0.0010 &  24.3954 r
  data arrival time                                                                                                 24.3954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1122 &  32.0778 r
  clock reconvergence pessimism                                                                           0.0000    32.0778
  clock uncertainty                                                                                      -0.1000    31.9778
  library setup time                                                                    1.0000           -0.0378    31.9400
  data required time                                                                                                31.9400
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9400
  data arrival time                                                                                                -24.3954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1094 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1393 

  slack (with derating applied) (MET)                                                                     7.5446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6838 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            2.9705                     1.6935 &  23.6935 r
  wbs_sel_i[3] (net)                                     2   0.2614 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6935 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0241   2.9799   1.0500   0.4132   0.5407 &  24.2342 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0941   1.0500            0.0579 &  24.2921 r
  mprj/buf_i[233] (net)                                  2   0.0089 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0941   1.0500   0.0000   0.0001 &  24.2922 r
  data arrival time                                                                                                 24.2922

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.0144 &  31.9800 r
  clock reconvergence pessimism                                                                           0.0000    31.9800
  clock uncertainty                                                                                      -0.1000    31.8800
  library setup time                                                                    1.0000           -0.0370    31.8430
  data required time                                                                                                31.8430
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8430
  data arrival time                                                                                                -24.2922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1327 

  slack (with derating applied) (MET)                                                                     7.5508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6836 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           3.1039                     1.7738 &  23.7738 r
  wbs_dat_i[13] (net)                                    2   0.2735 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7738 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2997   3.1129   1.0500   0.5316   0.6645 &  24.4384 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0906   1.0500            0.0452 &  24.4836 r
  mprj/buf_i[13] (net)                                   1   0.0050 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0906   1.0500   0.0000   0.0000 &  24.4836 r
  data arrival time                                                                                                 24.4836

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2081 &  32.1737 r
  clock reconvergence pessimism                                                                           0.0000    32.1737
  clock uncertainty                                                                                      -0.1000    32.0737
  library setup time                                                                    1.0000           -0.0384    32.0353
  data required time                                                                                                32.0353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0353
  data arrival time                                                                                                -24.4836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1144 
  total derate : arrival time                                                                            -0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1482 

  slack (with derating applied) (MET)                                                                     7.5517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6999 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            3.2234                     1.8450 &  23.8450 r
  wbs_adr_i[0] (net)                                     2   0.2843 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8450 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7835   3.2327   1.0500   0.3196   0.4500 &  24.2950 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   1.0500            0.0437 &  24.3387 r
  mprj/buf_i[32] (net)                                   1   0.0080 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0285   0.0964   1.0500   0.0116   0.0122 &  24.3510 r
  data arrival time                                                                                                 24.3510

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0876 &  32.0532 r
  clock reconvergence pessimism                                                                           0.0000    32.0532
  clock uncertainty                                                                                      -0.1000    31.9532
  library setup time                                                                    1.0000           -0.0378    31.9153
  data required time                                                                                                31.9153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9153
  data arrival time                                                                                                -24.3510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1081 
  total derate : arrival time                                                                            -0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1322 

  slack (with derating applied) (MET)                                                                     7.5644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6965 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               3.4687                     2.0247 &  24.0247 r
  io_in[15] (net)                                        2   0.3063 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0247 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2872   3.4728   1.0500   0.5223   0.6323 &  24.6570 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   1.0500            0.0521 &  24.7091 r
  mprj/buf_i[207] (net)                                  2   0.0244 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1194   1.0500   0.0000   0.0004 &  24.7095 r
  data arrival time                                                                                                 24.7095

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4552 &  32.4208 r
  clock reconvergence pessimism                                                                           0.0000    32.4208
  clock uncertainty                                                                                      -0.1000    32.3208
  library setup time                                                                    1.0000           -0.0426    32.2781
  data required time                                                                                                32.2781
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2781
  data arrival time                                                                                                -24.7095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1600 

  slack (with derating applied) (MET)                                                                     7.5686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7286 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           3.4488                     2.0130 &  24.0130 r
  la_data_in[3] (net)                                    2   0.3045 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0130 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3443   3.4532   1.0500   0.5490   0.6600 &  24.6730 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1012   1.0500            0.0345 &  24.7075 r
  mprj/buf_i[131] (net)                                  2   0.0093 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0065   0.1012   1.0500   0.0025   0.0027 &  24.7102 r
  data arrival time                                                                                                 24.7102

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4553 &  32.4209 r
  clock reconvergence pessimism                                                                           0.0000    32.4209
  clock uncertainty                                                                                      -0.1000    32.3209
  library setup time                                                                    1.0000           -0.0401    32.2808
  data required time                                                                                                32.2808
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2808
  data arrival time                                                                                                -24.7102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1606 

  slack (with derating applied) (MET)                                                                     7.5706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7313 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           2.9617                     1.6954 &  23.6954 r
  wbs_adr_i[20] (net)                                    2   0.2610 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6954 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.4111   2.9701   1.0500   0.5758   0.7019 &  24.3973 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   1.0500            0.0504 &  24.4477 r
  mprj/buf_i[52] (net)                                   1   0.0035 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   1.0500   0.0000   0.0000 &  24.4477 r
  data arrival time                                                                                                 24.4477

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2097 &  32.1753 r
  clock reconvergence pessimism                                                                           0.0000    32.1753
  clock uncertainty                                                                                      -0.1000    32.0753
  library setup time                                                                    1.0000           -0.0382    32.0371
  data required time                                                                                                32.0371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0371
  data arrival time                                                                                                -24.4477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1145 
  total derate : arrival time                                                                            -0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1503 

  slack (with derating applied) (MET)                                                                     7.5894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7398 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           2.8974                     1.6603 &  23.6603 r
  wbs_dat_i[17] (net)                                    2   0.2543 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6603 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3536   2.9060   1.0500   0.5518   0.6761 &  24.3364 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0861   1.0500            0.0539 &  24.3903 r
  mprj/buf_i[17] (net)                                   1   0.0037 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0861   1.0500   0.0000   0.0000 &  24.3904 r
  data arrival time                                                                                                 24.3904

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2094 &  32.1750 r
  clock reconvergence pessimism                                                                           0.0000    32.1750
  clock uncertainty                                                                                      -0.1000    32.0750
  library setup time                                                                    1.0000           -0.0382    32.0369
  data required time                                                                                                32.0369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0369
  data arrival time                                                                                                -24.3904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1145 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1492 

  slack (with derating applied) (MET)                                                                     7.6465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7957 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           2.9420                     1.6827 &  23.6827 r
  wbs_dat_i[20] (net)                                    2   0.2592 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6827 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3905   2.9506   1.0500   0.5672   0.6930 &  24.3757 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   1.0500            0.0517 &  24.4274 r
  mprj/buf_i[20] (net)                                   1   0.0037 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   1.0500   0.0000   0.0000 &  24.4274 r
  data arrival time                                                                                                 24.4274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2669 &  32.2325 r
  clock reconvergence pessimism                                                                           0.0000    32.2325
  clock uncertainty                                                                                      -0.1000    32.1325
  library setup time                                                                    1.0000           -0.0385    32.0940
  data required time                                                                                                32.0940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0940
  data arrival time                                                                                                -24.4274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6666

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1175 
  total derate : arrival time                                                                            -0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1530 

  slack (with derating applied) (MET)                                                                     7.6666 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8195 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                3.4904                     1.9910 &  23.9910 r
  io_in[5] (net)                                         2   0.3077 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9910 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9284   3.5010   1.0500   0.3781   0.5266 &  24.5176 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   1.0500            0.0503 &  24.5679 r
  mprj/buf_i[197] (net)                                  2   0.0240 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0038   0.1194   1.0500   0.0015   0.0020 &  24.5699 r
  data arrival time                                                                                                 24.5699

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4257 &  32.3913 r
  clock reconvergence pessimism                                                                           0.0000    32.3913
  clock uncertainty                                                                                      -0.1000    32.2913
  library setup time                                                                    1.0000           -0.0426    32.2487
  data required time                                                                                                32.2487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2487
  data arrival time                                                                                                -24.5699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1259 
  total derate : arrival time                                                                            -0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1534 

  slack (with derating applied) (MET)                                                                     7.6787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8322 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            2.9583                     1.6864 &  23.6864 r
  wbs_dat_i[1] (net)                                     2   0.2604 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6864 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8260   2.9680   1.0500   0.3358   0.4619 &  24.1484 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0911   1.0500            0.0554 &  24.2038 r
  mprj/buf_i[1] (net)                                    1   0.0068 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0911   1.0500   0.0000   0.0001 &  24.2038 r
  data arrival time                                                                                                 24.2038

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0818 &  32.0474 r
  clock reconvergence pessimism                                                                           0.0000    32.0474
  clock uncertainty                                                                                      -0.1000    31.9474
  library setup time                                                                    1.0000           -0.0375    31.9099
  data required time                                                                                                31.9099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9099
  data arrival time                                                                                                -24.2038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1078 
  total derate : arrival time                                                                            -0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1324 

  slack (with derating applied) (MET)                                                                     7.7061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8385 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            2.7910                     1.5952 &  23.5952 r
  wbs_adr_i[8] (net)                                     2   0.2458 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5952 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8649   2.7994   1.0500   0.3489   0.4641 &  24.0592 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0956   1.0500            0.0715 &  24.1307 r
  mprj/buf_i[40] (net)                                   2   0.0119 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0956   1.0500   0.0000   0.0001 &  24.1309 r
  data arrival time                                                                                                 24.1309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0145 &  31.9801 r
  clock reconvergence pessimism                                                                           0.0000    31.9801
  clock uncertainty                                                                                      -0.1000    31.8801
  library setup time                                                                    1.0000           -0.0371    31.8431
  data required time                                                                                                31.8431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8431
  data arrival time                                                                                                -24.1309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1297 

  slack (with derating applied) (MET)                                                                     7.7122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8419 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            2.9571                     1.6849 &  23.6849 r
  wbs_sel_i[2] (net)                                     2   0.2602 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6849 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7070   2.9668   1.0500   0.2882   0.4119 &  24.0968 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1035   1.0500            0.0688 &  24.1655 r
  mprj/buf_i[232] (net)                                  2   0.0165 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0154   0.1035   1.0500   0.0060   0.0066 &  24.1721 r
  data arrival time                                                                                                 24.1721

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.0643 &  32.0299 r
  clock reconvergence pessimism                                                                           0.0000    32.0299
  clock uncertainty                                                                                      -0.1000    31.9299
  library setup time                                                                    1.0000           -0.0383    31.8916
  data required time                                                                                                31.8916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8916
  data arrival time                                                                                                -24.1721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1068 
  total derate : arrival time                                                                            -0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1300 

  slack (with derating applied) (MET)                                                                     7.7195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8495 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               3.1252                     1.7810 &  23.7810 r
  wbs_stb_i (net)                                        2   0.2752 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7810 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5890   3.1356   1.0500   0.2383   0.3681 &  24.1491 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0934   1.0500            0.0468 &  24.1959 r
  mprj/buf_i[235] (net)                                  1   0.0068 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0279   0.0934   1.0500   0.0113   0.0120 &  24.2079 r
  data arrival time                                                                                                 24.2079

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.1045 &  32.0701 r
  clock reconvergence pessimism                                                                           0.0000    32.0701
  clock uncertainty                                                                                      -0.1000    31.9701
  library setup time                                                                    1.0000           -0.0378    31.9322
  data required time                                                                                                31.9322
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9322
  data arrival time                                                                                                -24.2079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1089 
  total derate : arrival time                                                                            -0.0203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1293 

  slack (with derating applied) (MET)                                                                     7.7244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8536 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            2.8838                     1.6491 &  23.6491 r
  wbs_adr_i[3] (net)                                     2   0.2507 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6491 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6220   2.8924   1.0500   0.2528   0.3670 &  24.0160 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1016   1.0500            0.0717 &  24.0878 r
  mprj/buf_i[35] (net)                                   2   0.0157 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0324   0.1016   1.0500   0.0131   0.0140 &  24.1017 r
  data arrival time                                                                                                 24.1017

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0463 &  32.0119 r
  clock reconvergence pessimism                                                                           0.0000    32.0119
  clock uncertainty                                                                                      -0.1000    31.9119
  library setup time                                                                    1.0000           -0.0379    31.8740
  data required time                                                                                                31.8740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8740
  data arrival time                                                                                                -24.1017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1059 
  total derate : arrival time                                                                            -0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1274 

  slack (with derating applied) (MET)                                                                     7.7723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8998 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               3.5491                     2.0072 &  24.0072 r
  io_in[32] (net)                                        2   0.3120 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0072 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8387   3.5637   1.0500   0.3407   0.5052 &  24.5124 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   1.0500            0.0427 &  24.5551 r
  mprj/buf_i[224] (net)                                  2   0.0198 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0276   0.1157   1.0500   0.0110   0.0119 &  24.5670 r
  data arrival time                                                                                                 24.5670

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5231 &  32.4887 r
  clock reconvergence pessimism                                                                           0.0000    32.4887
  clock uncertainty                                                                                      -0.1000    32.3887
  library setup time                                                                    1.0000           -0.0421    32.3466
  data required time                                                                                                32.3466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3466
  data arrival time                                                                                                -24.5670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1310 
  total derate : arrival time                                                                            -0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1576 

  slack (with derating applied) (MET)                                                                     7.7796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9372 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            3.1169                     1.7790 &  23.7790 r
  wbs_adr_i[6] (net)                                     2   0.2746 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7790 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2525   3.1266   1.0500   0.1024   0.2178 &  23.9968 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0993   1.0500            0.0540 &  24.0508 r
  mprj/buf_i[38] (net)                                   2   0.0112 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0283   0.0993   1.0500   0.0115   0.0122 &  24.0630 r
  data arrival time                                                                                                 24.0630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0157 &  31.9813 r
  clock reconvergence pessimism                                                                           0.0000    31.9813
  clock uncertainty                                                                                      -0.1000    31.8813
  library setup time                                                                    1.0000           -0.0373    31.8440
  data required time                                                                                                31.8440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8440
  data arrival time                                                                                                -24.0630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1043 
  total derate : arrival time                                                                            -0.0135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1178 

  slack (with derating applied) (MET)                                                                     7.7810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8988 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           2.8850                     1.6556 &  23.6556 r
  wbs_dat_i[16] (net)                                    2   0.2511 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6556 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9894   2.8923   1.0500   0.4022   0.5139 &  24.1695 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0914   1.0500            0.0607 &  24.2302 r
  mprj/buf_i[16] (net)                                   1   0.0078 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0246   0.0914   1.0500   0.0100   0.0106 &  24.2409 r
  data arrival time                                                                                                 24.2409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2086 &  32.1742 r
  clock reconvergence pessimism                                                                           0.0000    32.1742
  clock uncertainty                                                                                      -0.1000    32.0742
  library setup time                                                                    1.0000           -0.0385    32.0357
  data required time                                                                                                32.0357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0357
  data arrival time                                                                                                -24.2409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1144 
  total derate : arrival time                                                                            -0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1423 

  slack (with derating applied) (MET)                                                                     7.7948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9371 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               3.0184                     1.7312 &  23.7312 r
  io_in[28] (net)                                        2   0.2662 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7312 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4997   3.0258   1.0500   0.6120   0.7348 &  24.4660 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1083   1.0500            0.0697 &  24.5356 r
  mprj/buf_i[220] (net)                                  2   0.0201 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1083   1.0500   0.0000   0.0003 &  24.5359 r
  data arrival time                                                                                                 24.5359

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5123 &  32.4779 r
  clock reconvergence pessimism                                                                           0.0000    32.4779
  clock uncertainty                                                                                      -0.1000    32.3779
  library setup time                                                                    1.0000           -0.0410    32.3369
  data required time                                                                                                32.3369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3369
  data arrival time                                                                                                -24.5359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1304 
  total derate : arrival time                                                                            -0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1687 

  slack (with derating applied) (MET)                                                                     7.8009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9697 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            2.9084                     1.6633 &  23.6633 r
  wbs_dat_i[0] (net)                                     2   0.2552 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6633 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.5830   2.9176   1.0500   0.2378   0.3554 &  24.0188 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0972   1.0500            0.0655 &  24.0842 r
  mprj/buf_i[0] (net)                                    2   0.0118 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0235   0.0972   1.0500   0.0096   0.0102 &  24.0944 r
  data arrival time                                                                                                 24.0944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0829 &  32.0485 r
  clock reconvergence pessimism                                                                           0.0000    32.0485
  clock uncertainty                                                                                      -0.1000    31.9485
  library setup time                                                                    1.0000           -0.0378    31.9107
  data required time                                                                                                31.9107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9107
  data arrival time                                                                                                -24.0944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8163

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1078 
  total derate : arrival time                                                                            -0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1283 

  slack (with derating applied) (MET)                                                                     7.8162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9446 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                3.1115                     1.7855 &  23.7855 r
  wbs_we_i (net)                                         2   0.2746 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.7855 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3701   3.1194   1.0500   0.1466   0.2601 &  24.0456 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0945   1.0500            0.0491 &  24.0948 r
  mprj/buf_i[234] (net)                                  1   0.0078 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0075   0.0945   1.0500   0.0029   0.0031 &  24.0979 r
  data arrival time                                                                                                 24.0979

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.0981 &  32.0637 r
  clock reconvergence pessimism                                                                           0.0000    32.0637
  clock uncertainty                                                                                      -0.1000    31.9637
  library setup time                                                                    1.0000           -0.0378    31.9259
  data required time                                                                                                31.9259
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9259
  data arrival time                                                                                                -24.0979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1086 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1235 

  slack (with derating applied) (MET)                                                                     7.8280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9515 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            2.8478                     1.6325 &  23.6325 r
  wbs_dat_i[8] (net)                                     2   0.2477 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6325 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.4886   2.8555   1.0500   0.1970   0.3027 &  23.9352 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0879   1.0500            0.0594 &  23.9946 r
  mprj/buf_i[8] (net)                                    1   0.0056 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0154   0.0879   1.0500   0.0062   0.0066 &  24.0012 r
  data arrival time                                                                                                 24.0012

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0144 &  31.9800 r
  clock reconvergence pessimism                                                                           0.0000    31.9800
  clock uncertainty                                                                                      -0.1000    31.8800
  library setup time                                                                    1.0000           -0.0366    31.8434
  data required time                                                                                                31.8434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8434
  data arrival time                                                                                                -24.0012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1042 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1218 

  slack (with derating applied) (MET)                                                                     7.8422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9640 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           2.9703                     1.6988 &  23.6988 r
  wbs_adr_i[17] (net)                                    2   0.2617 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6988 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7431   2.9791   1.0500   0.3018   0.4160 &  24.1148 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0864   1.0500            0.0494 &  24.1643 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0864   1.0500   0.0000   0.0000 &  24.1643 r
  data arrival time                                                                                                 24.1643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1798 &  32.1454 r
  clock reconvergence pessimism                                                                           0.0000    32.1454
  clock uncertainty                                                                                      -0.1000    32.0454
  library setup time                                                                    1.0000           -0.0380    32.0074
  data required time                                                                                                32.0074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0074
  data arrival time                                                                                                -24.1643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1129 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1351 

  slack (with derating applied) (MET)                                                                     7.8431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9782 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           2.9714                     1.6972 &  23.6972 r
  wbs_dat_i[12] (net)                                    2   0.2617 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6972 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8416   2.9803   1.0500   0.3399   0.4597 &  24.1569 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0904   1.0500            0.0538 &  24.2107 r
  mprj/buf_i[12] (net)                                   1   0.0062 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0904   1.0500   0.0000   0.0000 &  24.2108 r
  data arrival time                                                                                                 24.2108

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &  32.1941 r
  clock reconvergence pessimism                                                                           0.0000    32.1941
  clock uncertainty                                                                                      -0.1000    32.0941
  library setup time                                                                    1.0000           -0.0385    32.0556
  data required time                                                                                                32.0556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0556
  data arrival time                                                                                                -24.2108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1155 
  total derate : arrival time                                                                            -0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1399 

  slack (with derating applied) (MET)                                                                     7.8448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9848 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            2.8864                     1.6499 &  23.6499 r
  wbs_dat_i[4] (net)                                     2   0.2509 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6499 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.6696   2.8951   1.0500   0.2717   0.3870 &  24.0369 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0889   1.0500            0.0578 &  24.0947 r
  mprj/buf_i[4] (net)                                    1   0.0059 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0103   0.0889   1.0500   0.0041   0.0044 &  24.0991 r
  data arrival time                                                                                                 24.0991

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.1266 &  32.0922 r
  clock reconvergence pessimism                                                                           0.0000    32.0922
  clock uncertainty                                                                                      -0.1000    31.9922
  library setup time                                                                    1.0000           -0.0378    31.9544
  data required time                                                                                                31.9544
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9544
  data arrival time                                                                                                -24.0991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1101 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1315 

  slack (with derating applied) (MET)                                                                     7.8553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9868 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          3.2120                     1.8787 &  23.8787 r
  la_data_in[13] (net)                                   2   0.2838 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8787 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1184   3.2156   1.0500   0.4692   0.5645 &  24.4432 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   1.0500            0.0372 &  24.4804 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0897   1.0500   0.0000   0.0000 &  24.4804 r
  data arrival time                                                                                                 24.4804

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5470 &  32.5126 r
  clock reconvergence pessimism                                                                           0.0000    32.5126
  clock uncertainty                                                                                      -0.1000    32.4126
  library setup time                                                                    1.0000           -0.0395    32.3731
  data required time                                                                                                32.3731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3731
  data arrival time                                                                                                -24.4804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1609 

  slack (with derating applied) (MET)                                                                     7.8927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0536 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                3.6137                     2.0302 &  24.0302 r
  io_in[1] (net)                                         2   0.3173 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.0302 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2617   3.6324   1.0500   0.0996   0.2807 &  24.3110 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1170   1.0500            0.0397 &  24.3506 r
  mprj/buf_i[193] (net)                                  2   0.0201 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1170   1.0500   0.0000   0.0003 &  24.3510 r
  data arrival time                                                                                                 24.3510

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4292 &  32.3948 r
  clock reconvergence pessimism                                                                           0.0000    32.3948
  clock uncertainty                                                                                      -0.1000    32.2948
  library setup time                                                                    1.0000           -0.0422    32.2525
  data required time                                                                                                32.2525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2525
  data arrival time                                                                                                -24.3510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1260 
  total derate : arrival time                                                                            -0.0153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1413 

  slack (with derating applied) (MET)                                                                     7.9016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0429 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           2.7857                     1.5973 &  23.5973 r
  wbs_dat_i[14] (net)                                    2   0.2456 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5973 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8276   2.7932   1.0500   0.3336   0.4418 &  24.0391 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0852   1.0500            0.0605 &  24.0997 r
  mprj/buf_i[14] (net)                                   1   0.0042 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0138   0.0852   1.0500   0.0056   0.0059 &  24.1055 r
  data arrival time                                                                                                 24.1055

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1801 &  32.1457 r
  clock reconvergence pessimism                                                                           0.0000    32.1457
  clock uncertainty                                                                                      -0.1000    32.0457
  library setup time                                                                    1.0000           -0.0379    32.0078
  data required time                                                                                                32.0078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0078
  data arrival time                                                                                                -24.1055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1129 
  total derate : arrival time                                                                            -0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1371 

  slack (with derating applied) (MET)                                                                     7.9022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0394 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           3.3760                     1.9437 &  23.9437 r
  wbs_dat_i[31] (net)                                    2   0.2984 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9437 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3282   3.3832   1.0500   0.1346   0.2404 &  24.1841 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0932   1.0500            0.0299 &  24.2140 r
  mprj/buf_i[31] (net)                                   1   0.0041 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0932   1.0500   0.0000   0.0000 &  24.2141 r
  data arrival time                                                                                                 24.2141

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2921 &  32.2577 r
  clock reconvergence pessimism                                                                           0.0000    32.2577
  clock uncertainty                                                                                      -0.1000    32.1577
  library setup time                                                                    1.0000           -0.0390    32.1187
  data required time                                                                                                32.1187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1187
  data arrival time                                                                                                -24.2141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9046

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1317 

  slack (with derating applied) (MET)                                                                     7.9046 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0363 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           2.9575                     1.7002 &  23.7002 r
  wbs_dat_i[30] (net)                                    2   0.2610 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7002 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0706   2.9645   1.0500   0.4313   0.5422 &  24.2424 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0882   1.0500            0.0524 &  24.2948 r
  mprj/buf_i[30] (net)                                   1   0.0047 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0882   1.0500   0.0000   0.0000 &  24.2949 r
  data arrival time                                                                                                 24.2949

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3771 &  32.3427 r
  clock reconvergence pessimism                                                                           0.0000    32.3427
  clock uncertainty                                                                                      -0.1000    32.2427
  library setup time                                                                    1.0000           -0.0390    32.2036
  data required time                                                                                                32.2036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2036
  data arrival time                                                                                                -24.2949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1516 

  slack (with derating applied) (MET)                                                                     7.9088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0604 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               3.8921                     2.1758 &  24.1758 r
  io_in[37] (net)                                        2   0.3410 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1758 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9158   1.0500   0.0000   0.2064 &  24.3822 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1330   1.0500            0.0377 &  24.4199 r
  mprj/buf_i[229] (net)                                  2   0.0310 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1330   1.0500   0.0000   0.0007 &  24.4206 r
  data arrival time                                                                                                 24.4206

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5165 &  32.4821 r
  clock reconvergence pessimism                                                                           0.0000    32.4821
  clock uncertainty                                                                                      -0.1000    32.3821
  library setup time                                                                    1.0000           -0.0447    32.3374
  data required time                                                                                                32.3374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3374
  data arrival time                                                                                                -24.4206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1306 
  total derate : arrival time                                                                            -0.0117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1423 

  slack (with derating applied) (MET)                                                                     7.9168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0591 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             2.8991                     1.6592 &  23.6592 r
  la_oenb[63] (net)                                      2   0.2554 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6592 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2043   2.9075   1.0500   0.4878   0.6099 &  24.2691 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1499   1.0500            0.1132 &  24.3822 r
  mprj/buf_i[127] (net)                                  2   0.0571 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0151   0.1501   1.0500   0.0059   0.0101 &  24.3923 r
  data arrival time                                                                                                 24.3923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5071 &  32.4727 r
  clock reconvergence pessimism                                                                           0.0000    32.4727
  clock uncertainty                                                                                      -0.1000    32.3727
  library setup time                                                                    1.0000           -0.0475    32.3252
  data required time                                                                                                32.3252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3252
  data arrival time                                                                                                -24.3923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1301 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1651 

  slack (with derating applied) (MET)                                                                     7.9329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0980 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          3.1301                     1.8283 &  23.8283 r
  la_data_in[15] (net)                                   2   0.2763 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8283 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1199   3.1339   1.0500   0.4695   0.5648 &  24.3931 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0917   1.0500            0.0450 &  24.4381 r
  mprj/buf_i[143] (net)                                  1   0.0055 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0917   1.0500   0.0000   0.0000 &  24.4381 r
  data arrival time                                                                                                 24.4381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5468 &  32.5124 r
  clock reconvergence pessimism                                                                           0.0000    32.5124
  clock uncertainty                                                                                      -0.1000    32.4124
  library setup time                                                                    1.0000           -0.0396    32.3729
  data required time                                                                                                32.3729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3729
  data arrival time                                                                                                -24.4381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0290 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1613 

  slack (with derating applied) (MET)                                                                     7.9347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0960 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          3.1627                     1.8478 &  23.8478 r
  la_data_in[16] (net)                                   2   0.2793 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8478 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0853   3.1665   1.0500   0.4564   0.5517 &  24.3996 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0916   1.0500            0.0427 &  24.4422 r
  mprj/buf_i[144] (net)                                  1   0.0051 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0121   0.0916   1.0500   0.0048   0.0051 &  24.4474 r
  data arrival time                                                                                                 24.4474

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5896 &  32.5552 r
  clock reconvergence pessimism                                                                           0.0000    32.5552
  clock uncertainty                                                                                      -0.1000    32.4552
  library setup time                                                                    1.0000           -0.0396    32.4156
  data required time                                                                                                32.4156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4156
  data arrival time                                                                                                -24.4474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1345 
  total derate : arrival time                                                                            -0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1630 

  slack (with derating applied) (MET)                                                                     7.9682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1313 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            2.7707                     1.5853 &  23.5853 r
  wbs_adr_i[7] (net)                                     2   0.2431 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5853 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6372   2.7788   1.0500   0.2595   0.3681 &  23.9534 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0947   1.0500            0.0719 &  24.0253 r
  mprj/buf_i[39] (net)                                   2   0.0114 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0058   0.0947   1.0500   0.0022   0.0025 &  24.0277 r
  data arrival time                                                                                                 24.0277

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1806 &  32.1462 r
  clock reconvergence pessimism                                                                           0.0000    32.1462
  clock uncertainty                                                                                      -0.1000    32.0462
  library setup time                                                                    1.0000           -0.0385    32.0078
  data required time                                                                                                32.0078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0078
  data arrival time                                                                                                -24.0277
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1130 
  total derate : arrival time                                                                            -0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1340 

  slack (with derating applied) (MET)                                                                     7.9800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1141 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             3.0782                     1.7972 &  23.7972 r
  la_oenb[12] (net)                                      2   0.2716 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7972 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9545   3.0818   1.0500   0.3980   0.4884 &  24.2857 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.0469 &  24.3326 r
  mprj/buf_i[76] (net)                                   1   0.0051 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   1.0500   0.0000   0.0001 &  24.3327 r
  data arrival time                                                                                                 24.3327

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5222 &  32.4878 r
  clock reconvergence pessimism                                                                           0.0000    32.4878
  clock uncertainty                                                                                      -0.1000    32.3878
  library setup time                                                                    1.0000           -0.0395    32.3483
  data required time                                                                                                32.3483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3483
  data arrival time                                                                                                -24.3327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1309 
  total derate : arrival time                                                                            -0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1564 

  slack (with derating applied) (MET)                                                                     8.0157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1721 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           2.7580                     1.5790 &  23.5790 r
  wbs_dat_i[10] (net)                                    2   0.2420 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5790 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6733   2.7658   1.0500   0.2747   0.3820 &  23.9610 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   1.0500            0.0599 &  24.0209 r
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0830   1.0500   0.0000   0.0000 &  24.0209 r
  data arrival time                                                                                                 24.0209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &  32.1941 r
  clock reconvergence pessimism                                                                           0.0000    32.1941
  clock uncertainty                                                                                      -0.1000    32.0941
  library setup time                                                                    1.0000           -0.0381    32.0560
  data required time                                                                                                32.0560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0560
  data arrival time                                                                                                -24.0209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1155 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1365 

  slack (with derating applied) (MET)                                                                     8.0351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1716 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           2.5999                     1.5046 &  23.5046 r
  wbs_adr_i[23] (net)                                    2   0.2278 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5046 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7660   2.6060   1.0500   0.3107   0.4020 &  23.9066 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0827   1.0500            0.0703 &  23.9769 r
  mprj/buf_i[55] (net)                                   1   0.0043 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0827   1.0500   0.0000   0.0000 &  23.9770 r
  data arrival time                                                                                                 23.9770

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2093 &  32.1749 r
  clock reconvergence pessimism                                                                           0.0000    32.1749
  clock uncertainty                                                                                      -0.1000    32.0749
  library setup time                                                                    1.0000           -0.0380    32.0369
  data required time                                                                                                32.0369
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0369
  data arrival time                                                                                                -23.9770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1145 
  total derate : arrival time                                                                            -0.0225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1370 

  slack (with derating applied) (MET)                                                                     8.0599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1969 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               2.7969                     1.5943 &  23.5943 r
  wbs_cyc_i (net)                                        2   0.2461 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5943 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2406   2.8064   1.0500   0.0931   0.2032 &  23.7975 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0906   1.0500            0.0656 &  23.8631 r
  mprj/buf_i[236] (net)                                  2   0.0081 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0058   0.0906   1.0500   0.0022   0.0024 &  23.8655 r
  data arrival time                                                                                                 23.8655

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.1062 &  32.0718 r
  clock reconvergence pessimism                                                                           0.0000    32.0718
  clock uncertainty                                                                                      -0.1000    31.9718
  library setup time                                                                    1.0000           -0.0377    31.9341
  data required time                                                                                                31.9341
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9341
  data arrival time                                                                                                -23.8655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1090 
  total derate : arrival time                                                                            -0.0129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1220 

  slack (with derating applied) (MET)                                                                     8.0686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1905 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           2.6261                     1.5201 &  23.5201 r
  wbs_adr_i[31] (net)                                    2   0.2301 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5201 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0104   2.6324   1.0500   0.4074   0.5030 &  24.0231 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0841   1.0500            0.0701 &  24.0932 r
  mprj/buf_i[63] (net)                                   1   0.0051 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0841   1.0500   0.0000   0.0001 &  24.0933 r
  data arrival time                                                                                                 24.0933

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3511 &  32.3167 r
  clock reconvergence pessimism                                                                           0.0000    32.3167
  clock uncertainty                                                                                      -0.1000    32.2167
  library setup time                                                                    1.0000           -0.0387    32.1780
  data required time                                                                                                32.1780
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1780
  data arrival time                                                                                                -24.0933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1219 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1492 

  slack (with derating applied) (MET)                                                                     8.0847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2339 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             3.0230                     1.7636 &  23.7636 r
  la_oenb[15] (net)                                      2   0.2666 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7636 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8791   3.0269   1.0500   0.3660   0.4545 &  24.2182 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   1.0500            0.0567 &  24.2749 r
  mprj/buf_i[79] (net)                                   1   0.0097 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0227   0.0958   1.0500   0.0091   0.0096 &  24.2845 r
  data arrival time                                                                                                 24.2845

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5470 &  32.5126 r
  clock reconvergence pessimism                                                                           0.0000    32.5126
  clock uncertainty                                                                                      -0.1000    32.4126
  library setup time                                                                    1.0000           -0.0398    32.3727
  data required time                                                                                                32.3727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3727
  data arrival time                                                                                                -24.2845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1570 

  slack (with derating applied) (MET)                                                                     8.0882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2453 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             3.0415                     1.7703 &  23.7703 r
  la_oenb[14] (net)                                      2   0.2679 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7703 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8830   3.0459   1.0500   0.3649   0.4577 &  24.2280 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   1.0500            0.0519 &  24.2799 r
  mprj/buf_i[78] (net)                                   1   0.0071 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0034   0.0926   1.0500   0.0013   0.0015 &  24.2814 r
  data arrival time                                                                                                 24.2814

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5464 &  32.5120 r
  clock reconvergence pessimism                                                                           0.0000    32.5120
  clock uncertainty                                                                                      -0.1000    32.4120
  library setup time                                                                    1.0000           -0.0396    32.3723
  data required time                                                                                                32.3723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3723
  data arrival time                                                                                                -24.2814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1565 

  slack (with derating applied) (MET)                                                                     8.0910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2475 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           3.1216                     1.7795 &  23.7795 r
  wbs_dat_i[11] (net)                                    2   0.2749 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7795 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0200   3.1316   1.0500   0.0081   0.1192 &  23.8987 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0895   1.0500            0.0427 &  23.9414 r
  mprj/buf_i[11] (net)                                   1   0.0040 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0895   1.0500   0.0000   0.0000 &  23.9414 r
  data arrival time                                                                                                 23.9414

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2088 &  32.1744 r
  clock reconvergence pessimism                                                                           0.0000    32.1744
  clock uncertainty                                                                                      -0.1000    32.0744
  library setup time                                                                    1.0000           -0.0384    32.0360
  data required time                                                                                                32.0360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0360
  data arrival time                                                                                                -23.9414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0946

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1144 
  total derate : arrival time                                                                            -0.0077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1222 

  slack (with derating applied) (MET)                                                                     8.0946 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2167 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           2.6264                     1.5196 &  23.5196 r
  wbs_adr_i[21] (net)                                    2   0.2301 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5196 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7836   2.6327   1.0500   0.3177   0.4110 &  23.9305 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0820   1.0500            0.0678 &  23.9983 r
  mprj/buf_i[53] (net)                                   1   0.0035 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0820   1.0500   0.0000   0.0000 &  23.9983 r
  data arrival time                                                                                                 23.9983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2669 &  32.2325 r
  clock reconvergence pessimism                                                                           0.0000    32.2325
  clock uncertainty                                                                                      -0.1000    32.1325
  library setup time                                                                    1.0000           -0.0383    32.0942
  data required time                                                                                                32.0942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0942
  data arrival time                                                                                                -23.9983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1175 
  total derate : arrival time                                                                            -0.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1403 

  slack (with derating applied) (MET)                                                                     8.0959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2362 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          2.9921                     1.7506 &  23.7506 r
  la_data_in[17] (net)                                   2   0.2643 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7506 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8780   2.9953   1.0500   0.3714   0.4543 &  24.2049 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   1.0500            0.0502 &  24.2552 r
  mprj/buf_i[145] (net)                                  1   0.0043 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0881   1.0500   0.0000   0.0000 &  24.2552 r
  data arrival time                                                                                                 24.2552

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5387 &  32.5043 r
  clock reconvergence pessimism                                                                           0.0000    32.5043
  clock uncertainty                                                                                      -0.1000    32.4043
  library setup time                                                                    1.0000           -0.0394    32.3649
  data required time                                                                                                32.3649
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3649
  data arrival time                                                                                                -24.2552
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1318 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1558 

  slack (with derating applied) (MET)                                                                     8.1097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2655 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           2.6528                     1.5339 &  23.5339 r
  wbs_adr_i[22] (net)                                    2   0.2324 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5339 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7326   2.6592   1.0500   0.2979   0.3910 &  23.9249 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0841   1.0500            0.0683 &  23.9931 r
  mprj/buf_i[54] (net)                                   1   0.0048 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0841   1.0500   0.0000   0.0000 &  23.9932 r
  data arrival time                                                                                                 23.9932

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2800 &  32.2456 r
  clock reconvergence pessimism                                                                           0.0000    32.2456
  clock uncertainty                                                                                      -0.1000    32.1456
  library setup time                                                                    1.0000           -0.0384    32.1072
  data required time                                                                                                32.1072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1072
  data arrival time                                                                                                -23.9932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1140

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1182 
  total derate : arrival time                                                                            -0.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1401 

  slack (with derating applied) (MET)                                                                     8.1140 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2541 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               3.5656                     2.0055 &  24.0055 r
  io_in[35] (net)                                        2   0.3131 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0055 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5837   1.0500   0.0000   0.1708 &  24.1763 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1191   1.0500            0.0448 &  24.2212 r
  mprj/buf_i[227] (net)                                  2   0.0227 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0169   0.1191   1.0500   0.0068   0.0075 &  24.2287 r
  data arrival time                                                                                                 24.2287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5209 &  32.4865 r
  clock reconvergence pessimism                                                                           0.0000    32.4865
  clock uncertainty                                                                                      -0.1000    32.3865
  library setup time                                                                    1.0000           -0.0426    32.3439
  data required time                                                                                                32.3439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3439
  data arrival time                                                                                                -24.2287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1309 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1415 

  slack (with derating applied) (MET)                                                                     8.1152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2567 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            2.7107                     1.5490 &  23.5490 r
  wbs_sel_i[0] (net)                                     2   0.2377 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5490 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1623   2.7186   1.0500   0.0613   0.1612 &  23.7102 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0940   1.0500            0.0751 &  23.7853 r
  mprj/buf_i[230] (net)                                  2   0.0116 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0130   0.0940   1.0500   0.0053   0.0056 &  23.7910 r
  data arrival time                                                                                                 23.7910

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.0846 &  32.0502 r
  clock reconvergence pessimism                                                                           0.0000    32.0502
  clock uncertainty                                                                                      -0.1000    31.9502
  library setup time                                                                    1.0000           -0.0376    31.9126
  data required time                                                                                                31.9126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9126
  data arrival time                                                                                                -23.7910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1079 
  total derate : arrival time                                                                            -0.0115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1194 

  slack (with derating applied) (MET)                                                                     8.1216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2410 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                3.3891                     1.9116 &  23.9116 r
  io_in[2] (net)                                         2   0.2977 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9116 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4048   1.0500   0.0000   0.1555 &  24.0672 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1169   1.0500            0.0540 &  24.1211 r
  mprj/buf_i[194] (net)                                  2   0.0230 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1169   1.0500   0.0000   0.0004 &  24.1215 r
  data arrival time                                                                                                 24.1215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4278 &  32.3934 r
  clock reconvergence pessimism                                                                           0.0000    32.3934
  clock uncertainty                                                                                      -0.1000    32.2934
  library setup time                                                                    1.0000           -0.0422    32.2512
  data required time                                                                                                32.2512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2512
  data arrival time                                                                                                -24.1215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1260 
  total derate : arrival time                                                                            -0.0100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1360 

  slack (with derating applied) (MET)                                                                     8.1297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2656 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             2.9778                     1.7399 &  23.7399 r
  la_oenb[16] (net)                                      2   0.2628 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7399 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8618   2.9810   1.0500   0.3601   0.4442 &  24.1841 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   1.0500            0.0511 &  24.2351 r
  mprj/buf_i[80] (net)                                   1   0.0044 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0880   1.0500   0.0000   0.0001 &  24.2352 r
  data arrival time                                                                                                 24.2352

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5464 &  32.5120 r
  clock reconvergence pessimism                                                                           0.0000    32.5120
  clock uncertainty                                                                                      -0.1000    32.4120
  library setup time                                                                    1.0000           -0.0394    32.3726
  data required time                                                                                                32.3726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3726
  data arrival time                                                                                                -24.2352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0236 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1558 

  slack (with derating applied) (MET)                                                                     8.1374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2932 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             3.2511                     1.8915 &  23.8915 r
  la_oenb[35] (net)                                      2   0.2864 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8915 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6162   3.2561   1.0500   0.2589   0.3546 &  24.2461 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0943   1.0500            0.0397 &  24.2859 r
  mprj/buf_i[99] (net)                                   1   0.0062 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0141   0.0943   1.0500   0.0057   0.0060 &  24.2919 r
  data arrival time                                                                                                 24.2919

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6132 &  32.5788 r
  clock reconvergence pessimism                                                                           0.0000    32.5788
  clock uncertainty                                                                                      -0.1000    32.4789
  library setup time                                                                    1.0000           -0.0397    32.4391
  data required time                                                                                                32.4391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4391
  data arrival time                                                                                                -24.2919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1357 
  total derate : arrival time                                                                            -0.0191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1548 

  slack (with derating applied) (MET)                                                                     8.1472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3020 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          3.1253                     1.7851 &  23.7851 r
  la_data_in[55] (net)                                   2   0.2754 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7851 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8120   3.1347   1.0500   0.3320   0.4552 &  24.2403 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1119   1.0500            0.0662 &  24.3066 r
  mprj/buf_i[183] (net)                                  2   0.0220 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0505   0.1119   1.0500   0.0205   0.0219 &  24.3284 r
  data arrival time                                                                                                 24.3284

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6592 &  32.6248 r
  clock reconvergence pessimism                                                                           0.0000    32.6248
  clock uncertainty                                                                                      -0.1000    32.5248
  library setup time                                                                    1.0000           -0.0420    32.4828
  data required time                                                                                                32.4828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4828
  data arrival time                                                                                                -24.3284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1640 

  slack (with derating applied) (MET)                                                                     8.1543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3184 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           2.5954                     1.5019 &  23.5019 r
  wbs_dat_i[23] (net)                                    2   0.2274 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5019 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5545   2.6015   1.0500   0.2215   0.3086 &  23.8105 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0820   1.0500            0.0698 &  23.8803 r
  mprj/buf_i[23] (net)                                   1   0.0038 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0820   1.0500   0.0000   0.0000 &  23.8803 r
  data arrival time                                                                                                 23.8803

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2091 &  32.1748 r
  clock reconvergence pessimism                                                                           0.0000    32.1748
  clock uncertainty                                                                                      -0.1000    32.0747
  library setup time                                                                    1.0000           -0.0379    32.0368
  data required time                                                                                                32.0368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0368
  data arrival time                                                                                                -23.8803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1145 
  total derate : arrival time                                                                            -0.0180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1325 

  slack (with derating applied) (MET)                                                                     8.1565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2890 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             2.1303                     1.2449 &  23.2449 r
  la_oenb[18] (net)                                      2   0.1873 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2449 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8972   2.1329   1.0500   0.7866   0.8712 &  24.1161 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0771   1.0500            0.0956 &  24.2117 r
  mprj/buf_i[82] (net)                                   1   0.0050 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0771   1.0500   0.0000   0.0001 &  24.2118 r
  data arrival time                                                                                                 24.2118

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5467 &  32.5123 r
  clock reconvergence pessimism                                                                           0.0000    32.5123
  clock uncertainty                                                                                      -0.1000    32.4123
  library setup time                                                                    1.0000           -0.0388    32.3735
  data required time                                                                                                32.3735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3735
  data arrival time                                                                                                -24.2118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1783 

  slack (with derating applied) (MET)                                                                     8.1617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3400 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          2.8594                     1.6482 &  23.6482 r
  la_data_in[34] (net)                                   2   0.2492 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6482 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1714   2.8657   1.0500   0.4388   0.5440 &  24.1921 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   1.0500            0.0683 &  24.2605 r
  mprj/buf_i[162] (net)                                  2   0.0120 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0061   0.0967   1.0500   0.0023   0.0025 &  24.2630 r
  data arrival time                                                                                                 24.2630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6113 &  32.5769 r
  clock reconvergence pessimism                                                                           0.0000    32.5769
  clock uncertainty                                                                                      -0.1000    32.4769
  library setup time                                                                    1.0000           -0.0398    32.4370
  data required time                                                                                                32.4370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4370
  data arrival time                                                                                                -24.2630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1356 
  total derate : arrival time                                                                            -0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1649 

  slack (with derating applied) (MET)                                                                     8.1740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3389 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          2.7855                     1.5958 &  23.5958 r
  la_data_in[49] (net)                                   2   0.2455 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5958 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2735   2.7933   1.0500   0.5186   0.6344 &  24.2302 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0976   1.0500            0.0741 &  24.3043 r
  mprj/buf_i[177] (net)                                  2   0.0134 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0145   0.0976   1.0500   0.0058   0.0063 &  24.3106 r
  data arrival time                                                                                                 24.3106

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6594 &  32.6250 r
  clock reconvergence pessimism                                                                           0.0000    32.6250
  clock uncertainty                                                                                      -0.1000    32.5250
  library setup time                                                                    1.0000           -0.0401    32.4849
  data required time                                                                                                32.4849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4849
  data arrival time                                                                                                -24.3106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1382 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1722 

  slack (with derating applied) (MET)                                                                     8.1744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3466 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           2.5764                     1.4840 &  23.4840 r
  wbs_adr_i[30] (net)                                    2   0.2273 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4840 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9879   2.5830   1.0500   0.3982   0.4937 &  23.9776 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   1.0500            0.0722 &  24.0498 r
  mprj/buf_i[62] (net)                                   1   0.0048 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0830   1.0500   0.0000   0.0000 &  24.0498 r
  data arrival time                                                                                                 24.0498

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3982 &  32.3638 r
  clock reconvergence pessimism                                                                           0.0000    32.3638
  clock uncertainty                                                                                      -0.1000    32.2638
  library setup time                                                                    1.0000           -0.0388    32.2249
  data required time                                                                                                32.2249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2249
  data arrival time                                                                                                -24.0498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1244 
  total derate : arrival time                                                                            -0.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1514 

  slack (with derating applied) (MET)                                                                     8.1751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3264 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          3.0934                     1.7684 &  23.7684 r
  la_data_in[57] (net)                                   2   0.2726 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7684 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7226   3.1025   1.0500   0.2954   0.4151 &  24.1836 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   1.0500            0.0719 &  24.2555 r
  mprj/buf_i[185] (net)                                  2   0.0260 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0372   0.1157   1.0500   0.0147   0.0160 &  24.2715 r
  data arrival time                                                                                                 24.2715

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6261 &  32.5917 r
  clock reconvergence pessimism                                                                           0.0000    32.5917
  clock uncertainty                                                                                      -0.1000    32.4917
  library setup time                                                                    1.0000           -0.0424    32.4493
  data required time                                                                                                32.4493
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4493
  data arrival time                                                                                                -24.2715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1604 

  slack (with derating applied) (MET)                                                                     8.1778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3382 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           2.9111                     1.6672 &  23.6672 r
  wbs_dat_i[15] (net)                                    2   0.2565 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6672 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.9188   1.0500   0.0000   0.0956 &  23.7629 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0876   1.0500            0.0548 &  23.8177 r
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0132   0.0876   1.0500   0.0053   0.0056 &  23.8233 r
  data arrival time                                                                                                 23.8233

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1803 &  32.1459 r
  clock reconvergence pessimism                                                                           0.0000    32.1459
  clock uncertainty                                                                                      -0.1000    32.0459
  library setup time                                                                    1.0000           -0.0381    32.0079
  data required time                                                                                                32.0079
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0079
  data arrival time                                                                                                -23.8233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1129 
  total derate : arrival time                                                                            -0.0074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1204 

  slack (with derating applied) (MET)                                                                     8.1846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3049 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             3.1122                     1.8184 &  23.8184 r
  la_oenb[13] (net)                                      2   0.2748 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8184 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5241   3.1156   1.0500   0.2242   0.3057 &  24.1242 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0990   1.0500            0.0544 &  24.1786 r
  mprj/buf_i[77] (net)                                   2   0.0111 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0990   1.0500   0.0000   0.0001 &  24.1787 r
  data arrival time                                                                                                 24.1787

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5471 &  32.5127 r
  clock reconvergence pessimism                                                                           0.0000    32.5127
  clock uncertainty                                                                                      -0.1000    32.4127
  library setup time                                                                    1.0000           -0.0400    32.3727
  data required time                                                                                                32.3727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3727
  data arrival time                                                                                                -24.1787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1494 

  slack (with derating applied) (MET)                                                                     8.1940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3434 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           2.5155                     1.4593 &  23.4593 r
  wbs_adr_i[24] (net)                                    2   0.2207 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4593 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5289   2.5208   1.0500   0.2147   0.2952 &  23.7545 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0809   1.0500            0.0740 &  23.8286 r
  mprj/buf_i[56] (net)                                   1   0.0039 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0809   1.0500   0.0000   0.0000 &  23.8286 r
  data arrival time                                                                                                 23.8286

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2097 &  32.1754 r
  clock reconvergence pessimism                                                                           0.0000    32.1754
  clock uncertainty                                                                                      -0.1000    32.0754
  library setup time                                                                    1.0000           -0.0379    32.0375
  data required time                                                                                                32.0375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0375
  data arrival time                                                                                                -23.8286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1145 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1321 

  slack (with derating applied) (MET)                                                                     8.2089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3410 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               3.4154                     1.9270 &  23.9270 r
  io_in[34] (net)                                        2   0.3001 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9270 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4313   1.0500   0.0000   0.1552 &  24.0821 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   1.0500            0.0499 &  24.1321 r
  mprj/buf_i[226] (net)                                  2   0.0204 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1144   1.0500   0.0000   0.0004 &  24.1324 r
  data arrival time                                                                                                 24.1324

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5223 &  32.4879 r
  clock reconvergence pessimism                                                                           0.0000    32.4879
  clock uncertainty                                                                                      -0.1000    32.3879
  library setup time                                                                    1.0000           -0.0419    32.3460
  data required time                                                                                                32.3460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3460
  data arrival time                                                                                                -24.1324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1309 
  total derate : arrival time                                                                            -0.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1407 

  slack (with derating applied) (MET)                                                                     8.2136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3543 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               2.6782                     1.5580 &  23.5580 r
  io_in[23] (net)                                        2   0.2355 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5580 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9202   2.6828   1.0500   0.3614   0.4493 &  24.0074 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1138   1.0500            0.0964 &  24.1037 r
  mprj/buf_i[215] (net)                                  2   0.0298 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0183   0.1138   1.0500   0.0072   0.0082 &  24.1119 r
  data arrival time                                                                                                 24.1119

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5035 &  32.4692 r
  clock reconvergence pessimism                                                                           0.0000    32.4692
  clock uncertainty                                                                                      -0.1000    32.3691
  library setup time                                                                    1.0000           -0.0418    32.3273
  data required time                                                                                                32.3273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3273
  data arrival time                                                                                                -24.1119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1300 
  total derate : arrival time                                                                            -0.0264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1563 

  slack (with derating applied) (MET)                                                                     8.2154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3717 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          2.9642                     1.6991 &  23.6991 r
  la_data_in[51] (net)                                   2   0.2613 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6991 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9281   2.9722   1.0500   0.3788   0.4914 &  24.1906 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0901   1.0500            0.0540 &  24.2446 r
  mprj/buf_i[179] (net)                                  1   0.0061 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0251   0.0901   1.0500   0.0102   0.0108 &  24.2554 r
  data arrival time                                                                                                 24.2554

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6466 &  32.6122 r
  clock reconvergence pessimism                                                                           0.0000    32.6122
  clock uncertainty                                                                                      -0.1000    32.5122
  library setup time                                                                    1.0000           -0.0396    32.4725
  data required time                                                                                                32.4725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4725
  data arrival time                                                                                                -24.2554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1375 
  total derate : arrival time                                                                            -0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1640 

  slack (with derating applied) (MET)                                                                     8.2171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3811 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           2.5405                     1.4609 &  23.4609 r
  wbs_adr_i[11] (net)                                    2   0.2239 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4609 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4017   2.5475   1.0500   0.1614   0.2506 &  23.7115 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0801   1.0500            0.0714 &  23.7830 r
  mprj/buf_i[43] (net)                                   1   0.0030 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0045   0.0801   1.0500   0.0017   0.0018 &  23.7847 r
  data arrival time                                                                                                 23.7847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1794 &  32.1450 r
  clock reconvergence pessimism                                                                           0.0000    32.1450
  clock uncertainty                                                                                      -0.1000    32.0450
  library setup time                                                                    1.0000           -0.0376    32.0074
  data required time                                                                                                32.0074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0074
  data arrival time                                                                                                -23.7847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1129 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1283 

  slack (with derating applied) (MET)                                                                     8.2226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3510 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                3.2262                     1.8259 &  23.8259 r
  io_in[3] (net)                                         2   0.2836 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.8259 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2397   1.0500   0.0000   0.1398 &  23.9657 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1126   1.0500            0.0603 &  24.0260 r
  mprj/buf_i[195] (net)                                  2   0.0213 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1126   1.0500   0.0000   0.0003 &  24.0263 r
  data arrival time                                                                                                 24.0263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4270 &  32.3926 r
  clock reconvergence pessimism                                                                           0.0000    32.3926
  clock uncertainty                                                                                      -0.1000    32.2926
  library setup time                                                                    1.0000           -0.0416    32.2510
  data required time                                                                                                32.2510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2510
  data arrival time                                                                                                -24.0263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1259 
  total derate : arrival time                                                                            -0.0095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1355 

  slack (with derating applied) (MET)                                                                     8.2247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3602 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           2.6332                     1.5267 &  23.5267 r
  wbs_dat_i[24] (net)                                    2   0.2310 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5267 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5154   2.6388   1.0500   0.2098   0.2942 &  23.8209 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0846   1.0500            0.0702 &  23.8911 r
  mprj/buf_i[24] (net)                                   1   0.0054 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0846   1.0500   0.0000   0.0000 &  23.8911 r
  data arrival time                                                                                                 23.8911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2986 &  32.2642 r
  clock reconvergence pessimism                                                                           0.0000    32.2642
  clock uncertainty                                                                                      -0.1000    32.1642
  library setup time                                                                    1.0000           -0.0386    32.1257
  data required time                                                                                                32.1257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1257
  data arrival time                                                                                                -23.8911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1192 
  total derate : arrival time                                                                            -0.0174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1365 

  slack (with derating applied) (MET)                                                                     8.2345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3711 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              2.6088                     1.5088 &  23.5088 r
  la_oenb[1] (net)                                       2   0.2285 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5088 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9045   2.6152   1.0500   0.3648   0.4588 &  23.9676 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0862   1.0500            0.0734 &  24.0410 r
  mprj/buf_i[65] (net)                                   1   0.0068 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0862   1.0500   0.0000   0.0001 &  24.0411 r
  data arrival time                                                                                                 24.0411

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4557 &  32.4213 r
  clock reconvergence pessimism                                                                           0.0000    32.4213
  clock uncertainty                                                                                      -0.1000    32.3213
  library setup time                                                                    1.0000           -0.0392    32.2822
  data required time                                                                                                32.2822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2822
  data arrival time                                                                                                -24.0411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1528 

  slack (with derating applied) (MET)                                                                     8.2411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3939 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           2.7820                     1.5964 &  23.5964 r
  wbs_adr_i[19] (net)                                    2   0.2454 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5964 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1461   2.7894   1.0500   0.0591   0.1516 &  23.7480 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0887   1.0500            0.0647 &  23.8127 r
  mprj/buf_i[51] (net)                                   1   0.0069 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0887   1.0500   0.0000   0.0000 &  23.8127 r
  data arrival time                                                                                                 23.8127

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &  32.1941 r
  clock reconvergence pessimism                                                                           0.0000    32.1941
  clock uncertainty                                                                                      -0.1000    32.0941
  library setup time                                                                    1.0000           -0.0384    32.0557
  data required time                                                                                                32.0557
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0557
  data arrival time                                                                                                -23.8127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1155 
  total derate : arrival time                                                                            -0.0103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1258 

  slack (with derating applied) (MET)                                                                     8.2430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3687 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                3.1672                     1.7960 &  23.7960 r
  io_in[4] (net)                                         2   0.2785 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.7960 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1797   1.0500   0.0000   0.1315 &  23.9275 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1120   1.0500            0.0635 &  23.9910 r
  mprj/buf_i[196] (net)                                  2   0.0215 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1120   1.0500   0.0000   0.0003 &  23.9913 r
  data arrival time                                                                                                 23.9913

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4259 &  32.3915 r
  clock reconvergence pessimism                                                                           0.0000    32.3915
  clock uncertainty                                                                                      -0.1000    32.2915
  library setup time                                                                    1.0000           -0.0415    32.2501
  data required time                                                                                                32.2501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2501
  data arrival time                                                                                                -23.9913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1259 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1352 

  slack (with derating applied) (MET)                                                                     8.2588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3939 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            2.5668                     1.4754 &  23.4754 r
  wbs_sel_i[1] (net)                                     2   0.2262 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4754 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5735   1.0500   0.0000   0.0845 &  23.5599 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0926   1.0500            0.0831 &  23.6431 r
  mprj/buf_i[231] (net)                                  2   0.0121 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0131   0.0926   1.0500   0.0052   0.0056 &  23.6487 r
  data arrival time                                                                                                 23.6487

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.0816 &  32.0472 r
  clock reconvergence pessimism                                                                           0.0000    32.0472
  clock uncertainty                                                                                      -0.1000    31.9472
  library setup time                                                                    1.0000           -0.0376    31.9096
  data required time                                                                                                31.9096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9096
  data arrival time                                                                                                -23.6487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1077 
  total derate : arrival time                                                                            -0.0083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1160 

  slack (with derating applied) (MET)                                                                     8.2609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3769 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          2.6893                     1.5495 &  23.5495 r
  la_data_in[48] (net)                                   2   0.2374 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5495 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1776   2.6962   1.0500   0.4784   0.5817 &  24.1313 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0931   1.0500            0.0756 &  24.2068 r
  mprj/buf_i[176] (net)                                  2   0.0111 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0223   0.0931   1.0500   0.0089   0.0095 &  24.2163 r
  data arrival time                                                                                                 24.2163

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6586 &  32.6242 r
  clock reconvergence pessimism                                                                           0.0000    32.6242
  clock uncertainty                                                                                      -0.1000    32.5242
  library setup time                                                                    1.0000           -0.0398    32.4844
  data required time                                                                                                32.4844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4844
  data arrival time                                                                                                -24.2163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1699 

  slack (with derating applied) (MET)                                                                     8.2680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4379 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          2.6888                     1.5552 &  23.5552 r
  la_data_in[47] (net)                                   2   0.2356 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5552 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1243   2.6956   1.0500   0.4556   0.5572 &  24.1124 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1034   1.0500            0.0859 &  24.1982 r
  mprj/buf_i[175] (net)                                  2   0.0200 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0389   0.1034   1.0500   0.0157   0.0167 &  24.2150 r
  data arrival time                                                                                                 24.2150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6598 &  32.6254 r
  clock reconvergence pessimism                                                                           0.0000    32.6254
  clock uncertainty                                                                                      -0.1000    32.5254
  library setup time                                                                    1.0000           -0.0407    32.4847
  data required time                                                                                                32.4847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4847
  data arrival time                                                                                                -24.2150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1382 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1696 

  slack (with derating applied) (MET)                                                                     8.2697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4393 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          2.8568                     1.6404 &  23.6404 r
  la_data_in[58] (net)                                   2   0.2487 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6404 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8351   2.8642   1.0500   0.3389   0.4478 &  24.0882 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   1.0500            0.0784 &  24.1666 r
  mprj/buf_i[186] (net)                                  2   0.0209 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0163   0.1068   1.0500   0.0066   0.0073 &  24.1739 r
  data arrival time                                                                                                 24.1739

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6209 &  32.5865 r
  clock reconvergence pessimism                                                                           0.0000    32.5865
  clock uncertainty                                                                                      -0.1000    32.4865
  library setup time                                                                    1.0000           -0.0412    32.4453
  data required time                                                                                                32.4453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4453
  data arrival time                                                                                                -24.1739
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1615 

  slack (with derating applied) (MET)                                                                     8.2714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4329 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          2.9599                     1.6953 &  23.6953 r
  la_data_in[52] (net)                                   2   0.2609 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6953 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8437   2.9682   1.0500   0.3447   0.4576 &  24.1529 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0875   1.0500            0.0514 &  24.2044 r
  mprj/buf_i[180] (net)                                  1   0.0042 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0062   0.0875   1.0500   0.0024   0.0025 &  24.2069 r
  data arrival time                                                                                                 24.2069

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6587 &  32.6243 r
  clock reconvergence pessimism                                                                           0.0000    32.6243
  clock uncertainty                                                                                      -0.1000    32.5243
  library setup time                                                                    1.0000           -0.0395    32.4848
  data required time                                                                                                32.4848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4848
  data arrival time                                                                                                -24.2069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1625 

  slack (with derating applied) (MET)                                                                     8.2779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4404 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          2.7635                     1.5859 &  23.5859 r
  la_data_in[62] (net)                                   2   0.2427 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5859 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6575   2.7709   1.0500   0.2680   0.3721 &  23.9581 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   1.0500            0.1110 &  24.0691 r
  mprj/buf_i[190] (net)                                  2   0.0485 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0223   0.1351   1.0500   0.0090   0.0108 &  24.0799 r
  data arrival time                                                                                                 24.0799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5469 &  32.5125 r
  clock reconvergence pessimism                                                                           0.0000    32.5125
  clock uncertainty                                                                                      -0.1000    32.4125
  library setup time                                                                    1.0000           -0.0453    32.3672
  data required time                                                                                                32.3672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3672
  data arrival time                                                                                                -24.0799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1558 

  slack (with derating applied) (MET)                                                                     8.2873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4430 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           2.6905                     1.5564 &  23.5564 r
  wbs_dat_i[28] (net)                                    2   0.2357 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5564 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6170   2.6972   1.0500   0.2504   0.3412 &  23.8976 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0832   1.0500            0.0648 &  23.9624 r
  mprj/buf_i[28] (net)                                   1   0.0038 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0832   1.0500   0.0000   0.0000 &  23.9624 r
  data arrival time                                                                                                 23.9624

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4272 &  32.3928 r
  clock reconvergence pessimism                                                                           0.0000    32.3928
  clock uncertainty                                                                                      -0.1000    32.2928
  library setup time                                                                    1.0000           -0.0388    32.2541
  data required time                                                                                                32.2541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2541
  data arrival time                                                                                                -23.9624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1259 
  total derate : arrival time                                                                            -0.0193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1453 

  slack (with derating applied) (MET)                                                                     8.2916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4369 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           2.5418                     1.4717 &  23.4717 r
  wbs_dat_i[25] (net)                                    2   0.2227 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4717 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5109   2.5473   1.0500   0.2063   0.2888 &  23.7605 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0824   1.0500            0.0739 &  23.8344 r
  mprj/buf_i[25] (net)                                   1   0.0047 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0824   1.0500   0.0000   0.0000 &  23.8344 r
  data arrival time                                                                                                 23.8344

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3382 &  32.3038 r
  clock reconvergence pessimism                                                                           0.0000    32.3038
  clock uncertainty                                                                                      -0.1000    32.2038
  library setup time                                                                    1.0000           -0.0386    32.1652
  data required time                                                                                                32.1652
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1652
  data arrival time                                                                                                -23.8344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1213 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1385 

  slack (with derating applied) (MET)                                                                     8.3308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4693 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           2.4908                     1.4421 &  23.4421 r
  wbs_adr_i[27] (net)                                    2   0.2182 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4421 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7446   2.4965   1.0500   0.2968   0.3821 &  23.8242 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0862   1.0500            0.0813 &  23.9055 r
  mprj/buf_i[59] (net)                                   1   0.0081 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0862   1.0500   0.0000   0.0001 &  23.9056 r
  data arrival time                                                                                                 23.9056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4100 &  32.3756 r
  clock reconvergence pessimism                                                                           0.0000    32.3756
  clock uncertainty                                                                                      -0.1000    32.2756
  library setup time                                                                    1.0000           -0.0389    32.2367
  data required time                                                                                                32.2367
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2367
  data arrival time                                                                                                -23.9056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1250 
  total derate : arrival time                                                                            -0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1471 

  slack (with derating applied) (MET)                                                                     8.3311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4782 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          2.9178                     1.6711 &  23.6711 r
  la_data_in[50] (net)                                   2   0.2571 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6711 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7066   2.9258   1.0500   0.2890   0.3971 &  24.0682 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0966   1.0500            0.0643 &  24.1325 r
  mprj/buf_i[178] (net)                                  2   0.0113 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0210   0.0966   1.0500   0.0085   0.0091 &  24.1416 r
  data arrival time                                                                                                 24.1416

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6472 &  32.6128 r
  clock reconvergence pessimism                                                                           0.0000    32.6128
  clock uncertainty                                                                                      -0.1000    32.5128
  library setup time                                                                    1.0000           -0.0400    32.4728
  data required time                                                                                                32.4728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4728
  data arrival time                                                                                                -24.1416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1375 
  total derate : arrival time                                                                            -0.0224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1599 

  slack (with derating applied) (MET)                                                                     8.3312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4911 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          2.5301                     1.4645 &  23.4645 r
  la_data_in[39] (net)                                   2   0.2216 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4645 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1831   2.5360   1.0500   0.4697   0.5647 &  24.0292 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0850   1.0500            0.0774 &  24.1066 r
  mprj/buf_i[167] (net)                                  1   0.0068 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0134   0.0850   1.0500   0.0054   0.0057 &  24.1124 r
  data arrival time                                                                                                 24.1124

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6209 &  32.5865 r
  clock reconvergence pessimism                                                                           0.0000    32.5865
  clock uncertainty                                                                                      -0.1000    32.4865
  library setup time                                                                    1.0000           -0.0393    32.4472
  data required time                                                                                                32.4472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4472
  data arrival time                                                                                                -24.1124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1670 

  slack (with derating applied) (MET)                                                                     8.3348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5018 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          2.6040                     1.5270 &  23.5270 r
  la_data_in[10] (net)                                   2   0.2300 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5270 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7058   2.6063   1.0500   0.2875   0.3564 &  23.8834 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0842   1.0500            0.0718 &  23.9553 r
  mprj/buf_i[138] (net)                                  1   0.0054 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0842   1.0500   0.0000   0.0001 &  23.9553 r
  data arrival time                                                                                                 23.9553

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4669 &  32.4325 r
  clock reconvergence pessimism                                                                           0.0000    32.4325
  clock uncertainty                                                                                      -0.1000    32.3325
  library setup time                                                                    1.0000           -0.0389    32.2936
  data required time                                                                                                32.2936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2936
  data arrival time                                                                                                -23.9553
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1280 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1484 

  slack (with derating applied) (MET)                                                                     8.3382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4867 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          3.0915                     1.8020 &  23.8020 r
  la_data_in[27] (net)                                   2   0.2725 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8020 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4354   3.0957   1.0500   0.1817   0.2650 &  24.0670 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   1.0500            0.0640 &  24.1310 r
  mprj/buf_i[155] (net)                                  2   0.0180 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0244   0.1070   1.0500   0.0098   0.0105 &  24.1415 r
  data arrival time                                                                                                 24.1415

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6555 &  32.6211 r
  clock reconvergence pessimism                                                                           0.0000    32.6211
  clock uncertainty                                                                                      -0.1000    32.5211
  library setup time                                                                    1.0000           -0.0412    32.4799
  data required time                                                                                                32.4799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4799
  data arrival time                                                                                                -24.1415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1380 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1541 

  slack (with derating applied) (MET)                                                                     8.3384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4925 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             3.1062                     1.8183 &  23.8183 r
  la_oenb[19] (net)                                      2   0.2745 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.8183 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2719   3.1092   1.0500   0.1130   0.1842 &  24.0026 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0909   1.0500            0.0457 &  24.0483 r
  mprj/buf_i[83] (net)                                   1   0.0052 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0909   1.0500   0.0000   0.0001 &  24.0483 r
  data arrival time                                                                                                 24.0483

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5679 &  32.5335 r
  clock reconvergence pessimism                                                                           0.0000    32.5335
  clock uncertainty                                                                                      -0.1000    32.4335
  library setup time                                                                    1.0000           -0.0396    32.3939
  data required time                                                                                                32.3939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3939
  data arrival time                                                                                                -24.0483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1333 
  total derate : arrival time                                                                            -0.0110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1443 

  slack (with derating applied) (MET)                                                                     8.3455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4898 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          3.1743                     1.8148 &  23.8148 r
  la_data_in[54] (net)                                   2   0.2798 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8148 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3332   3.1836   1.0500   0.1347   0.2480 &  24.0628 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1036   1.0500            0.0551 &  24.1178 r
  mprj/buf_i[182] (net)                                  2   0.0138 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0186   0.1036   1.0500   0.0076   0.0081 &  24.1259 r
  data arrival time                                                                                                 24.1259

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6591 &  32.6247 r
  clock reconvergence pessimism                                                                           0.0000    32.6247
  clock uncertainty                                                                                      -0.1000    32.5247
  library setup time                                                                    1.0000           -0.0407    32.4840
  data required time                                                                                                32.4840
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4840
  data arrival time                                                                                                -24.1259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1530 

  slack (with derating applied) (MET)                                                                     8.3581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5110 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           2.4643                     1.4280 &  23.4280 r
  wbs_adr_i[26] (net)                                    2   0.2160 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4280 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5890   2.4698   1.0500   0.2400   0.3212 &  23.7492 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0813   1.0500            0.0778 &  23.8270 r
  mprj/buf_i[58] (net)                                   1   0.0047 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0813   1.0500   0.0000   0.0000 &  23.8270 r
  data arrival time                                                                                                 23.8270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3606 &  32.3262 r
  clock reconvergence pessimism                                                                           0.0000    32.3262
  clock uncertainty                                                                                      -0.1000    32.2262
  library setup time                                                                    1.0000           -0.0386    32.1876
  data required time                                                                                                32.1876
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1876
  data arrival time                                                                                                -23.8270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1224 
  total derate : arrival time                                                                            -0.0190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1414 

  slack (with derating applied) (MET)                                                                     8.3606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5021 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            2.5638                     1.4726 &  23.4726 r
  wbs_dat_i[5] (net)                                     2   0.2259 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.4726 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.5709   1.0500   0.0000   0.0841 &  23.5566 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0842   1.0500            0.0743 &  23.6309 r
  mprj/buf_i[5] (net)                                    1   0.0058 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0085   0.0842   1.0500   0.0034   0.0036 &  23.6345 r
  data arrival time                                                                                                 23.6345

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.1806 &  32.1462 r
  clock reconvergence pessimism                                                                           0.0000    32.1462
  clock uncertainty                                                                                      -0.1000    32.0462
  library setup time                                                                    1.0000           -0.0379    32.0083
  data required time                                                                                                32.0083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0083
  data arrival time                                                                                                -23.6345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1130 
  total derate : arrival time                                                                            -0.0077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1207 

  slack (with derating applied) (MET)                                                                     8.3738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4945 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          2.6225                     1.5094 &  23.5094 r
  la_data_in[45] (net)                                   2   0.2313 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5094 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0119   2.6295   1.0500   0.4081   0.5061 &  24.0156 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0988   1.0500            0.0857 &  24.1013 r
  mprj/buf_i[173] (net)                                  2   0.0166 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0045   0.0988   1.0500   0.0017   0.0021 &  24.1033 r
  data arrival time                                                                                                 24.1033

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6581 &  32.6237 r
  clock reconvergence pessimism                                                                           0.0000    32.6237
  clock uncertainty                                                                                      -0.1000    32.5237
  library setup time                                                                    1.0000           -0.0401    32.4836
  data required time                                                                                                32.4836
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4836
  data arrival time                                                                                                -24.1033
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1664 

  slack (with derating applied) (MET)                                                                     8.3803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5466 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           2.4077                     1.3958 &  23.3958 r
  wbs_adr_i[25] (net)                                    2   0.2110 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3958 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5354   2.4129   1.0500   0.2177   0.2954 &  23.6912 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0812   1.0500            0.0815 &  23.7727 r
  mprj/buf_i[57] (net)                                   1   0.0052 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0812   1.0500   0.0000   0.0001 &  23.7727 r
  data arrival time                                                                                                 23.7727

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3366 &  32.3022 r
  clock reconvergence pessimism                                                                           0.0000    32.3022
  clock uncertainty                                                                                      -0.1000    32.2022
  library setup time                                                                    1.0000           -0.0385    32.1637
  data required time                                                                                                32.1637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1637
  data arrival time                                                                                                -23.7727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1212 
  total derate : arrival time                                                                            -0.0180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1391 

  slack (with derating applied) (MET)                                                                     8.3909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5300 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             2.6787                     1.5409 &  23.5409 r
  la_oenb[59] (net)                                      2   0.2363 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5409 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7518   2.6858   1.0500   0.3055   0.4050 &  23.9459 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1099   1.0500            0.0925 &  24.0384 r
  mprj/buf_i[123] (net)                                  2   0.0262 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0299   0.1099   1.0500   0.0120   0.0132 &  24.0516 r
  data arrival time                                                                                                 24.0516

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6211 &  32.5867 r
  clock reconvergence pessimism                                                                           0.0000    32.5867
  clock uncertainty                                                                                      -0.1000    32.4867
  library setup time                                                                    1.0000           -0.0415    32.4451
  data required time                                                                                                32.4451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4451
  data arrival time                                                                                                -24.0516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1605 

  slack (with derating applied) (MET)                                                                     8.3935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5540 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          3.1074                     1.8169 &  23.8169 r
  la_data_in[24] (net)                                   2   0.2745 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8169 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2271   3.1109   1.0500   0.0962   0.1701 &  23.9870 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   1.0500            0.0565 &  24.0435 r
  mprj/buf_i[152] (net)                                  2   0.0123 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0314   0.1006   1.0500   0.0120   0.0128 &  24.0562 r
  data arrival time                                                                                                 24.0562

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6255 &  32.5911 r
  clock reconvergence pessimism                                                                           0.0000    32.5911
  clock uncertainty                                                                                      -0.1000    32.4911
  library setup time                                                                    1.0000           -0.0401    32.4510
  data required time                                                                                                32.4510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4510
  data arrival time                                                                                                -24.0562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0114 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1478 

  slack (with derating applied) (MET)                                                                     8.3947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5425 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               2.5609                     1.5017 &  23.5017 r
  io_in[13] (net)                                        2   0.2262 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5017 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4768   2.5638   1.0500   0.1847   0.2492 &  23.7509 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   1.0500            0.1051 &  23.8560 r
  mprj/buf_i[205] (net)                                  2   0.0327 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0152   0.1152   1.0500   0.0060   0.0070 &  23.8630 r
  data arrival time                                                                                                 23.8630

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4381 &  32.4037 r
  clock reconvergence pessimism                                                                           0.0000    32.4037
  clock uncertainty                                                                                      -0.1000    32.3037
  library setup time                                                                    1.0000           -0.0419    32.2618
  data required time                                                                                                32.2618
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2618
  data arrival time                                                                                                -23.8630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1265 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1437 

  slack (with derating applied) (MET)                                                                     8.3988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5425 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                2.8841                     1.6561 &  23.6561 r
  io_in[6] (net)                                         2   0.2533 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6561 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8919   1.0500   0.0000   0.0996 &  23.7557 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1091   1.0500            0.0789 &  23.8346 r
  mprj/buf_i[198] (net)                                  2   0.0227 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1091   1.0500   0.0000   0.0004 &  23.8350 r
  data arrival time                                                                                                 23.8350

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4249 &  32.3905 r
  clock reconvergence pessimism                                                                           0.0000    32.3905
  clock uncertainty                                                                                      -0.1000    32.2905
  library setup time                                                                    1.0000           -0.0410    32.2495
  data required time                                                                                                32.2495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2495
  data arrival time                                                                                                -23.8350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1258 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1343 

  slack (with derating applied) (MET)                                                                     8.4145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5488 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               2.4559                     1.4354 &  23.4354 r
  io_in[14] (net)                                        2   0.2163 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4354 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6244   2.4590   1.0500   0.2400   0.3096 &  23.7450 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1059   1.0500            0.1030 &  23.8481 r
  mprj/buf_i[206] (net)                                  2   0.0255 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1059   1.0500   0.0000   0.0005 &  23.8485 r
  data arrival time                                                                                                 23.8485

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4471 &  32.4127 r
  clock reconvergence pessimism                                                                           0.0000    32.4127
  clock uncertainty                                                                                      -0.1000    32.3127
  library setup time                                                                    1.0000           -0.0404    32.2723
  data required time                                                                                                32.2723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2723
  data arrival time                                                                                                -23.8485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1270 
  total derate : arrival time                                                                            -0.0197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1467 

  slack (with derating applied) (MET)                                                                     8.4237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5704 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          2.5320                     1.4666 &  23.4666 r
  la_data_in[44] (net)                                   2   0.2219 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4666 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0069   2.5378   1.0500   0.4067   0.4980 &  23.9646 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0912   1.0500            0.0839 &  24.0485 r
  mprj/buf_i[172] (net)                                  2   0.0114 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0061   0.0912   1.0500   0.0023   0.0025 &  24.0511 r
  data arrival time                                                                                                 24.0511

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6514 &  32.6170 r
  clock reconvergence pessimism                                                                           0.0000    32.6170
  clock uncertainty                                                                                      -0.1000    32.5170
  library setup time                                                                    1.0000           -0.0397    32.4773
  data required time                                                                                                32.4773
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4773
  data arrival time                                                                                                -24.0511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4262

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1377 
  total derate : arrival time                                                                            -0.0278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1656 

  slack (with derating applied) (MET)                                                                     8.4262 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5918 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               2.8623                     1.6395 &  23.6395 r
  io_in[29] (net)                                        2   0.2489 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6395 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2115   2.8700   1.0500   0.0858   0.1832 &  23.8227 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1069   1.0500            0.0781 &  23.9008 r
  mprj/buf_i[221] (net)                                  2   0.0209 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1069   1.0500   0.0000   0.0003 &  23.9011 r
  data arrival time                                                                                                 23.9011

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5164 &  32.4820 r
  clock reconvergence pessimism                                                                           0.0000    32.4820
  clock uncertainty                                                                                      -0.1000    32.3820
  library setup time                                                                    1.0000           -0.0408    32.3413
  data required time                                                                                                32.3413
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3413
  data arrival time                                                                                                -23.9011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1306 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1431 

  slack (with derating applied) (MET)                                                                     8.4401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5832 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           2.4628                     1.4249 &  23.4249 r
  wbs_dat_i[27] (net)                                    2   0.2156 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4249 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5082   2.4685   1.0500   0.2062   0.2872 &  23.7121 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0920   1.0500            0.0893 &  23.8014 r
  mprj/buf_i[27] (net)                                   2   0.0127 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0920   1.0500   0.0000   0.0001 &  23.8015 r
  data arrival time                                                                                                 23.8015

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4176 &  32.3832 r
  clock reconvergence pessimism                                                                           0.0000    32.3832
  clock uncertainty                                                                                      -0.1000    32.2832
  library setup time                                                                    1.0000           -0.0392    32.2440
  data required time                                                                                                32.2440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2440
  data arrival time                                                                                                -23.8015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1254 
  total derate : arrival time                                                                            -0.0179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1434 

  slack (with derating applied) (MET)                                                                     8.4424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5858 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          2.4969                     1.4468 &  23.4468 r
  la_data_in[42] (net)                                   2   0.2188 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4468 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9599   2.5025   1.0500   0.3869   0.4754 &  23.9222 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0908   1.0500            0.0859 &  24.0080 r
  mprj/buf_i[170] (net)                                  2   0.0115 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0050   0.0908   1.0500   0.0019   0.0021 &  24.0101 r
  data arrival time                                                                                                 24.0101

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6340 &  32.5996 r
  clock reconvergence pessimism                                                                           0.0000    32.5996
  clock uncertainty                                                                                      -0.1000    32.4996
  library setup time                                                                    1.0000           -0.0397    32.4599
  data required time                                                                                                32.4599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4599
  data arrival time                                                                                                -24.0101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1368 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1636 

  slack (with derating applied) (MET)                                                                     8.4498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6135 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             2.6941                     1.5619 &  23.5619 r
  la_oenb[39] (net)                                      2   0.2364 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5619 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6102   2.7001   1.0500   0.2425   0.3311 &  23.8930 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0941   1.0500            0.0764 &  23.9694 r
  mprj/buf_i[103] (net)                                  2   0.0118 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0114   0.0941   1.0500   0.0046   0.0050 &  23.9743 r
  data arrival time                                                                                                 23.9743

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6219 &  32.5875 r
  clock reconvergence pessimism                                                                           0.0000    32.5875
  clock uncertainty                                                                                      -0.1000    32.4875
  library setup time                                                                    1.0000           -0.0398    32.4476
  data required time                                                                                                32.4476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4476
  data arrival time                                                                                                -23.9743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1558 

  slack (with derating applied) (MET)                                                                     8.4733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6291 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           2.3991                     1.3910 &  23.3911 r
  wbs_adr_i[29] (net)                                    2   0.2103 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3911 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5293   2.4043   1.0500   0.2151   0.2917 &  23.6828 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0784   1.0500            0.0790 &  23.7618 r
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0784   1.0500   0.0000   0.0000 &  23.7618 r
  data arrival time                                                                                                 23.7618

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4088 &  32.3745 r
  clock reconvergence pessimism                                                                           0.0000    32.3745
  clock uncertainty                                                                                      -0.1000    32.2744
  library setup time                                                                    1.0000           -0.0384    32.2360
  data required time                                                                                                32.2360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2360
  data arrival time                                                                                                -23.7618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1250 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1426 

  slack (with derating applied) (MET)                                                                     8.4742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6168 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             2.8059                     1.6074 &  23.6074 r
  la_oenb[62] (net)                                      2   0.2474 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6074 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0361   2.8135   1.0500   0.0147   0.1096 &  23.7169 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1566   1.0500            0.1238 &  23.8407 r
  mprj/buf_i[126] (net)                                  2   0.0643 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0566   0.1569   1.0500   0.0228   0.0278 &  23.8685 r
  data arrival time                                                                                                 23.8685

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5271 &  32.4927 r
  clock reconvergence pessimism                                                                           0.0000    32.4927
  clock uncertainty                                                                                      -0.1000    32.3927
  library setup time                                                                    1.0000           -0.0486    32.3441
  data required time                                                                                                32.3441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3441
  data arrival time                                                                                                -23.8685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1312 
  total derate : arrival time                                                                            -0.0124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1436 

  slack (with derating applied) (MET)                                                                     8.4757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6193 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              2.5081                     1.4573 &  23.4573 r
  la_oenb[5] (net)                                       2   0.2202 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4573 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4611   2.5131   1.0500   0.1877   0.2649 &  23.7222 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0836   1.0500            0.0774 &  23.7996 r
  mprj/buf_i[69] (net)                                   1   0.0060 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0836   1.0500   0.0000   0.0001 &  23.7997 r
  data arrival time                                                                                                 23.7997

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4570 &  32.4226 r
  clock reconvergence pessimism                                                                           0.0000    32.4226
  clock uncertainty                                                                                      -0.1000    32.3226
  library setup time                                                                    1.0000           -0.0390    32.2836
  data required time                                                                                                32.2836
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2836
  data arrival time                                                                                                -23.7997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1275 
  total derate : arrival time                                                                            -0.0163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1438 

  slack (with derating applied) (MET)                                                                     8.4839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6277 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          2.9897                     1.7458 &  23.7458 r
  la_data_in[25] (net)                                   2   0.2638 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7458 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1993   2.9933   1.0500   0.0827   0.1544 &  23.9002 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1033   1.0500            0.0669 &  23.9671 r
  mprj/buf_i[153] (net)                                  2   0.0160 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0157   0.1033   1.0500   0.0061   0.0066 &  23.9737 r
  data arrival time                                                                                                 23.9737

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6337 &  32.5993 r
  clock reconvergence pessimism                                                                           0.0000    32.5993
  clock uncertainty                                                                                      -0.1000    32.4993
  library setup time                                                                    1.0000           -0.0407    32.4586
  data required time                                                                                                32.4586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4586
  data arrival time                                                                                                -23.9737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1368 
  total derate : arrival time                                                                            -0.0109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1477 

  slack (with derating applied) (MET)                                                                     8.4849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6326 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           2.4391                     1.4100 &  23.4100 r
  wbs_dat_i[19] (net)                                    2   0.2134 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4100 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.4449   1.0500   0.0000   0.0740 &  23.4839 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0811   1.0500            0.0792 &  23.5631 r
  mprj/buf_i[19] (net)                                   1   0.0048 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0811   1.0500   0.0000   0.0000 &  23.5632 r
  data arrival time                                                                                                 23.5632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &  32.1941 r
  clock reconvergence pessimism                                                                           0.0000    32.1941
  clock uncertainty                                                                                      -0.1000    32.0941
  library setup time                                                                    1.0000           -0.0380    32.0561
  data required time                                                                                                32.0561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0561
  data arrival time                                                                                                -23.5632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1155 
  total derate : arrival time                                                                            -0.0073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1228 

  slack (with derating applied) (MET)                                                                     8.4930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6157 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                2.6470                     1.5318 &  23.5318 r
  io_in[8] (net)                                         2   0.2320 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.5318 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1108   2.6533   1.0500   0.0430   0.1233 &  23.6551 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1092   1.0500            0.0939 &  23.7491 r
  mprj/buf_i[200] (net)                                  2   0.0260 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1092   1.0500   0.0000   0.0005 &  23.7496 r
  data arrival time                                                                                                 23.7496

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4188 &  32.3844 r
  clock reconvergence pessimism                                                                           0.0000    32.3844
  clock uncertainty                                                                                      -0.1000    32.2844
  library setup time                                                                    1.0000           -0.0411    32.2433
  data required time                                                                                                32.2433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2433
  data arrival time                                                                                                -23.7496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1255 
  total derate : arrival time                                                                            -0.0104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1359 

  slack (with derating applied) (MET)                                                                     8.4937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6296 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          2.6549                     1.5364 &  23.5364 r
  la_data_in[56] (net)                                   2   0.2326 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5364 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5693   2.6612   1.0500   0.2250   0.3168 &  23.8532 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1049   1.0500            0.0894 &  23.9425 r
  mprj/buf_i[184] (net)                                  2   0.0218 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0281   0.1049   1.0500   0.0111   0.0120 &  23.9546 r
  data arrival time                                                                                                 23.9546

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6317 &  32.5973 r
  clock reconvergence pessimism                                                                           0.0000    32.5973
  clock uncertainty                                                                                      -0.1000    32.4973
  library setup time                                                                    1.0000           -0.0407    32.4566
  data required time                                                                                                32.4566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4566
  data arrival time                                                                                                -23.9546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1367 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1566 

  slack (with derating applied) (MET)                                                                     8.5020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6586 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             2.7908                     1.5956 &  23.5956 r
  la_oenb[61] (net)                                      2   0.2459 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5956 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2542   2.7990   1.0500   0.1031   0.2053 &  23.8009 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1230   1.0500            0.0979 &  23.8989 r
  mprj/buf_i[125] (net)                                  2   0.0369 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0089   0.1230   1.0500   0.0035   0.0046 &  23.9035 r
  data arrival time                                                                                                 23.9035

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5894 &  32.5550 r
  clock reconvergence pessimism                                                                           0.0000    32.5550
  clock uncertainty                                                                                      -0.1000    32.4550
  library setup time                                                                    1.0000           -0.0435    32.4114
  data required time                                                                                                32.4114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4114
  data arrival time                                                                                                -23.9035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1345 
  total derate : arrival time                                                                            -0.0147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1491 

  slack (with derating applied) (MET)                                                                     8.5080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6571 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           2.3953                     1.3839 &  23.3839 r
  wbs_dat_i[18] (net)                                    2   0.2095 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3839 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.4010   1.0500   0.0000   0.0729 &  23.4568 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0808   1.0500            0.0818 &  23.5386 r
  mprj/buf_i[18] (net)                                   1   0.0050 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0808   1.0500   0.0000   0.0000 &  23.5386 r
  data arrival time                                                                                                 23.5386

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &  32.1941 r
  clock reconvergence pessimism                                                                           0.0000    32.1941
  clock uncertainty                                                                                      -0.1000    32.0941
  library setup time                                                                    1.0000           -0.0380    32.0561
  data required time                                                                                                32.0561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0561
  data arrival time                                                                                                -23.5386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1155 
  total derate : arrival time                                                                            -0.0074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1229 

  slack (with derating applied) (MET)                                                                     8.5175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6404 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          2.9897                     1.7496 &  23.7496 r
  la_data_in[23] (net)                                   2   0.2641 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7496 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1317   2.9928   1.0500   0.0549   0.1218 &  23.8714 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0891   1.0500            0.0515 &  23.9229 r
  mprj/buf_i[151] (net)                                  1   0.0051 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0032   0.0891   1.0500   0.0012   0.0013 &  23.9242 r
  data arrival time                                                                                                 23.9242

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6180 &  32.5836 r
  clock reconvergence pessimism                                                                           0.0000    32.5836
  clock uncertainty                                                                                      -0.1000    32.4836
  library setup time                                                                    1.0000           -0.0394    32.4442
  data required time                                                                                                32.4442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4442
  data arrival time                                                                                                -23.9242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1443 

  slack (with derating applied) (MET)                                                                     8.5200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6643 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           2.4048                     1.3941 &  23.3941 r
  wbs_adr_i[28] (net)                                    2   0.2107 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3941 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4465   2.4100   1.0500   0.1804   0.2560 &  23.6501 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   1.0500            0.0836 &  23.7336 r
  mprj/buf_i[60] (net)                                   1   0.0066 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0830   1.0500   0.0000   0.0001 &  23.7337 r
  data arrival time                                                                                                 23.7337

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4355 &  32.4011 r
  clock reconvergence pessimism                                                                           0.0000    32.4011
  clock uncertainty                                                                                      -0.1000    32.3011
  library setup time                                                                    1.0000           -0.0388    32.2623
  data required time                                                                                                32.2623
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2623
  data arrival time                                                                                                -23.7337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1264 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1425 

  slack (with derating applied) (MET)                                                                     8.5286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6712 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               2.3683                     1.3952 &  23.3952 r
  io_in[21] (net)                                        2   0.2096 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3952 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5840   2.3695   1.0500   0.2352   0.2846 &  23.6798 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1040   1.0500            0.1068 &  23.7866 r
  mprj/buf_i[213] (net)                                  2   0.0249 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1040   1.0500   0.0000   0.0005 &  23.7871 r
  data arrival time                                                                                                 23.7871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4932 &  32.4588 r
  clock reconvergence pessimism                                                                           0.0000    32.4588
  clock uncertainty                                                                                      -0.1000    32.3588
  library setup time                                                                    1.0000           -0.0403    32.3184
  data required time                                                                                                32.3184
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3184
  data arrival time                                                                                                -23.7871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1294 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1481 

  slack (with derating applied) (MET)                                                                     8.5313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6794 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             2.5323                     1.4653 &  23.4653 r
  la_oenb[49] (net)                                      2   0.2218 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4653 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7210   2.5383   1.0500   0.2928   0.3807 &  23.8460 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0966   1.0500            0.0894 &  23.9354 r
  mprj/buf_i[113] (net)                                  2   0.0157 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0251   0.0966   1.0500   0.0099   0.0106 &  23.9460 r
  data arrival time                                                                                                 23.9460

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6555 &  32.6211 r
  clock reconvergence pessimism                                                                           0.0000    32.6211
  clock uncertainty                                                                                      -0.1000    32.5211
  library setup time                                                                    1.0000           -0.0400    32.4811
  data required time                                                                                                32.4811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4811
  data arrival time                                                                                                -23.9460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1380 
  total derate : arrival time                                                                            -0.0229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1608 

  slack (with derating applied) (MET)                                                                     8.5351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6960 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          2.9081                     1.6657 &  23.6657 r
  la_data_in[59] (net)                                   2   0.2563 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6657 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0851   2.9160   1.0500   0.0344   0.1323 &  23.7980 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1177   1.0500            0.0856 &  23.8836 r
  mprj/buf_i[187] (net)                                  2   0.0303 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0363   0.1177   1.0500   0.0145   0.0159 &  23.8995 r
  data arrival time                                                                                                 23.8995

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6174 &  32.5830 r
  clock reconvergence pessimism                                                                           0.0000    32.5830
  clock uncertainty                                                                                      -0.1000    32.4830
  library setup time                                                                    1.0000           -0.0428    32.4402
  data required time                                                                                                32.4402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4402
  data arrival time                                                                                                -23.8995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1471 

  slack (with derating applied) (MET)                                                                     8.5407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6877 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           2.3483                     1.3687 &  23.3687 r
  la_data_in[1] (net)                                    2   0.2064 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3687 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5676   2.3519   1.0500   0.2172   0.2865 &  23.6553 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0790   1.0500            0.0832 &  23.7385 r
  mprj/buf_i[129] (net)                                  1   0.0042 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0790   1.0500   0.0000   0.0000 &  23.7385 r
  data arrival time                                                                                                 23.7385

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4561 &  32.4217 r
  clock reconvergence pessimism                                                                           0.0000    32.4217
  clock uncertainty                                                                                      -0.1000    32.3217
  library setup time                                                                    1.0000           -0.0387    32.2829
  data required time                                                                                                32.2829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2829
  data arrival time                                                                                                -23.7385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1275 
  total derate : arrival time                                                                            -0.0176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1451 

  slack (with derating applied) (MET)                                                                     8.5444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6895 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                2.6521                     1.5246 &  23.5246 r
  io_in[7] (net)                                         2   0.2339 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.5246 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6594   1.0500   0.0000   0.0855 &  23.6101 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1058   1.0500            0.0904 &  23.7005 r
  mprj/buf_i[199] (net)                                  2   0.0227 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0043   0.1058   1.0500   0.0016   0.0021 &  23.7026 r
  data arrival time                                                                                                 23.7026

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4232 &  32.3888 r
  clock reconvergence pessimism                                                                           0.0000    32.3888
  clock uncertainty                                                                                      -0.1000    32.2888
  library setup time                                                                    1.0000           -0.0406    32.2483
  data required time                                                                                                32.2483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2483
  data arrival time                                                                                                -23.7026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1257 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1342 

  slack (with derating applied) (MET)                                                                     8.5457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6799 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           2.3110                     1.3380 &  23.3380 r
  wbs_dat_i[22] (net)                                    2   0.2023 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3380 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.3160   1.0500   0.0000   0.0662 &  23.4042 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0802   1.0500            0.0868 &  23.4910 r
  mprj/buf_i[22] (net)                                   1   0.0054 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0802   1.0500   0.0000   0.0000 &  23.4911 r
  data arrival time                                                                                                 23.4911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2097 &  32.1753 r
  clock reconvergence pessimism                                                                           0.0000    32.1753
  clock uncertainty                                                                                      -0.1000    32.0753
  library setup time                                                                    1.0000           -0.0378    32.0375
  data required time                                                                                                32.0375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0375
  data arrival time                                                                                                -23.4911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5464

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1145 
  total derate : arrival time                                                                            -0.0073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1218 

  slack (with derating applied) (MET)                                                                     8.5464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6682 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               2.7971                     1.5985 &  23.5985 r
  io_in[31] (net)                                        2   0.2464 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5985 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8058   1.0500   0.0000   0.1007 &  23.6992 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1056   1.0500            0.0810 &  23.7802 r
  mprj/buf_i[223] (net)                                  2   0.0206 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0201   0.1056   1.0500   0.0082   0.0089 &  23.7891 r
  data arrival time                                                                                                 23.7891

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5218 &  32.4874 r
  clock reconvergence pessimism                                                                           0.0000    32.4874
  clock uncertainty                                                                                      -0.1000    32.3874
  library setup time                                                                    1.0000           -0.0406    32.3468
  data required time                                                                                                32.3468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3468
  data arrival time                                                                                                -23.7891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1309 
  total derate : arrival time                                                                            -0.0091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1400 

  slack (with derating applied) (MET)                                                                     8.5577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6977 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           2.3108                     1.3389 &  23.3389 r
  la_data_in[2] (net)                                    2   0.2024 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3389 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4787   2.3159   1.0500   0.1941   0.2673 &  23.6062 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0855   1.0500            0.0924 &  23.6985 r
  mprj/buf_i[130] (net)                                  1   0.0094 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0855   1.0500   0.0000   0.0001 &  23.6986 r
  data arrival time                                                                                                 23.6986

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4557 &  32.4213 r
  clock reconvergence pessimism                                                                           0.0000    32.4213
  clock uncertainty                                                                                      -0.1000    32.3213
  library setup time                                                                    1.0000           -0.0391    32.2822
  data required time                                                                                                32.2822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2822
  data arrival time                                                                                                -23.6986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0171 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1446 

  slack (with derating applied) (MET)                                                                     8.5836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7281 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           2.3701                     1.3697 &  23.3697 r
  wbs_dat_i[21] (net)                                    2   0.2073 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3697 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.3757   1.0500   0.0000   0.0713 &  23.4410 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0782   1.0500            0.0808 &  23.5218 r
  mprj/buf_i[21] (net)                                   1   0.0033 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0782   1.0500   0.0000   0.0000 &  23.5218 r
  data arrival time                                                                                                 23.5218

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2816 &  32.2472 r
  clock reconvergence pessimism                                                                           0.0000    32.2472
  clock uncertainty                                                                                      -0.1000    32.1472
  library setup time                                                                    1.0000           -0.0381    32.1091
  data required time                                                                                                32.1091
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1091
  data arrival time                                                                                                -23.5218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1183 
  total derate : arrival time                                                                            -0.0072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1255 

  slack (with derating applied) (MET)                                                                     8.5873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7128 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           2.2865                     1.3275 &  23.3275 r
  la_data_in[5] (net)                                    2   0.2005 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3275 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5152   2.2909   1.0500   0.2094   0.2799 &  23.6075 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0773   1.0500            0.0854 &  23.6929 r
  mprj/buf_i[133] (net)                                  1   0.0035 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0773   1.0500   0.0000   0.0000 &  23.6929 r
  data arrival time                                                                                                 23.6929

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4546 &  32.4202 r
  clock reconvergence pessimism                                                                           0.0000    32.4202
  clock uncertainty                                                                                      -0.1000    32.3202
  library setup time                                                                    1.0000           -0.0387    32.2816
  data required time                                                                                                32.2816
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2816
  data arrival time                                                                                                -23.6929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0174 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1448 

  slack (with derating applied) (MET)                                                                     8.5887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7334 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              2.3670                     1.3718 &  23.3718 r
  la_oenb[2] (net)                                       2   0.2074 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.3718 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3907   2.3721   1.0500   0.1571   0.2301 &  23.6019 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0813   1.0500            0.0843 &  23.6862 r
  mprj/buf_i[66] (net)                                   1   0.0057 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0063   0.0813   1.0500   0.0024   0.0026 &  23.6887 r
  data arrival time                                                                                                 23.6887

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4555 &  32.4211 r
  clock reconvergence pessimism                                                                           0.0000    32.4211
  clock uncertainty                                                                                      -0.1000    32.3211
  library setup time                                                                    1.0000           -0.0389    32.2822
  data required time                                                                                                32.2822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2822
  data arrival time                                                                                                -23.6887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1425 

  slack (with derating applied) (MET)                                                                     8.5935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7360 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          2.4868                     1.4381 &  23.4381 r
  la_data_in[63] (net)                                   2   0.2177 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4381 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1603   2.4928   1.0500   0.0605   0.1408 &  23.5789 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1385   1.0500            0.1279 &  23.7069 r
  mprj/buf_i[191] (net)                                  2   0.0525 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0164   0.1387   1.0500   0.0065   0.0102 &  23.7171 r
  data arrival time                                                                                                 23.7171

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5204 &  32.4860 r
  clock reconvergence pessimism                                                                           0.0000    32.4860
  clock uncertainty                                                                                      -0.1000    32.3860
  library setup time                                                                    1.0000           -0.0458    32.3402
  data required time                                                                                                32.3402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3402
  data arrival time                                                                                                -23.7171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1308 
  total derate : arrival time                                                                            -0.0133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1441 

  slack (with derating applied) (MET)                                                                     8.6231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7672 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           2.4714                     1.4349 &  23.4349 r
  la_data_in[6] (net)                                    2   0.2168 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4349 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1917   2.4762   1.0500   0.0778   0.1482 &  23.5831 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0801   1.0500            0.0761 &  23.6593 r
  mprj/buf_i[134] (net)                                  1   0.0037 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0801   1.0500   0.0000   0.0000 &  23.6593 r
  data arrival time                                                                                                 23.6593

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4581 &  32.4237 r
  clock reconvergence pessimism                                                                           0.0000    32.4237
  clock uncertainty                                                                                      -0.1000    32.3237
  library setup time                                                                    1.0000           -0.0388    32.2849
  data required time                                                                                                32.2849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2849
  data arrival time                                                                                                -23.6593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1276 
  total derate : arrival time                                                                            -0.0107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1383 

  slack (with derating applied) (MET)                                                                     8.6256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7638 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          1.9584                     1.1423 &  23.1423 r
  la_data_in[19] (net)                                   2   0.1719 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1423 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0657   1.9610   1.0500   0.4347   0.4999 &  23.6422 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0749   1.0500            0.1046 &  23.7468 r
  mprj/buf_i[147] (net)                                  1   0.0052 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0749   1.0500   0.0000   0.0001 &  23.7469 r
  data arrival time                                                                                                 23.7469

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5546 &  32.5202 r
  clock reconvergence pessimism                                                                           0.0000    32.5202
  clock uncertainty                                                                                      -0.1000    32.4202
  library setup time                                                                    1.0000           -0.0387    32.3815
  data required time                                                                                                32.3815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3815
  data arrival time                                                                                                -23.7469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1326 
  total derate : arrival time                                                                            -0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1614 

  slack (with derating applied) (MET)                                                                     8.6346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7961 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             2.8734                     1.6560 &  23.6560 r
  la_oenb[54] (net)                                      2   0.2504 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6560 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.8796   1.0500   0.0000   0.0865 &  23.7425 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1057   1.0500            0.0764 &  23.8189 r
  mprj/buf_i[118] (net)                                  2   0.0197 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0157   0.1057   1.0500   0.0063   0.0068 &  23.8258 r
  data arrival time                                                                                                 23.8258

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6405 &  32.6061 r
  clock reconvergence pessimism                                                                           0.0000    32.6061
  clock uncertainty                                                                                      -0.1000    32.5061
  library setup time                                                                    1.0000           -0.0410    32.4650
  data required time                                                                                                32.4650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4650
  data arrival time                                                                                                -23.8258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1372 
  total derate : arrival time                                                                            -0.0081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1452 

  slack (with derating applied) (MET)                                                                     8.6393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7845 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          2.6100                     1.5119 &  23.5119 r
  la_data_in[61] (net)                                   2   0.2288 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5119 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2013   2.6158   1.0500   0.0771   0.1593 &  23.6712 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1250   1.0500            0.1111 &  23.7822 r
  mprj/buf_i[189] (net)                                  2   0.0412 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0099   0.1250   1.0500   0.0039   0.0051 &  23.7874 r
  data arrival time                                                                                                 23.7874

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6158 &  32.5814 r
  clock reconvergence pessimism                                                                           0.0000    32.5814
  clock uncertainty                                                                                      -0.1000    32.4814
  library setup time                                                                    1.0000           -0.0438    32.4375
  data required time                                                                                                32.4375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4375
  data arrival time                                                                                                -23.7874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1359 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1490 

  slack (with derating applied) (MET)                                                                     8.6502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7992 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              2.4488                     1.4261 &  23.4261 r
  la_oenb[3] (net)                                       2   0.2152 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4261 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1040   2.4526   1.0500   0.0422   0.1058 &  23.5318 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   1.0500            0.0783 &  23.6102 r
  mprj/buf_i[67] (net)                                   1   0.0044 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0807   1.0500   0.0000   0.0000 &  23.6102 r
  data arrival time                                                                                                 23.6102

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4551 &  32.4207 r
  clock reconvergence pessimism                                                                           0.0000    32.4207
  clock uncertainty                                                                                      -0.1000    32.3207
  library setup time                                                                    1.0000           -0.0388    32.2819
  data required time                                                                                                32.2819
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2819
  data arrival time                                                                                                -23.6102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1274 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1362 

  slack (with derating applied) (MET)                                                                     8.6717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8079 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             2.6696                     1.5444 &  23.5444 r
  la_oenb[55] (net)                                      2   0.2339 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5444 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1584   2.6759   1.0500   0.0645   0.1486 &  23.6930 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1046   1.0500            0.0882 &  23.7812 r
  mprj/buf_i[119] (net)                                  2   0.0214 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0099   0.1046   1.0500   0.0039   0.0045 &  23.7857 r
  data arrival time                                                                                                 23.7857

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6336 &  32.5992 r
  clock reconvergence pessimism                                                                           0.0000    32.5992
  clock uncertainty                                                                                      -0.1000    32.4992
  library setup time                                                                    1.0000           -0.0409    32.4583
  data required time                                                                                                32.4583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4583
  data arrival time                                                                                                -23.7857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1368 
  total derate : arrival time                                                                            -0.0115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1483 

  slack (with derating applied) (MET)                                                                     8.6726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8209 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             2.3587                     1.3741 &  23.3741 r
  la_oenb[10] (net)                                      2   0.2073 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3741 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3210   2.3622   1.0500   0.1301   0.1929 &  23.5670 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0782   1.0500            0.0816 &  23.6486 r
  mprj/buf_i[74] (net)                                   1   0.0034 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0782   1.0500   0.0000   0.0000 &  23.6486 r
  data arrival time                                                                                                 23.6486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5037 &  32.4693 r
  clock reconvergence pessimism                                                                           0.0000    32.4693
  clock uncertainty                                                                                      -0.1000    32.3693
  library setup time                                                                    1.0000           -0.0387    32.3306
  data required time                                                                                                32.3306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3306
  data arrival time                                                                                                -23.6486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1300 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1430 

  slack (with derating applied) (MET)                                                                     8.6820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8251 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               2.2429                     1.3094 &  23.3094 r
  io_in[16] (net)                                        2   0.1972 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3094 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3174   2.2454   1.0500   0.1258   0.1817 &  23.4910 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0991   1.0500            0.1101 &  23.6011 r
  mprj/buf_i[208] (net)                                  2   0.0220 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0991   1.0500   0.0000   0.0004 &  23.6015 r
  data arrival time                                                                                                 23.6015

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4620 &  32.4276 r
  clock reconvergence pessimism                                                                           0.0000    32.4276
  clock uncertainty                                                                                      -0.1000    32.3276
  library setup time                                                                    1.0000           -0.0397    32.2879
  data required time                                                                                                32.2879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2879
  data arrival time                                                                                                -23.6015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1278 
  total derate : arrival time                                                                            -0.0139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1417 

  slack (with derating applied) (MET)                                                                     8.6864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8281 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          2.8459                     1.6338 &  23.6338 r
  la_data_in[53] (net)                                   2   0.2477 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6338 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0161   2.8533   1.0500   0.0065   0.0967 &  23.7305 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0874   1.0500            0.0589 &  23.7894 r
  mprj/buf_i[181] (net)                                  1   0.0052 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0874   1.0500   0.0000   0.0000 &  23.7895 r
  data arrival time                                                                                                 23.7895

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6590 &  32.6246 r
  clock reconvergence pessimism                                                                           0.0000    32.6246
  clock uncertainty                                                                                      -0.1000    32.5246
  library setup time                                                                    1.0000           -0.0395    32.4851
  data required time                                                                                                32.4851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4851
  data arrival time                                                                                                -23.7895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1455 

  slack (with derating applied) (MET)                                                                     8.6956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8412 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           2.3413                     1.3566 &  23.3566 r
  wbs_dat_i[26] (net)                                    2   0.2051 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3566 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.3461   1.0500   0.0000   0.0655 &  23.4221 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0796   1.0500            0.0842 &  23.5062 r
  mprj/buf_i[26] (net)                                   1   0.0047 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0796   1.0500   0.0000   0.0001 &  23.5063 r
  data arrival time                                                                                                 23.5063

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3771 &  32.3427 r
  clock reconvergence pessimism                                                                           0.0000    32.3427
  clock uncertainty                                                                                      -0.1000    32.2427
  library setup time                                                                    1.0000           -0.0386    32.2041
  data required time                                                                                                32.2041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2041
  data arrival time                                                                                                -23.5063
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1233 
  total derate : arrival time                                                                            -0.0071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1304 

  slack (with derating applied) (MET)                                                                     8.6978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8283 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          2.3452                     1.3602 &  23.3602 r
  la_data_in[38] (net)                                   2   0.2055 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3602 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5005   2.3501   1.0500   0.2032   0.2774 &  23.6376 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0878   1.0500            0.0926 &  23.7302 r
  mprj/buf_i[166] (net)                                  2   0.0108 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0057   0.0878   1.0500   0.0022   0.0024 &  23.7326 r
  data arrival time                                                                                                 23.7326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6175 &  32.5831 r
  clock reconvergence pessimism                                                                           0.0000    32.5831
  clock uncertainty                                                                                      -0.1000    32.4831
  library setup time                                                                    1.0000           -0.0395    32.4436
  data required time                                                                                                32.4436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4436
  data arrival time                                                                                                -23.7326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7110

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1537 

  slack (with derating applied) (MET)                                                                     8.7110 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8647 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              2.0849                     1.2164 &  23.2164 r
  la_oenb[8] (net)                                       2   0.1831 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.2164 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5157   2.0877   1.0500   0.2087   0.2675 &  23.4839 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0750   1.0500            0.0964 &  23.5803 r
  mprj/buf_i[72] (net)                                   1   0.0039 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0750   1.0500   0.0000   0.0000 &  23.5804 r
  data arrival time                                                                                                 23.5804

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4669 &  32.4325 r
  clock reconvergence pessimism                                                                           0.0000    32.4325
  clock uncertainty                                                                                      -0.1000    32.3325
  library setup time                                                                    1.0000           -0.0384    32.2941
  data required time                                                                                                32.2941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2941
  data arrival time                                                                                                -23.5804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1280 
  total derate : arrival time                                                                            -0.0173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1454 

  slack (with derating applied) (MET)                                                                     8.7137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8591 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          2.3613                     1.3693 &  23.3693 r
  la_data_in[41] (net)                                   2   0.2069 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3693 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4690   2.3663   1.0500   0.1899   0.2638 &  23.6331 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0885   1.0500            0.0922 &  23.7253 r
  mprj/buf_i[169] (net)                                  2   0.0112 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0125   0.0885   1.0500   0.0049   0.0052 &  23.7306 r
  data arrival time                                                                                                 23.7306

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6230 &  32.5886 r
  clock reconvergence pessimism                                                                           0.0000    32.5886
  clock uncertainty                                                                                      -0.1000    32.4886
  library setup time                                                                    1.0000           -0.0395    32.4490
  data required time                                                                                                32.4490
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4490
  data arrival time                                                                                                -23.7306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1534 

  slack (with derating applied) (MET)                                                                     8.7184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8719 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          2.0627                     1.2066 &  23.2066 r
  la_data_in[11] (net)                                   2   0.1814 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2066 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6280   2.0648   1.0500   0.2488   0.3054 &  23.5120 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0750   1.0500            0.0979 &  23.6099 r
  mprj/buf_i[139] (net)                                  1   0.0041 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0750   1.0500   0.0000   0.0000 &  23.6099 r
  data arrival time                                                                                                 23.6099

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5042 &  32.4698 r
  clock reconvergence pessimism                                                                           0.0000    32.4698
  clock uncertainty                                                                                      -0.1000    32.3698
  library setup time                                                                    1.0000           -0.0385    32.3312
  data required time                                                                                                32.3312
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3312
  data arrival time                                                                                                -23.6099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1300 
  total derate : arrival time                                                                            -0.0192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1492 

  slack (with derating applied) (MET)                                                                     8.7213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8705 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          2.3849                     1.3811 &  23.3811 r
  la_data_in[35] (net)                                   2   0.2088 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3811 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4238   2.3903   1.0500   0.1709   0.2467 &  23.6278 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0832   1.0500            0.0851 &  23.7128 r
  mprj/buf_i[163] (net)                                  1   0.0069 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0832   1.0500   0.0000   0.0001 &  23.7129 r
  data arrival time                                                                                                 23.7129

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6114 &  32.5770 r
  clock reconvergence pessimism                                                                           0.0000    32.5770
  clock uncertainty                                                                                      -0.1000    32.4770
  library setup time                                                                    1.0000           -0.0391    32.4379
  data required time                                                                                                32.4379
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4379
  data arrival time                                                                                                -23.7129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7250

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1356 
  total derate : arrival time                                                                            -0.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1514 

  slack (with derating applied) (MET)                                                                     8.7250 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8764 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             2.4577                     1.4244 &  23.4244 r
  la_oenb[43] (net)                                      2   0.2154 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4244 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3916   2.4629   1.0500   0.1562   0.2322 &  23.6566 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0956   1.0500            0.0933 &  23.7499 r
  mprj/buf_i[107] (net)                                  2   0.0159 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0049   0.0956   1.0500   0.0018   0.0021 &  23.7520 r
  data arrival time                                                                                                 23.7520

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6515 &  32.6171 r
  clock reconvergence pessimism                                                                           0.0000    32.6171
  clock uncertainty                                                                                      -0.1000    32.5171
  library setup time                                                                    1.0000           -0.0400    32.4772
  data required time                                                                                                32.4772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4772
  data arrival time                                                                                                -23.7520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1377 
  total derate : arrival time                                                                            -0.0156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1533 

  slack (with derating applied) (MET)                                                                     8.7251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8785 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             2.3510                     1.3649 &  23.3649 r
  la_oenb[38] (net)                                      2   0.2062 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3649 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4387   2.3557   1.0500   0.1735   0.2446 &  23.6095 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0834   1.0500            0.0876 &  23.6971 r
  mprj/buf_i[102] (net)                                  1   0.0075 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0308   0.0834   1.0500   0.0124   0.0131 &  23.7102 r
  data arrival time                                                                                                 23.7102

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6178 &  32.5834 r
  clock reconvergence pessimism                                                                           0.0000    32.5834
  clock uncertainty                                                                                      -0.1000    32.4834
  library setup time                                                                    1.0000           -0.0392    32.4441
  data required time                                                                                                32.4441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4441
  data arrival time                                                                                                -23.7102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1524 

  slack (with derating applied) (MET)                                                                     8.7340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8864 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              2.0324                     1.1838 &  23.1838 r
  la_oenb[9] (net)                                       2   0.1783 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.1838 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4802   2.0353   1.0500   0.1952   0.2532 &  23.4370 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0737   1.0500            0.0985 &  23.5355 r
  mprj/buf_i[73] (net)                                   1   0.0034 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0737   1.0500   0.0000   0.0000 &  23.5356 r
  data arrival time                                                                                                 23.5356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4440 &  32.4096 r
  clock reconvergence pessimism                                                                           0.0000    32.4096
  clock uncertainty                                                                                      -0.1000    32.3096
  library setup time                                                                    1.0000           -0.0383    32.2713
  data required time                                                                                                32.2713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2713
  data arrival time                                                                                                -23.5356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1268 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1436 

  slack (with derating applied) (MET)                                                                     8.7357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8793 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               2.2011                     1.2799 &  23.2799 r
  io_in[11] (net)                                        2   0.1930 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2799 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1266   2.2043   1.0500   0.0516   0.1053 &  23.3852 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1026   1.0500            0.1158 &  23.5010 r
  mprj/buf_i[203] (net)                                  2   0.0259 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1026   1.0500   0.0000   0.0005 &  23.5015 r
  data arrival time                                                                                                 23.5015

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4129 &  32.3785 r
  clock reconvergence pessimism                                                                           0.0000    32.3785
  clock uncertainty                                                                                      -0.1000    32.2785
  library setup time                                                                    1.0000           -0.0401    32.2384
  data required time                                                                                                32.2384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2384
  data arrival time                                                                                                -23.5015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1252 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1357 

  slack (with derating applied) (MET)                                                                     8.7369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8726 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          2.1864                     1.2761 &  23.2761 r
  la_data_in[29] (net)                                   2   0.1922 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2761 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7447   2.1893   1.0500   0.2757   0.3399 &  23.6160 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0882   1.0500            0.1035 &  23.7195 r
  mprj/buf_i[157] (net)                                  2   0.0129 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0156   0.0882   1.0500   0.0063   0.0068 &  23.7263 r
  data arrival time                                                                                                 23.7263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6376 &  32.6032 r
  clock reconvergence pessimism                                                                           0.0000    32.6032
  clock uncertainty                                                                                      -0.1000    32.5032
  library setup time                                                                    1.0000           -0.0395    32.4637
  data required time                                                                                                32.4637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4637
  data arrival time                                                                                                -23.7263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1370 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1584 

  slack (with derating applied) (MET)                                                                     8.7374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8958 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               2.4448                     1.4220 &  23.4220 r
  io_in[27] (net)                                        2   0.2147 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.4220 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0143   2.4488   1.0500   0.0057   0.0666 &  23.4886 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1021   1.0500            0.1002 &  23.5888 r
  mprj/buf_i[219] (net)                                  2   0.0221 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0057   0.1022   1.0500   0.0023   0.0027 &  23.5915 r
  data arrival time                                                                                                 23.5915

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5108 &  32.4764 r
  clock reconvergence pessimism                                                                           0.0000    32.4764
  clock uncertainty                                                                                      -0.1000    32.3764
  library setup time                                                                    1.0000           -0.0401    32.3363
  data required time                                                                                                32.3363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3363
  data arrival time                                                                                                -23.5915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1303 
  total derate : arrival time                                                                            -0.0081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1384 

  slack (with derating applied) (MET)                                                                     8.7448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8832 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          2.3551                     1.3641 &  23.3641 r
  la_data_in[36] (net)                                   2   0.2062 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3641 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4020   2.3603   1.0500   0.1619   0.2360 &  23.6001 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0813   1.0500            0.0850 &  23.6852 r
  mprj/buf_i[164] (net)                                  1   0.0058 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0059   0.0813   1.0500   0.0023   0.0025 &  23.6877 r
  data arrival time                                                                                                 23.6877

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6061 &  32.5717 r
  clock reconvergence pessimism                                                                           0.0000    32.5717
  clock uncertainty                                                                                      -0.1000    32.4717
  library setup time                                                                    1.0000           -0.0390    32.4327
  data required time                                                                                                32.4327
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4327
  data arrival time                                                                                                -23.6877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1354 
  total derate : arrival time                                                                            -0.0154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1508 

  slack (with derating applied) (MET)                                                                     8.7450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8958 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              2.4003                     1.4011 &  23.4011 r
  la_oenb[6] (net)                                       2   0.2112 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4011 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.4034   1.0500   0.0000   0.0562 &  23.4573 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0799   1.0500            0.0808 &  23.5381 r
  mprj/buf_i[70] (net)                                   1   0.0043 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0799   1.0500   0.0000   0.0001 &  23.5381 r
  data arrival time                                                                                                 23.5381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4577 &  32.4233 r
  clock reconvergence pessimism                                                                           0.0000    32.4233
  clock uncertainty                                                                                      -0.1000    32.3233
  library setup time                                                                    1.0000           -0.0388    32.2845
  data required time                                                                                                32.2845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2845
  data arrival time                                                                                                -23.5381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1275 
  total derate : arrival time                                                                            -0.0065 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1341 

  slack (with derating applied) (MET)                                                                     8.7464 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8804 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          1.9334                     1.1264 &  23.1264 r
  la_data_in[20] (net)                                   2   0.1696 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1264 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8767   1.9359   1.0500   0.3562   0.4176 &  23.5440 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0740   1.0500            0.1051 &  23.6491 r
  mprj/buf_i[148] (net)                                  1   0.0048 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0740   1.0500   0.0000   0.0000 &  23.6491 r
  data arrival time                                                                                                 23.6491

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5737 &  32.5393 r
  clock reconvergence pessimism                                                                           0.0000    32.5393
  clock uncertainty                                                                                      -0.1000    32.4393
  library setup time                                                                    1.0000           -0.0386    32.4007
  data required time                                                                                                32.4007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4007
  data arrival time                                                                                                -23.6491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7516

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1336 
  total derate : arrival time                                                                            -0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1585 

  slack (with derating applied) (MET)                                                                     8.7516 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9101 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           2.1976                     1.2787 &  23.2787 r
  la_data_in[4] (net)                                    2   0.1928 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.2787 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2155   2.2013   1.0500   0.0851   0.1451 &  23.4238 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0808   1.0500            0.0950 &  23.5189 r
  mprj/buf_i[132] (net)                                  1   0.0071 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0019   0.0808   1.0500   0.0007   0.0008 &  23.5197 r
  data arrival time                                                                                                 23.5197

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4562 &  32.4219 r
  clock reconvergence pessimism                                                                           0.0000    32.4219
  clock uncertainty                                                                                      -0.1000    32.3218
  library setup time                                                                    1.0000           -0.0388    32.2830
  data required time                                                                                                32.2830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2830
  data arrival time                                                                                                -23.5197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1275 
  total derate : arrival time                                                                            -0.0115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1389 

  slack (with derating applied) (MET)                                                                     8.7633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9023 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          2.7030                     1.5527 &  23.5527 r
  la_data_in[46] (net)                                   2   0.2374 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5527 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7097   1.0500   0.0000   0.0817 &  23.6344 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0955   1.0500            0.0774 &  23.7118 r
  mprj/buf_i[174] (net)                                  2   0.0128 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0955   1.0500   0.0000   0.0002 &  23.7119 r
  data arrival time                                                                                                 23.7119

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6579 &  32.6235 r
  clock reconvergence pessimism                                                                           0.0000    32.6235
  clock uncertainty                                                                                      -0.1000    32.5235
  library setup time                                                                    1.0000           -0.0399    32.4836
  data required time                                                                                                32.4836
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4836
  data arrival time                                                                                                -23.7119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1457 

  slack (with derating applied) (MET)                                                                     8.7717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9173 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          2.3267                     1.3473 &  23.3473 r
  la_data_in[37] (net)                                   2   0.2037 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3473 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3858   2.3320   1.0500   0.1551   0.2280 &  23.5753 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0830   1.0500            0.0887 &  23.6640 r
  mprj/buf_i[165] (net)                                  1   0.0074 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0061   0.0830   1.0500   0.0024   0.0027 &  23.6666 r
  data arrival time                                                                                                 23.6666

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6144 &  32.5800 r
  clock reconvergence pessimism                                                                           0.0000    32.5800
  clock uncertainty                                                                                      -0.1000    32.4800
  library setup time                                                                    1.0000           -0.0390    32.4409
  data required time                                                                                                32.4409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4409
  data arrival time                                                                                                -23.6666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1358 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1510 

  slack (with derating applied) (MET)                                                                     8.7743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9253 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          2.2795                     1.3232 &  23.3232 r
  la_data_in[43] (net)                                   2   0.1998 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3232 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4135   2.2841   1.0500   0.1668   0.2356 &  23.5588 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0999   1.0500            0.1084 &  23.6672 r
  mprj/buf_i[171] (net)                                  2   0.0222 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0668   0.0999   1.0500   0.0272   0.0289 &  23.6961 r
  data arrival time                                                                                                 23.6961

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6515 &  32.6171 r
  clock reconvergence pessimism                                                                           0.0000    32.6171
  clock uncertainty                                                                                      -0.1000    32.5171
  library setup time                                                                    1.0000           -0.0402    32.4769
  data required time                                                                                                32.4769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4769
  data arrival time                                                                                                -23.6961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1377 
  total derate : arrival time                                                                            -0.0178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1555 

  slack (with derating applied) (MET)                                                                     8.7809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9364 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           2.1736                     1.2610 &  23.2610 r
  wbs_dat_i[29] (net)                                    2   0.1904 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.2610 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.1779   1.0500   0.0000   0.0587 &  23.3197 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0778   1.0500            0.0934 &  23.4131 r
  mprj/buf_i[29] (net)                                   1   0.0050 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0778   1.0500   0.0000   0.0000 &  23.4131 r
  data arrival time                                                                                                 23.4131

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4089 &  32.3745 r
  clock reconvergence pessimism                                                                           0.0000    32.3745
  clock uncertainty                                                                                      -0.1000    32.2745
  library setup time                                                                    1.0000           -0.0384    32.2361
  data required time                                                                                                32.2361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2361
  data arrival time                                                                                                -23.4131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1250 
  total derate : arrival time                                                                            -0.0072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1322 

  slack (with derating applied) (MET)                                                                     8.8230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9552 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             2.5465                     1.4809 &  23.4809 r
  la_oenb[45] (net)                                      2   0.2237 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4809 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5507   1.0500   0.0000   0.0663 &  23.5472 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0992   1.0500            0.0910 &  23.6382 r
  mprj/buf_i[109] (net)                                  2   0.0180 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0408   0.0992   1.0500   0.0165   0.0175 &  23.6557 r
  data arrival time                                                                                                 23.6557

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6583 &  32.6239 r
  clock reconvergence pessimism                                                                           0.0000    32.6239
  clock uncertainty                                                                                      -0.1000    32.5239
  library setup time                                                                    1.0000           -0.0402    32.4837
  data required time                                                                                                32.4837
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4837
  data arrival time                                                                                                -23.6557
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1464 

  slack (with derating applied) (MET)                                                                     8.8280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9745 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               1.9138                     1.1204 &  23.1204 r
  io_in[17] (net)                                        2   0.1683 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1204 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4556   1.9152   1.0500   0.1851   0.2292 &  23.3496 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0997   1.0500            0.1306 &  23.4802 r
  mprj/buf_i[209] (net)                                  2   0.0271 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0997   1.0500   0.0000   0.0005 &  23.4807 r
  data arrival time                                                                                                 23.4807

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4887 &  32.4543 r
  clock reconvergence pessimism                                                                           0.0000    32.4543
  clock uncertainty                                                                                      -0.1000    32.3543
  library setup time                                                                    1.0000           -0.0398    32.3146
  data required time                                                                                                32.3146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3146
  data arrival time                                                                                                -23.4807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1292 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1463 

  slack (with derating applied) (MET)                                                                     8.8339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9802 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             2.3777                     1.3759 &  23.3759 r
  la_oenb[52] (net)                                      2   0.2081 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3759 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2453   2.3829   1.0500   0.0962   0.1706 &  23.5464 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0810   1.0500            0.0833 &  23.6297 r
  mprj/buf_i[116] (net)                                  1   0.0054 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0172   0.0810   1.0500   0.0070   0.0074 &  23.6371 r
  data arrival time                                                                                                 23.6371

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6588 &  32.6244 r
  clock reconvergence pessimism                                                                           0.0000    32.6244
  clock uncertainty                                                                                      -0.1000    32.5244
  library setup time                                                                    1.0000           -0.0391    32.4853
  data required time                                                                                                32.4853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4853
  data arrival time                                                                                                -23.6371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1506 

  slack (with derating applied) (MET)                                                                     8.8481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9987 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             2.4756                     1.4244 &  23.4244 r
  la_oenb[57] (net)                                      2   0.2182 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4244 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4817   1.0500   0.0000   0.0770 &  23.5014 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0980   1.0500            0.0943 &  23.5957 r
  mprj/buf_i[121] (net)                                  2   0.0179 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0980   1.0500   0.0000   0.0003 &  23.5960 r
  data arrival time                                                                                                 23.5960

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6222 &  32.5878 r
  clock reconvergence pessimism                                                                           0.0000    32.5878
  clock uncertainty                                                                                      -0.1000    32.4878
  library setup time                                                                    1.0000           -0.0401    32.4477
  data required time                                                                                                32.4477
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4477
  data arrival time                                                                                                -23.5960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1444 

  slack (with derating applied) (MET)                                                                     8.8517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9961 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             2.2935                     1.3399 &  23.3399 r
  la_oenb[34] (net)                                      2   0.2018 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3399 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2011   2.2965   1.0500   0.0815   0.1397 &  23.4796 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   1.0500            0.0887 &  23.5682 r
  mprj/buf_i[98] (net)                                   1   0.0061 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0807   1.0500   0.0000   0.0001 &  23.5683 r
  data arrival time                                                                                                 23.5683

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6071 &  32.5727 r
  clock reconvergence pessimism                                                                           0.0000    32.5727
  clock uncertainty                                                                                      -0.1000    32.4727
  library setup time                                                                    1.0000           -0.0390    32.4337
  data required time                                                                                                32.4337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4337
  data arrival time                                                                                                -23.5683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1354 
  total derate : arrival time                                                                            -0.0109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1463 

  slack (with derating applied) (MET)                                                                     8.8654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0117 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             2.4169                     1.3905 &  23.3905 r
  la_oenb[58] (net)                                      2   0.2129 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3905 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4228   1.0500   0.0000   0.0760 &  23.4664 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1005   1.0500            0.1003 &  23.5667 r
  mprj/buf_i[122] (net)                                  2   0.0210 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0189   0.1005   1.0500   0.0075   0.0083 &  23.5749 r
  data arrival time                                                                                                 23.5749

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6203 &  32.5859 r
  clock reconvergence pessimism                                                                           0.0000    32.5859
  clock uncertainty                                                                                      -0.1000    32.4860
  library setup time                                                                    1.0000           -0.0402    32.4457
  data required time                                                                                                32.4457
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4457
  data arrival time                                                                                                -23.5749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1449 

  slack (with derating applied) (MET)                                                                     8.8708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0157 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               2.2052                     1.2768 &  23.2768 r
  io_in[25] (net)                                        2   0.1929 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.2768 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2100   1.0500   0.0000   0.0639 &  23.3407 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0991   1.0500            0.1123 &  23.4530 r
  mprj/buf_i[217] (net)                                  2   0.0225 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0991   1.0500   0.0000   0.0004 &  23.4534 r
  data arrival time                                                                                                 23.4534

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5080 &  32.4736 r
  clock reconvergence pessimism                                                                           0.0000    32.4736
  clock uncertainty                                                                                      -0.1000    32.3736
  library setup time                                                                    1.0000           -0.0397    32.3338
  data required time                                                                                                32.3338
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3338
  data arrival time                                                                                                -23.4534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1302 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1386 

  slack (with derating applied) (MET)                                                                     8.8805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0191 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             2.3635                     1.3683 &  23.3683 r
  la_oenb[56] (net)                                      2   0.2069 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3683 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3687   1.0500   0.0000   0.0697 &  23.4380 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   1.0500            0.1122 &  23.5502 r
  mprj/buf_i[120] (net)                                  2   0.0303 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0473   0.1098   1.0500   0.0192   0.0207 &  23.5709 r
  data arrival time                                                                                                 23.5709

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6295 &  32.5951 r
  clock reconvergence pessimism                                                                           0.0000    32.5951
  clock uncertainty                                                                                      -0.1000    32.4951
  library setup time                                                                    1.0000           -0.0415    32.4536
  data required time                                                                                                32.4536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4536
  data arrival time                                                                                                -23.5709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1366 
  total derate : arrival time                                                                            -0.0096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1462 

  slack (with derating applied) (MET)                                                                     8.8827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0289 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             2.3896                     1.3829 &  23.3829 r
  la_oenb[53] (net)                                      2   0.2092 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3829 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1251   2.3950   1.0500   0.0491   0.1226 &  23.5055 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0850   1.0500            0.0867 &  23.5922 r
  mprj/buf_i[117] (net)                                  1   0.0082 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0850   1.0500   0.0000   0.0001 &  23.5923 r
  data arrival time                                                                                                 23.5923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6596 &  32.6252 r
  clock reconvergence pessimism                                                                           0.0000    32.6252
  clock uncertainty                                                                                      -0.1000    32.5252
  library setup time                                                                    1.0000           -0.0393    32.4859
  data required time                                                                                                32.4859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4859
  data arrival time                                                                                                -23.5923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1382 
  total derate : arrival time                                                                            -0.0100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1481 

  slack (with derating applied) (MET)                                                                     8.8935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0417 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             2.3210                     1.3479 &  23.3479 r
  la_oenb[51] (net)                                      2   0.2035 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3479 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1987   2.3252   1.0500   0.0768   0.1435 &  23.4914 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0818   1.0500            0.0879 &  23.5794 r
  mprj/buf_i[115] (net)                                  1   0.0066 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0106   0.0818   1.0500   0.0043   0.0046 &  23.5840 r
  data arrival time                                                                                                 23.5840

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6575 &  32.6231 r
  clock reconvergence pessimism                                                                           0.0000    32.6231
  clock uncertainty                                                                                      -0.1000    32.5231
  library setup time                                                                    1.0000           -0.0392    32.4840
  data required time                                                                                                32.4840
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4840
  data arrival time                                                                                                -23.5840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1381 
  total derate : arrival time                                                                            -0.0112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1493 

  slack (with derating applied) (MET)                                                                     8.9000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0493 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             2.3301                     1.3494 &  23.3494 r
  la_oenb[60] (net)                                      2   0.2040 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3494 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3349   1.0500   0.0000   0.0685 &  23.4178 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1079   1.0500            0.1126 &  23.5305 r
  mprj/buf_i[124] (net)                                  2   0.0291 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0116   0.1080   1.0500   0.0046   0.0055 &  23.5359 r
  data arrival time                                                                                                 23.5359

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6173 &  32.5829 r
  clock reconvergence pessimism                                                                           0.0000    32.5829
  clock uncertainty                                                                                      -0.1000    32.4829
  library setup time                                                                    1.0000           -0.0412    32.4417
  data required time                                                                                                32.4417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4417
  data arrival time                                                                                                -23.5359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1359 
  total derate : arrival time                                                                            -0.0089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1448 

  slack (with derating applied) (MET)                                                                     8.9058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0506 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          2.2255                     1.2949 &  23.2949 r
  la_data_in[33] (net)                                   2   0.1953 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2949 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2218   2.2292   1.0500   0.0900   0.1489 &  23.4438 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0804   1.0500            0.0927 &  23.5365 r
  mprj/buf_i[161] (net)                                  1   0.0065 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0804   1.0500   0.0000   0.0001 &  23.5366 r
  data arrival time                                                                                                 23.5366

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6175 &  32.5831 r
  clock reconvergence pessimism                                                                           0.0000    32.5831
  clock uncertainty                                                                                      -0.1000    32.4831
  library setup time                                                                    1.0000           -0.0391    32.4440
  data required time                                                                                                32.4440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4440
  data arrival time                                                                                                -23.5366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1475 

  slack (with derating applied) (MET)                                                                     8.9074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0548 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             2.2612                     1.3091 &  23.3091 r
  la_oenb[46] (net)                                      2   0.1979 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3091 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1975   2.2661   1.0500   0.0765   0.1449 &  23.4540 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0999   1.0500            0.1095 &  23.5635 r
  mprj/buf_i[110] (net)                                  2   0.0225 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0320   0.0999   1.0500   0.0130   0.0140 &  23.5774 r
  data arrival time                                                                                                 23.5774

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6596 &  32.6252 r
  clock reconvergence pessimism                                                                           0.0000    32.6252
  clock uncertainty                                                                                      -0.1000    32.5252
  library setup time                                                                    1.0000           -0.0402    32.4850
  data required time                                                                                                32.4850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4850
  data arrival time                                                                                                -23.5774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1382 
  total derate : arrival time                                                                            -0.0128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1509 

  slack (with derating applied) (MET)                                                                     8.9076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0586 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          2.0724                     1.2097 &  23.2097 r
  la_data_in[14] (net)                                   2   0.1821 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2097 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2401   2.0751   1.0500   0.0957   0.1474 &  23.3572 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0772   1.0500            0.0995 &  23.4567 r
  mprj/buf_i[142] (net)                                  1   0.0057 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0772   1.0500   0.0000   0.0001 &  23.4567 r
  data arrival time                                                                                                 23.4567

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5469 &  32.5125 r
  clock reconvergence pessimism                                                                           0.0000    32.5125
  clock uncertainty                                                                                      -0.1000    32.4125
  library setup time                                                                    1.0000           -0.0388    32.3738
  data required time                                                                                                32.3738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3738
  data arrival time                                                                                                -23.4567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1440 

  slack (with derating applied) (MET)                                                                     8.9171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0611 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          2.2824                     1.3241 &  23.3241 r
  la_data_in[40] (net)                                   2   0.2000 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3241 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0976   2.2871   1.0500   0.0395   0.1025 &  23.4266 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0878   1.0500            0.0967 &  23.5233 r
  mprj/buf_i[168] (net)                                  2   0.0115 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0043   0.0878   1.0500   0.0017   0.0019 &  23.5252 r
  data arrival time                                                                                                 23.5252

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6225 &  32.5881 r
  clock reconvergence pessimism                                                                           0.0000    32.5881
  clock uncertainty                                                                                      -0.1000    32.4881
  library setup time                                                                    1.0000           -0.0395    32.4486
  data required time                                                                                                32.4486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4486
  data arrival time                                                                                                -23.5252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1458 

  slack (with derating applied) (MET)                                                                     8.9233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0691 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               1.8722                     1.0919 &  23.0919 r
  io_in[12] (net)                                        2   0.1643 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.0919 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1319   1.8745   1.0500   0.0513   0.0950 &  23.1869 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0962   1.0500            0.1297 &  23.3166 r
  mprj/buf_i[204] (net)                                  2   0.0245 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0962   1.0500   0.0000   0.0005 &  23.3171 r
  data arrival time                                                                                                 23.3171

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4235 &  32.3891 r
  clock reconvergence pessimism                                                                           0.0000    32.3891
  clock uncertainty                                                                                      -0.1000    32.2891
  library setup time                                                                    1.0000           -0.0394    32.2498
  data required time                                                                                                32.2498
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2498
  data arrival time                                                                                                -23.3171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1257 
  total derate : arrival time                                                                            -0.0107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1365 

  slack (with derating applied) (MET)                                                                     8.9327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0692 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          2.1623                     1.2554 &  23.2554 r
  la_data_in[32] (net)                                   2   0.1894 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2554 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2106   2.1658   1.0500   0.0801   0.1390 &  23.3944 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0817   1.0500            0.0982 &  23.4926 r
  mprj/buf_i[160] (net)                                  1   0.0082 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0339   0.0817   1.0500   0.0137   0.0145 &  23.5071 r
  data arrival time                                                                                                 23.5071

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6178 &  32.5834 r
  clock reconvergence pessimism                                                                           0.0000    32.5834
  clock uncertainty                                                                                      -0.1000    32.4834
  library setup time                                                                    1.0000           -0.0391    32.4442
  data required time                                                                                                32.4442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4442
  data arrival time                                                                                                -23.5071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1480 

  slack (with derating applied) (MET)                                                                     8.9371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0850 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             2.1731                     1.2651 &  23.2651 r
  la_oenb[24] (net)                                      2   0.1907 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2651 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1952   2.1766   1.0500   0.0765   0.1333 &  23.3984 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0893   1.0500            0.1055 &  23.5039 r
  mprj/buf_i[88] (net)                                   2   0.0138 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0135   0.0893   1.0500   0.0054   0.0058 &  23.5097 r
  data arrival time                                                                                                 23.5097

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6273 &  32.5929 r
  clock reconvergence pessimism                                                                           0.0000    32.5929
  clock uncertainty                                                                                      -0.1000    32.4929
  library setup time                                                                    1.0000           -0.0394    32.4535
  data required time                                                                                                32.4535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4535
  data arrival time                                                                                                -23.5097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1365 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1481 

  slack (with derating applied) (MET)                                                                     8.9438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0919 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          2.1255                     1.2355 &  23.2355 r
  la_data_in[30] (net)                                   2   0.1863 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2355 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2229   2.1292   1.0500   0.0882   0.1452 &  23.3807 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0849   1.0500            0.1040 &  23.4847 r
  mprj/buf_i[158] (net)                                  1   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0496   0.0849   1.0500   0.0202   0.0214 &  23.5061 r
  data arrival time                                                                                                 23.5061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6317 &  32.5973 r
  clock reconvergence pessimism                                                                           0.0000    32.5973
  clock uncertainty                                                                                      -0.1000    32.4973
  library setup time                                                                    1.0000           -0.0392    32.4582
  data required time                                                                                                32.4582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4582
  data arrival time                                                                                                -23.5061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1367 
  total derate : arrival time                                                                            -0.0129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1496 

  slack (with derating applied) (MET)                                                                     8.9521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1017 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           2.0071                     1.1663 &  23.1663 r
  la_data_in[7] (net)                                    2   0.1758 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.1663 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0691   2.0100   1.0500   0.0263   0.0771 &  23.2434 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0741   1.0500            0.1006 &  23.3440 r
  mprj/buf_i[135] (net)                                  1   0.0040 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0741   1.0500   0.0000   0.0000 &  23.3441 r
  data arrival time                                                                                                 23.3441

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4797 &  32.4453 r
  clock reconvergence pessimism                                                                           0.0000    32.4453
  clock uncertainty                                                                                      -0.1000    32.3453
  library setup time                                                                    1.0000           -0.0384    32.3069
  data required time                                                                                                32.3069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3069
  data arrival time                                                                                                -23.3441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1287 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1372 

  slack (with derating applied) (MET)                                                                     8.9629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1000 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          2.0807                     1.2104 &  23.2104 r
  la_data_in[31] (net)                                   2   0.1824 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2104 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2582   2.0842   1.0500   0.1005   0.1569 &  23.3673 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0833   1.0500            0.1053 &  23.4726 r
  mprj/buf_i[159] (net)                                  2   0.0103 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0103   0.0833   1.0500   0.0041   0.0044 &  23.4770 r
  data arrival time                                                                                                 23.4770

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6261 &  32.5917 r
  clock reconvergence pessimism                                                                           0.0000    32.5917
  clock uncertainty                                                                                      -0.1000    32.4917
  library setup time                                                                    1.0000           -0.0391    32.4526
  data required time                                                                                                32.4526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4526
  data arrival time                                                                                                -23.4770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1491 

  slack (with derating applied) (MET)                                                                     8.9756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1247 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             2.0416                     1.1873 &  23.1873 r
  la_oenb[27] (net)                                      2   0.1789 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1873 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3201   2.0451   1.0500   0.1282   0.1844 &  23.3717 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0906   1.0500            0.1149 &  23.4866 r
  mprj/buf_i[91] (net)                                   2   0.0168 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0146   0.0906   1.0500   0.0058   0.0063 &  23.4928 r
  data arrival time                                                                                                 23.4928

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6516 &  32.6172 r
  clock reconvergence pessimism                                                                           0.0000    32.6172
  clock uncertainty                                                                                      -0.1000    32.5172
  library setup time                                                                    1.0000           -0.0397    32.4776
  data required time                                                                                                32.4776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4776
  data arrival time                                                                                                -23.4928
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1378 
  total derate : arrival time                                                                            -0.0145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1523 

  slack (with derating applied) (MET)                                                                     8.9848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1371 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               1.9941                     1.1570 &  23.1570 r
  io_in[26] (net)                                        2   0.1745 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1570 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9979   1.0500   0.0000   0.0532 &  23.2102 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   1.0500            0.1269 &  23.3371 r
  mprj/buf_i[218] (net)                                  2   0.0268 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1007   1.0500   0.0000   0.0005 &  23.3375 r
  data arrival time                                                                                                 23.3375

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5053 &  32.4709 r
  clock reconvergence pessimism                                                                           0.0000    32.4709
  clock uncertainty                                                                                      -0.1000    32.3709
  library setup time                                                                    1.0000           -0.0398    32.3311
  data required time                                                                                                32.3311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3311
  data arrival time                                                                                                -23.3375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1300 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1386 

  slack (with derating applied) (MET)                                                                     8.9936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1322 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             2.2388                     1.3001 &  23.3001 r
  la_oenb[30] (net)                                      2   0.1962 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3001 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.2426   1.0500   0.0000   0.0561 &  23.3562 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0863   1.0500            0.0980 &  23.4542 r
  mprj/buf_i[94] (net)                                   2   0.0108 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0036   0.0863   1.0500   0.0014   0.0016 &  23.4558 r
  data arrival time                                                                                                 23.4558

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6268 &  32.5924 r
  clock reconvergence pessimism                                                                           0.0000    32.5924
  clock uncertainty                                                                                      -0.1000    32.4924
  library setup time                                                                    1.0000           -0.0393    32.4531
  data required time                                                                                                32.4531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4531
  data arrival time                                                                                                -23.4558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1364 
  total derate : arrival time                                                                            -0.0074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1439 

  slack (with derating applied) (MET)                                                                     8.9973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1412 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             2.1364                     1.2413 &  23.2413 r
  la_oenb[44] (net)                                      2   0.1872 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2413 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1731   2.1399   1.0500   0.0663   0.1256 &  23.3669 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0874   1.0500            0.1059 &  23.4728 r
  mprj/buf_i[108] (net)                                  2   0.0128 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0230   0.0874   1.0500   0.0094   0.0100 &  23.4828 r
  data arrival time                                                                                                 23.4828

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6555 &  32.6211 r
  clock reconvergence pessimism                                                                           0.0000    32.6211
  clock uncertainty                                                                                      -0.1000    32.5211
  library setup time                                                                    1.0000           -0.0395    32.4816
  data required time                                                                                                32.4816
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4816
  data arrival time                                                                                                -23.4828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1380 
  total derate : arrival time                                                                            -0.0115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1495 

  slack (with derating applied) (MET)                                                                     8.9988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1483 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          2.0028                     1.1641 &  23.1641 r
  la_data_in[28] (net)                                   2   0.1754 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1641 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2670   2.0062   1.0500   0.1079   0.1635 &  23.3275 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1019   1.0500            0.1274 &  23.4549 r
  mprj/buf_i[156] (net)                                  2   0.0277 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0486   0.1019   1.0500   0.0198   0.0212 &  23.4761 r
  data arrival time                                                                                                 23.4761

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6516 &  32.6172 r
  clock reconvergence pessimism                                                                           0.0000    32.6172
  clock uncertainty                                                                                      -0.1000    32.5172
  library setup time                                                                    1.0000           -0.0405    32.4768
  data required time                                                                                                32.4768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4768
  data arrival time                                                                                                -23.4761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1377 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1526 

  slack (with derating applied) (MET)                                                                     9.0007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1533 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             2.2462                     1.3024 &  23.3024 r
  la_oenb[47] (net)                                      2   0.1967 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3024 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2506   1.0500   0.0000   0.0620 &  23.3644 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0909   1.0500            0.1023 &  23.4667 r
  mprj/buf_i[111] (net)                                  2   0.0143 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0277   0.0909   1.0500   0.0111   0.0118 &  23.4785 r
  data arrival time                                                                                                 23.4785

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6596 &  32.6252 r
  clock reconvergence pessimism                                                                           0.0000    32.6252
  clock uncertainty                                                                                      -0.1000    32.5252
  library setup time                                                                    1.0000           -0.0397    32.4855
  data required time                                                                                                32.4855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4855
  data arrival time                                                                                                -23.4785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1382 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1466 

  slack (with derating applied) (MET)                                                                     9.0070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1535 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             2.2278                     1.2919 &  23.2919 r
  la_oenb[50] (net)                                      2   0.1951 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2919 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2323   1.0500   0.0000   0.0619 &  23.3538 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0821   1.0500            0.0943 &  23.4481 r
  mprj/buf_i[114] (net)                                  1   0.0078 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0406   0.0821   1.0500   0.0166   0.0175 &  23.4656 r
  data arrival time                                                                                                 23.4656

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6465 &  32.6121 r
  clock reconvergence pessimism                                                                           0.0000    32.6121
  clock uncertainty                                                                                      -0.1000    32.5121
  library setup time                                                                    1.0000           -0.0392    32.4729
  data required time                                                                                                32.4729
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4729
  data arrival time                                                                                                -23.4656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1375 
  total derate : arrival time                                                                            -0.0083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1458 

  slack (with derating applied) (MET)                                                                     9.0073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1531 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             2.2015                     1.2835 &  23.2835 r
  la_oenb[40] (net)                                      2   0.1934 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2835 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2046   1.0500   0.0000   0.0540 &  23.3375 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0843   1.0500            0.0984 &  23.4359 r
  mprj/buf_i[104] (net)                                  2   0.0097 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0843   1.0500   0.0000   0.0001 &  23.4360 r
  data arrival time                                                                                                 23.4360

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6225 &  32.5881 r
  clock reconvergence pessimism                                                                           0.0000    32.5881
  clock uncertainty                                                                                      -0.1000    32.4881
  library setup time                                                                    1.0000           -0.0393    32.4488
  data required time                                                                                                32.4488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4488
  data arrival time                                                                                                -23.4360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1435 

  slack (with derating applied) (MET)                                                                     9.0128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1563 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             1.9405                     1.1287 &  23.1287 r
  la_oenb[28] (net)                                      2   0.1700 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1287 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2623   1.9434   1.0500   0.1043   0.1555 &  23.2842 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0981   1.0500            0.1277 &  23.4119 r
  mprj/buf_i[92] (net)                                   2   0.0251 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0424   0.0981   1.0500   0.0168   0.0180 &  23.4299 r
  data arrival time                                                                                                 23.4299

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6445 &  32.6101 r
  clock reconvergence pessimism                                                                           0.0000    32.6101
  clock uncertainty                                                                                      -0.1000    32.5101
  library setup time                                                                    1.0000           -0.0401    32.4700
  data required time                                                                                                32.4700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4700
  data arrival time                                                                                                -23.4299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1374 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1517 

  slack (with derating applied) (MET)                                                                     9.0401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1918 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             2.1923                     1.2698 &  23.2698 r
  la_oenb[48] (net)                                      2   0.1918 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2698 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1968   1.0500   0.0000   0.0620 &  23.3318 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0883   1.0500            0.1032 &  23.4350 r
  mprj/buf_i[112] (net)                                  2   0.0129 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0108   0.0883   1.0500   0.0043   0.0047 &  23.4397 r
  data arrival time                                                                                                 23.4397

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6595 &  32.6251 r
  clock reconvergence pessimism                                                                           0.0000    32.6251
  clock uncertainty                                                                                      -0.1000    32.5251
  library setup time                                                                    1.0000           -0.0395    32.4855
  data required time                                                                                                32.4855
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4855
  data arrival time                                                                                                -23.4397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0459

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1382 
  total derate : arrival time                                                                            -0.0081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1463 

  slack (with derating applied) (MET)                                                                     9.0459 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1922 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           1.9149                     1.1133 &  23.1133 r
  la_data_in[9] (net)                                    2   0.1677 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.1133 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9177   1.0500   0.0000   0.0464 &  23.1597 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0715   1.0500            0.1035 &  23.2632 r
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0715   1.0500   0.0000   0.0000 &  23.2632 r
  data arrival time                                                                                                 23.2632

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5002 &  32.4658 r
  clock reconvergence pessimism                                                                           0.0000    32.4658
  clock uncertainty                                                                                      -0.1000    32.3658
  library setup time                                                                    1.0000           -0.0383    32.3275
  data required time                                                                                                32.3275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3275
  data arrival time                                                                                                -23.2632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1298 
  total derate : arrival time                                                                            -0.0071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1369 

  slack (with derating applied) (MET)                                                                     9.0643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2012 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             2.0795                     1.2090 &  23.2090 r
  la_oenb[33] (net)                                      2   0.1823 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2090 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.0830   1.0500   0.0000   0.0522 &  23.2612 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0874   1.0500            0.1096 &  23.3709 r
  mprj/buf_i[97] (net)                                   2   0.0135 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0031   0.0874   1.0500   0.0012   0.0014 &  23.3723 r
  data arrival time                                                                                                 23.3723

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6152 &  32.5808 r
  clock reconvergence pessimism                                                                           0.0000    32.5808
  clock uncertainty                                                                                      -0.1000    32.4809
  library setup time                                                                    1.0000           -0.0393    32.4416
  data required time                                                                                                32.4416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4416
  data arrival time                                                                                                -23.3723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0693

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1358 
  total derate : arrival time                                                                            -0.0078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1436 

  slack (with derating applied) (MET)                                                                     9.0693 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2129 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             2.0771                     1.2053 &  23.2053 r
  la_oenb[42] (net)                                      2   0.1818 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2053 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0812   1.0500   0.0000   0.0554 &  23.2607 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0877   1.0500            0.1100 &  23.3708 r
  mprj/buf_i[106] (net)                                  2   0.0137 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0038   0.0877   1.0500   0.0014   0.0017 &  23.3725 r
  data arrival time                                                                                                 23.3725

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.6465 &  32.6121 r
  clock reconvergence pessimism                                                                           0.0000    32.6121
  clock uncertainty                                                                                      -0.1000    32.5121
  library setup time                                                                    1.0000           -0.0395    32.4726
  data required time                                                                                                32.4726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4726
  data arrival time                                                                                                -23.3725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1001

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1375 
  total derate : arrival time                                                                            -0.0080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1454 

  slack (with derating applied) (MET)                                                                     9.1001 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2456 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             1.9766                     1.1498 &  23.1498 r
  la_oenb[31] (net)                                      2   0.1732 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1498 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9797   1.0500   0.0000   0.0481 &  23.1979 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0846   1.0500            0.1134 &  23.3113 r
  mprj/buf_i[95] (net)                                   2   0.0124 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0846   1.0500   0.0000   0.0001 &  23.3114 r
  data arrival time                                                                                                 23.3114

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6178 &  32.5834 r
  clock reconvergence pessimism                                                                           0.0000    32.5834
  clock uncertainty                                                                                      -0.1000    32.4834
  library setup time                                                                    1.0000           -0.0393    32.4441
  data required time                                                                                                32.4441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4441
  data arrival time                                                                                                -23.3114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0077 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1437 

  slack (with derating applied) (MET)                                                                     9.1327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2764 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          1.8473                     1.0732 &  23.0732 r
  la_data_in[18] (net)                                   2   0.1617 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.0732 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8501   1.0500   0.0000   0.0449 &  23.1181 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0724   1.0500            0.1083 &  23.2264 r
  mprj/buf_i[146] (net)                                  1   0.0045 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0724   1.0500   0.0000   0.0001 &  23.2265 r
  data arrival time                                                                                                 23.2265

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5387 &  32.5043 r
  clock reconvergence pessimism                                                                           0.0000    32.5043
  clock uncertainty                                                                                      -0.1000    32.4043
  library setup time                                                                    1.0000           -0.0385    32.3658
  data required time                                                                                                32.3658
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3658
  data arrival time                                                                                                -23.2265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1393

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1318 
  total derate : arrival time                                                                            -0.0073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1391 

  slack (with derating applied) (MET)                                                                     9.1393 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2784 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             1.8601                     1.0841 &  23.0841 r
  la_oenb[17] (net)                                      2   0.1631 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.0841 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8623   1.0500   0.0000   0.0411 &  23.1251 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0725   1.0500            0.1077 &  23.2329 r
  mprj/buf_i[81] (net)                                   1   0.0044 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0725   1.0500   0.0000   0.0000 &  23.2329 r
  data arrival time                                                                                                 23.2329

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5455 &  32.5111 r
  clock reconvergence pessimism                                                                           0.0000    32.5111
  clock uncertainty                                                                                      -0.1000    32.4111
  library setup time                                                                    1.0000           -0.0385    32.3726
  data required time                                                                                                32.3726
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3726
  data arrival time                                                                                                -23.2329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1322 
  total derate : arrival time                                                                            -0.0071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1392 

  slack (with derating applied) (MET)                                                                     9.1397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2790 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             1.9400                     1.1271 &  23.1271 r
  la_oenb[32] (net)                                      2   0.1699 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1271 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9429   1.0500   0.0000   0.0479 &  23.1750 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0742   1.0500            0.1049 &  23.2799 r
  mprj/buf_i[96] (net)                                   1   0.0049 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.0742   1.0500   0.0015   0.0016 &  23.2815 r
  data arrival time                                                                                                 23.2815

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6176 &  32.5832 r
  clock reconvergence pessimism                                                                           0.0000    32.5832
  clock uncertainty                                                                                      -0.1000    32.4832
  library setup time                                                                    1.0000           -0.0387    32.4445
  data required time                                                                                                32.4445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4445
  data arrival time                                                                                                -23.2815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1433 

  slack (with derating applied) (MET)                                                                     9.1630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3063 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             1.9006                     1.1031 &  23.1031 r
  la_oenb[29] (net)                                      2   0.1663 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1031 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9037   1.0500   0.0000   0.0474 &  23.1504 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0845   1.0500            0.1177 &  23.2681 r
  mprj/buf_i[93] (net)                                   2   0.0133 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0271   0.0845   1.0500   0.0107   0.0114 &  23.2795 r
  data arrival time                                                                                                 23.2795

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6336 &  32.5992 r
  clock reconvergence pessimism                                                                           0.0000    32.5992
  clock uncertainty                                                                                      -0.1000    32.4992
  library setup time                                                                    1.0000           -0.0393    32.4598
  data required time                                                                                                32.4598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4598
  data arrival time                                                                                                -23.2795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1368 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1452 

  slack (with derating applied) (MET)                                                                     9.1803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3255 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               1.4220                     0.8314 &  22.8314 r
  io_in[18] (net)                                        2   0.1246 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.8314 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4227   1.0500   0.0000   0.0211 &  22.8525 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   1.0500            0.1490 &  23.0016 r
  mprj/buf_i[210] (net)                                  2   0.0266 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0913   1.0500   0.0000   0.0005 &  23.0021 r
  data arrival time                                                                                                 23.0021

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4886 &  32.4542 r
  clock reconvergence pessimism                                                                           0.0000    32.4542
  clock uncertainty                                                                                      -0.1000    32.3542
  library setup time                                                                    1.0000           -0.0393    32.3149
  data required time                                                                                                32.3149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3149
  data arrival time                                                                                                -23.0021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1292 
  total derate : arrival time                                                                            -0.0081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1373 

  slack (with derating applied) (MET)                                                                     9.3129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4502 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[20] (in)                                                               1.3183                     0.7673 &  22.7673 r
  io_in[20] (net)                                        2   0.1151 
  mprj/io_in[20] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.7673 r
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3192   1.0500   0.0000   0.0218 &  22.7891 r
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0876   1.0500            0.1499 &  22.9390 r
  mprj/buf_i[212] (net)                                  2   0.0249 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0876   1.0500   0.0000   0.0005 &  22.9394 r
  data arrival time                                                                                                 22.9394

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4883 &  32.4539 r
  clock reconvergence pessimism                                                                           0.0000    32.4539
  clock uncertainty                                                                                      -0.1000    32.3539
  library setup time                                                                    1.0000           -0.0391    32.3148
  data required time                                                                                                32.3148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3148
  data arrival time                                                                                                -22.9394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1292 
  total derate : arrival time                                                                            -0.0082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1373 

  slack (with derating applied) (MET)                                                                     9.3754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5127 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[19] (in)                                                               1.0759                     0.6269 &  22.6269 r
  io_in[19] (net)                                        2   0.0937 
  mprj/io_in[19] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.6269 r
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0764   1.0500   0.0000   0.0134 &  22.6404 r
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0839   1.0500            0.1560 &  22.7964 r
  mprj/buf_i[211] (net)                                  2   0.0254 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0839   1.0500   0.0000   0.0005 &  22.7968 r
  data arrival time                                                                                                 22.7968

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &  30.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &  31.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4886 &  32.4542 r
  clock reconvergence pessimism                                                                           0.0000    32.4542
  clock uncertainty                                                                                      -0.1000    32.3542
  library setup time                                                                    1.0000           -0.0389    32.3153
  data required time                                                                                                32.3153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3153
  data arrival time                                                                                                -22.7968
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1292 
  total derate : arrival time                                                                            -0.0081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1373 

  slack (with derating applied) (MET)                                                                     9.5185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6557 



1
