-------------------------------------------------------------------------------
                          Semantic Analysis Summary                            
                                POGS GPL 2011                                  
            Copyright (C) 2011 Altran Praxis Limited, Bath, U.K.               
-------------------------------------------------------------------------------

Summary of:

Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
ViCToR result files (.vct)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)

"status" column keys:
    1st character:
        '-' - No VC
        'S' - No SIV
        'U' - Undischarged
        'E' - Proved by Examiner
        'I' - Proved by Simplifier by Inference
        'X' - Proved by Simplifier by Contradiction
        'P' - Proved by Simplifier using User Defined Proof Rules
        'V' - Proved by ViCToR
        'C' - Proved by Checker
        'R' - Proved by Review
        'F' - VC is False
    2nd character:
        '-' - No DPC
        'S' - No SDP
        'U' - Unchecked
        'D' - Dead path
        'L' - Live path

in the directory:
/home/tmill/subjects/swen90010/repository/trunk/exam/sample/code

Summary produced: 27-MAY-2013 12:53:27.49

File /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/binarysearch.vcg
procedure Sort.BinarySearch

VCs generated 27-MAY-2013 12:53:23

VCs simplified 27-MAY-2013 12:53:26

VCs for procedure_binarysearch :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 39      | Inference          | No DPC    |   I-   |
| 2   | start |    assert @ 41      | Undischarged       | No DPC    |   U-   |
| 3   | 41    |    assert @ 41      | Undischarged       | No DPC    |   U-   |
| 4   | 41    |    assert @ 41      | Undischarged       | No DPC    |   U-   |
| 5   | 41    | rtc check @ 44      | Inference          | No DPC    |   I-   |
| 6   | 41    | rtc check @ 45      | Inference          | No DPC    |   I-   |
| 7   | 41    | rtc check @ 46      | Undischarged       | No DPC    |   U-   |
| 8   | 41    | rtc check @ 48      | Inference          | No DPC    |   I-   |
| 9   | start |    assert @ finish  | Contradiction      | No DPC    |   X-   |
| 10  | 41    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 11  | 41    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
 -----------------------------------------------------------------------------


File /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/findminindex.vcg
procedure Sort.FindMinIndex

VCs generated 27-MAY-2013 12:53:23

VCs simplified 27-MAY-2013 12:53:26

VCs for procedure_findminindex :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 58      | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 59      | Inference          | No DPC    |   I-   |
| 3   | start |    assert @ 62      | Undischarged       | No DPC    |   U-   |
| 4   | 62    |    assert @ 62      | Undischarged       | No DPC    |   U-   |
| 5   | 62    |    assert @ 62      | Undischarged       | No DPC    |   U-   |
| 6   | 62    | rtc check @ 63      | Inference          | No DPC    |   I-   |
| 7   | 62    | rtc check @ 64      | Inference          | No DPC    |   I-   |
| 8   | 62    | rtc check @ 67      | Undischarged       | No DPC    |   U-   |
| 9   | 62    | rtc check @ 67      | Undischarged       | No DPC    |   U-   |
| 10  | start |    assert @ finish  | Contradiction      | No DPC    |   X-   |
| 11  | 62    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 12  | 62    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
 -----------------------------------------------------------------------------


File /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/selectionsort.vcg
procedure Sort.SelectionSort

VCs generated 27-MAY-2013 12:53:23

VCs simplified 27-MAY-2013 12:53:26

VCs for procedure_selectionsort :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 8       | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 9       | Undischarged       | No DPC    |   U-   |
| 3   | 10    | rtc check @ 9       | Undischarged       | No DPC    |   U-   |
| 4   | 17    | rtc check @ 9       | Undischarged       | No DPC    |   U-   |
| 5   | 17    | rtc check @ 9       | Undischarged       | No DPC    |   U-   |
| 6   | start |    assert @ 10      | Inference          | No DPC    |   I-   |
| 7   | 10    |    assert @ 10      | Contradiction      | No DPC    |   X-   |
| 8   | 17    |    assert @ 10      | Contradiction      | No DPC    |   X-   |
| 9   | 17    |    assert @ 10      | Undischarged       | No DPC    |   U-   |
| 10  | 10    | rtc check @ 14      | Undischarged       | No DPC    |   U-   |
| 11  | 10    | rtc check @ 15      | Inference          | No DPC    |   I-   |
| 12  | 10    |    assert @ 17      | Undischarged       | No DPC    |   U-   |
| 13  | 17    |    assert @ 17      | Undischarged       | No DPC    |   U-   |
| 14  | 17    |    assert @ 17      | Undischarged       | No DPC    |   U-   |
| 15  | 17    | rtc check @ 19      | Inference          | No DPC    |   I-   |
| 16  | 17    | rtc check @ 20      | Inference          | No DPC    |   I-   |
| 17  | 17    | rtc check @ 23      | Undischarged       | No DPC    |   U-   |
| 18  | 17    | rtc check @ 23      | Undischarged       | No DPC    |   U-   |
| 19  | 10    | rtc check @ 26      | Inference          | No DPC    |   I-   |
| 20  | 17    | rtc check @ 26      | Inference          | No DPC    |   I-   |
| 21  | 17    | rtc check @ 26      | Inference          | No DPC    |   I-   |
| 22  | 10    | rtc check @ 27      | Inference          | No DPC    |   I-   |
| 23  | 17    | rtc check @ 27      | Inference          | No DPC    |   I-   |
| 24  | 17    | rtc check @ 27      | Inference          | No DPC    |   I-   |
| 25  | 10    | rtc check @ 28      | Inference          | No DPC    |   I-   |
| 26  | 17    | rtc check @ 28      | Inference          | No DPC    |   I-   |
| 27  | 17    | rtc check @ 28      | Inference          | No DPC    |   I-   |
| 28  | 10    | rtc check @ 30      | Inference          | No DPC    |   I-   |
| 29  | 17    | rtc check @ 30      | Undischarged       | No DPC    |   U-   |
| 30  | 17    | rtc check @ 30      | Undischarged       | No DPC    |   U-   |
| 31  | start |    assert @ finish  | Contradiction      | No DPC    |   X-   |
| 32  | 10    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 33  | 17    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 34  | 17    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
 -----------------------------------------------------------------------------


===============================================================================
Summary:

The following subprograms have VCs proved by contradiction:

   1  /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/binarysearch.vcg
   1  /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/findminindex.vcg
   3  /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/selectionsort.vcg

The following subprograms have undischarged VCs (excluding those proved false):

   6  /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/binarysearch.vcg
   7  /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/findminindex.vcg
  16  /home/tmill/subjects/swen90010/repository/trunk/exam/sample/code/sort/selectionsort.vcg

Proof strategies used by subprograms
-------------------------------------------------------------------------
Total subprograms with at least one VC proved by examiner:              0
Total subprograms with at least one VC proved by simplifier:            3
Total subprograms with at least one VC proved by contradiction:         3
Total subprograms with at least one VC proved with user proof rule:     0
Total subprograms with at least one VC proved by ViCToR:                0
Total subprograms with at least one VC proved using checker:            0
Total subprograms with at least one VC discharged by review:            0

Maximum extent of strategies used for fully proved subprograms:
-------------------------------------------------------------------------
Total subprograms with proof completed by examiner:                     0
Total subprograms with proof completed by simplifier:                   0
Total subprograms with proof completed with user defined rules:         0
Total subprograms with proof completed by ViCToR:                       0
Total subprograms with proof completed by checker:                      0
Total subprograms with VCs discharged by review:                        0

Overall subprogram summary:
-------------------------------------------------------------------------
Total subprograms fully proved:                                         0
Total subprograms with at least one undischarged VC:                    3  <<<
Total subprograms with at least one false VC:                           0
                                                                    -----
Total subprograms for which VCs have been generated:                    3


ZombieScope Summary:
-------------------------------------------------------------------------
Total subprograms for which DPCs have been generated:                   0
Total number subprograms with dead paths found:                         0
Total number of dead paths found:                                       0


VC summary:
-------------------------------------------------------------------------
Note: (User) denotes where the Simplifier has proved VCs using one or
      more user-defined proof rules.

Total VCs by type:                                       
                       -----------Proved By Or Using-----------
                Total Examnr   Simp (User) ViCToR Checkr Review  False Undisc
Assert/Post        23      0      6             0      0      0      0     17
Precondition        0      0      0             0      0      0      0      0
Check stmnt.        0      0      0             0      0      0      0      0
Runtime check      34      0     22             0      0      0      0     12
Refinem. VCs        0      0      0             0      0      0      0      0
Inherit. VCs        0      0      0             0      0      0      0      0
===============================================================================
Totals:            57      0     28             0      0      0      0     29 <<<
%Totals:                  0%    49%            0%     0%     0%     0%    51%
===================== End of Semantic Analysis Summary ========================
