// Seed: 2808906052
module module_0 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wand id_5
);
  assign id_5 = ({id_0});
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri id_4,
    output tri id_5,
    output logic id_6,
    output supply0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input logic id_10,
    inout tri1 id_11,
    input supply0 id_12
);
  assign id_6 = {1{(1)}};
  always_comb @(negedge 1'b0) id_6 <= id_10;
  wire id_14;
  module_0(
      id_3, id_4, id_12, id_7, id_5, id_8
  );
  assign id_4 = id_0;
endmodule
