TimeQuest Timing Analyzer report for reflexes
Fri Jan 18 18:07:17 2019
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CK'
 12. Slow Model Hold: 'CK'
 13. Slow Model Minimum Pulse Width: 'CK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CK'
 24. Fast Model Hold: 'CK'
 25. Fast Model Minimum Pulse Width: 'CK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; reflexes                                                        ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CK         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 102.88 MHz ; 102.88 MHz      ; CK         ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CK    ; -8.720 ; -198.425      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CK    ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CK    ; -1.380 ; -57.380               ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CK'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.720 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.772      ;
; -8.646 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.698      ;
; -8.571 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.623      ;
; -8.518 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.570      ;
; -8.507 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.559      ;
; -8.503 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.555      ;
; -8.458 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.510      ;
; -8.444 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.496      ;
; -8.439 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.491      ;
; -8.433 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.485      ;
; -8.429 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.481      ;
; -8.395 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.447      ;
; -8.369 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.421      ;
; -8.358 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.410      ;
; -8.354 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.406      ;
; -8.305 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.357      ;
; -8.256 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.308      ;
; -8.245 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.297      ;
; -8.241 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.293      ;
; -8.237 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.289      ;
; -8.230 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.282      ;
; -8.226 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.278      ;
; -8.225 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.017      ; 9.278      ;
; -8.222 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.274      ;
; -8.193 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.245      ;
; -8.182 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.234      ;
; -8.178 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.230      ;
; -8.156 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.208      ;
; -8.151 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.017      ; 9.204      ;
; -8.103 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.155      ;
; -8.092 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.144      ;
; -8.088 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.140      ;
; -8.081 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.133      ;
; -8.076 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.017      ; 9.129      ;
; -8.049 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 9.101      ;
; -7.968 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.020      ;
; -7.963 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.017      ; 9.016      ;
; -7.949 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 9.001      ;
; -7.944 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.017      ; 8.997      ;
; -7.939 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.991      ;
; -7.905 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 8.957      ;
; -7.900 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.017      ; 8.953      ;
; -7.869 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.921      ;
; -7.847 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.899      ;
; -7.836 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.888      ;
; -7.832 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.884      ;
; -7.815 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.867      ;
; -7.810 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.017      ; 8.863      ;
; -7.737 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.789      ;
; -7.726 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.778      ;
; -7.722 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.774      ;
; -7.695 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.747      ;
; -7.667 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.719      ;
; -7.656 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.708      ;
; -7.652 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.704      ;
; -7.645 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.688      ;
; -7.643 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.695      ;
; -7.602 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.645      ;
; -7.571 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.614      ;
; -7.559 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.611      ;
; -7.554 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.017      ; 8.607      ;
; -7.552 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 8.604      ;
; -7.528 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.571      ;
; -7.496 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.007      ; 8.539      ;
; -7.493 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.545      ;
; -7.482 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.534      ;
; -7.478 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 8.530      ;
; -7.478 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.530      ;
; -7.453 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.007      ; 8.496      ;
; -7.449 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.501      ;
; -7.444 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.017      ; 8.497      ;
; -7.441 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.493      ;
; -7.430 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.482      ;
; -7.426 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.478      ;
; -7.403 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.455      ;
; -7.383 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.426      ;
; -7.379 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.431      ;
; -7.374 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.017      ; 8.427      ;
; -7.364 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.407      ;
; -7.360 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.403      ;
; -7.340 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.383      ;
; -7.321 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.364      ;
; -7.320 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.363      ;
; -7.290 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 8.342      ;
; -7.286 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.329      ;
; -7.277 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.007      ; 8.320      ;
; -7.273 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.325      ;
; -7.271 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 8.323      ;
; -7.270 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.322      ;
; -7.239 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.004      ; 8.279      ;
; -7.230 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.007      ; 8.273      ;
; -7.227 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 8.279      ;
; -7.211 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.007      ; 8.254      ;
; -7.205 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.257      ;
; -7.200 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.017      ; 8.253      ;
; -7.187 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.007      ; 8.230      ;
; -7.165 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.004      ; 8.205      ;
; -7.153 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.205      ;
; -7.148 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.017      ; 8.201      ;
; -7.137 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 8.189      ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CK'                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; CK           ; CK          ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.793      ;
; 0.536 ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.802      ;
; 0.539 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.805      ;
; 0.549 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.815      ;
; 0.706 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.972      ;
; 0.717 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.983      ;
; 0.772 ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.038      ;
; 0.795 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; CK           ; CK          ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.063      ;
; 0.802 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; CK           ; CK          ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.105      ;
; 0.849 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ; CK           ; CK          ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ; CK           ; CK          ; 0.000        ; 0.000      ; 1.117      ;
; 0.875 ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.141      ;
; 0.958 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; CK           ; CK          ; 0.000        ; 0.000      ; 1.224      ;
; 1.075 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 1.341      ;
; 1.096 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst12|lpm_ff:lpm_ff_component|dffs[0]                      ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst13|lpm_ff:lpm_ff_component|dffs[0]                      ; CK           ; CK          ; 0.000        ; 0.000      ; 1.362      ;
; 1.159 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; CK           ; CK          ; 0.000        ; -0.005     ; 1.420      ;
; 1.178 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.444      ;
; 1.180 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.446      ;
; 1.185 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.451      ;
; 1.187 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.453      ;
; 1.189 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.458      ;
; 1.193 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.463      ;
; 1.197 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.463      ;
; 1.220 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst8|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst9|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.003      ; 1.489      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.491      ;
; 1.249 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.515      ;
; 1.251 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.517      ;
; 1.251 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.517      ;
; 1.258 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.524      ;
; 1.260 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.530      ;
; 1.264 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.530      ;
; 1.267 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.534      ;
; 1.268 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.534      ;
; 1.281 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 0.000        ; 0.000      ; 1.547      ;
; 1.284 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 1.550      ;
; 1.285 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; CK           ; CK          ; 0.000        ; 0.000      ; 1.551      ;
; 1.289 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ; CK           ; CK          ; 0.000        ; 0.006      ; 1.561      ;
; 1.289 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ; CK           ; CK          ; 0.000        ; 0.006      ; 1.561      ;
; 1.295 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0]                      ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.001      ; 1.562      ;
; 1.295 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; CK           ; CK          ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 0.000        ; 0.000      ; 1.561      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CK'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst12|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst12|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst13|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst13|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FIN       ; CK         ; 4.929 ; 4.929 ; Rise       ; CK              ;
; KEY0      ; CK         ; 6.665 ; 6.665 ; Rise       ; CK              ;
; KEY1      ; CK         ; 2.181 ; 2.181 ; Rise       ; CK              ;
; KEY2      ; CK         ; 6.723 ; 6.723 ; Rise       ; CK              ;
; KEY3      ; CK         ; 5.988 ; 5.988 ; Rise       ; CK              ;
; LNUM[*]   ; CK         ; 4.780 ; 4.780 ; Rise       ; CK              ;
;  LNUM[0]  ; CK         ; 4.777 ; 4.777 ; Rise       ; CK              ;
;  LNUM[1]  ; CK         ; 4.780 ; 4.780 ; Rise       ; CK              ;
; LNUMAV    ; CK         ; 3.498 ; 3.498 ; Rise       ; CK              ;
; RST       ; CK         ; 0.797 ; 0.797 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FIN       ; CK         ; -4.467 ; -4.467 ; Rise       ; CK              ;
; KEY0      ; CK         ; -4.966 ; -4.966 ; Rise       ; CK              ;
; KEY1      ; CK         ; -0.482 ; -0.482 ; Rise       ; CK              ;
; KEY2      ; CK         ; -5.024 ; -5.024 ; Rise       ; CK              ;
; KEY3      ; CK         ; -4.289 ; -4.289 ; Rise       ; CK              ;
; LNUM[*]   ; CK         ; -4.547 ; -4.547 ; Rise       ; CK              ;
;  LNUM[0]  ; CK         ; -4.547 ; -4.547 ; Rise       ; CK              ;
;  LNUM[1]  ; CK         ; -4.550 ; -4.550 ; Rise       ; CK              ;
; LNUMAV    ; CK         ; -3.268 ; -3.268 ; Rise       ; CK              ;
; RST       ; CK         ; 0.217  ; 0.217  ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED0      ; CK         ; 7.030 ; 7.030 ; Rise       ; CK              ;
; LED1      ; CK         ; 7.464 ; 7.464 ; Rise       ; CK              ;
; LED2      ; CK         ; 7.211 ; 7.211 ; Rise       ; CK              ;
; LED3      ; CK         ; 9.881 ; 9.881 ; Rise       ; CK              ;
; TIME[*]   ; CK         ; 9.449 ; 9.449 ; Rise       ; CK              ;
;  TIME[0]  ; CK         ; 7.198 ; 7.198 ; Rise       ; CK              ;
;  TIME[1]  ; CK         ; 6.381 ; 6.381 ; Rise       ; CK              ;
;  TIME[2]  ; CK         ; 6.590 ; 6.590 ; Rise       ; CK              ;
;  TIME[3]  ; CK         ; 6.896 ; 6.896 ; Rise       ; CK              ;
;  TIME[4]  ; CK         ; 6.397 ; 6.397 ; Rise       ; CK              ;
;  TIME[5]  ; CK         ; 6.597 ; 6.597 ; Rise       ; CK              ;
;  TIME[6]  ; CK         ; 6.847 ; 6.847 ; Rise       ; CK              ;
;  TIME[7]  ; CK         ; 9.449 ; 9.449 ; Rise       ; CK              ;
;  TIME[8]  ; CK         ; 6.601 ; 6.601 ; Rise       ; CK              ;
;  TIME[9]  ; CK         ; 6.613 ; 6.613 ; Rise       ; CK              ;
;  TIME[10] ; CK         ; 6.595 ; 6.595 ; Rise       ; CK              ;
;  TIME[11] ; CK         ; 6.388 ; 6.388 ; Rise       ; CK              ;
;  TIME[12] ; CK         ; 6.389 ; 6.389 ; Rise       ; CK              ;
;  TIME[13] ; CK         ; 8.428 ; 8.428 ; Rise       ; CK              ;
;  TIME[14] ; CK         ; 6.602 ; 6.602 ; Rise       ; CK              ;
;  TIME[15] ; CK         ; 6.612 ; 6.612 ; Rise       ; CK              ;
; TIMEAV    ; CK         ; 6.596 ; 6.596 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED0      ; CK         ; 6.612 ; 6.612 ; Rise       ; CK              ;
; LED1      ; CK         ; 6.978 ; 6.978 ; Rise       ; CK              ;
; LED2      ; CK         ; 6.776 ; 6.776 ; Rise       ; CK              ;
; LED3      ; CK         ; 9.441 ; 9.441 ; Rise       ; CK              ;
; TIME[*]   ; CK         ; 6.381 ; 6.381 ; Rise       ; CK              ;
;  TIME[0]  ; CK         ; 7.198 ; 7.198 ; Rise       ; CK              ;
;  TIME[1]  ; CK         ; 6.381 ; 6.381 ; Rise       ; CK              ;
;  TIME[2]  ; CK         ; 6.590 ; 6.590 ; Rise       ; CK              ;
;  TIME[3]  ; CK         ; 6.896 ; 6.896 ; Rise       ; CK              ;
;  TIME[4]  ; CK         ; 6.397 ; 6.397 ; Rise       ; CK              ;
;  TIME[5]  ; CK         ; 6.597 ; 6.597 ; Rise       ; CK              ;
;  TIME[6]  ; CK         ; 6.847 ; 6.847 ; Rise       ; CK              ;
;  TIME[7]  ; CK         ; 9.449 ; 9.449 ; Rise       ; CK              ;
;  TIME[8]  ; CK         ; 6.601 ; 6.601 ; Rise       ; CK              ;
;  TIME[9]  ; CK         ; 6.613 ; 6.613 ; Rise       ; CK              ;
;  TIME[10] ; CK         ; 6.595 ; 6.595 ; Rise       ; CK              ;
;  TIME[11] ; CK         ; 6.388 ; 6.388 ; Rise       ; CK              ;
;  TIME[12] ; CK         ; 6.389 ; 6.389 ; Rise       ; CK              ;
;  TIME[13] ; CK         ; 8.428 ; 8.428 ; Rise       ; CK              ;
;  TIME[14] ; CK         ; 6.602 ; 6.602 ; Rise       ; CK              ;
;  TIME[15] ; CK         ; 6.612 ; 6.612 ; Rise       ; CK              ;
; TIMEAV    ; CK         ; 6.596 ; 6.596 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CK    ; -3.305 ; -62.001       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CK    ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CK    ; -1.380 ; -57.380               ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CK'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.305 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.353      ;
; -3.245 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.293      ;
; -3.241 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.289      ;
; -3.238 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.286      ;
; -3.215 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.263      ;
; -3.211 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.259      ;
; -3.181 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.229      ;
; -3.178 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.226      ;
; -3.151 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.199      ;
; -3.149 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.197      ;
; -3.149 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.197      ;
; -3.148 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.196      ;
; -3.147 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.195      ;
; -3.144 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.192      ;
; -3.117 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.165      ;
; -3.096 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.144      ;
; -3.090 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.018      ; 4.140      ;
; -3.089 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.137      ;
; -3.089 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.137      ;
; -3.087 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.135      ;
; -3.059 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.107      ;
; -3.059 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.107      ;
; -3.057 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.105      ;
; -3.055 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.103      ;
; -3.055 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.103      ;
; -3.032 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.080      ;
; -3.029 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.077      ;
; -3.027 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.075      ;
; -3.027 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.075      ;
; -3.026 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.018      ; 4.076      ;
; -3.023 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.018      ; 4.073      ;
; -3.023 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 4.071      ;
; -2.997 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.045      ;
; -2.993 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.041      ;
; -2.968 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 4.016      ;
; -2.940 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.988      ;
; -2.940 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.988      ;
; -2.934 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.018      ; 3.984      ;
; -2.934 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.018      ; 3.984      ;
; -2.908 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.956      ;
; -2.908 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.956      ;
; -2.907 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.955      ;
; -2.902 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.018      ; 3.952      ;
; -2.878 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.926      ;
; -2.878 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.926      ;
; -2.874 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.922      ;
; -2.872 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.018      ; 3.922      ;
; -2.847 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.895      ;
; -2.844 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.892      ;
; -2.817 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.865      ;
; -2.813 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.861      ;
; -2.809 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.848      ;
; -2.806 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.845      ;
; -2.784 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.832      ;
; -2.784 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.832      ;
; -2.771 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.819      ;
; -2.759 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.807      ;
; -2.754 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.802      ;
; -2.753 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 1.000        ; 0.018      ; 3.803      ;
; -2.750 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.798      ;
; -2.745 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.007      ; 3.784      ;
; -2.744 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.783      ;
; -2.742 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.781      ;
; -2.742 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.007      ; 3.781      ;
; -2.739 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.778      ;
; -2.734 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.782      ;
; -2.720 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.768      ;
; -2.717 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.765      ;
; -2.711 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.759      ;
; -2.698 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.746      ;
; -2.692 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 1.000        ; 0.018      ; 3.742      ;
; -2.681 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.729      ;
; -2.680 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 1.000        ; 0.007      ; 3.719      ;
; -2.677 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.716      ;
; -2.677 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.725      ;
; -2.674 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.722      ;
; -2.653 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.692      ;
; -2.653 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.692      ;
; -2.650 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.689      ;
; -2.650 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.689      ;
; -2.644 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.692      ;
; -2.640 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.688      ;
; -2.635 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.683      ;
; -2.629 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 1.000        ; 0.018      ; 3.679      ;
; -2.628 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.676      ;
; -2.628 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.676      ;
; -2.621 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.660      ;
; -2.618 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.657      ;
; -2.612 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.005      ; 3.649      ;
; -2.596 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.016      ; 3.644      ;
; -2.591 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.007      ; 3.630      ;
; -2.588 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.627      ;
; -2.588 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.627      ;
; -2.588 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.007      ; 3.627      ;
; -2.574 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 1.000        ; 0.005      ; 3.611      ;
; -2.566 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.614      ;
; -2.562 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.610      ;
; -2.560 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 1.000        ; 0.016      ; 3.608      ;
; -2.556 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 1.000        ; 0.007      ; 3.595      ;
; -2.556 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 1.000        ; 0.018      ; 3.606      ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CK'                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; CK           ; CK          ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.393      ;
; 0.246 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.399      ;
; 0.255 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.407      ;
; 0.321 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.473      ;
; 0.355 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; CK           ; CK          ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.524      ;
; 0.378 ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; CK           ; CK          ; 0.000        ; 0.000      ; 0.530      ;
; 0.404 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ; CK           ; CK          ; 0.000        ; 0.000      ; 0.556      ;
; 0.405 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ; CK           ; CK          ; 0.000        ; 0.000      ; 0.557      ;
; 0.422 ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ; CK           ; CK          ; 0.000        ; 0.000      ; 0.574      ;
; 0.429 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; CK           ; CK          ; 0.000        ; 0.000      ; 0.581      ;
; 0.469 ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; CK           ; CK          ; 0.000        ; 0.000      ; 0.621      ;
; 0.493 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst12|lpm_ff:lpm_ff_component|dffs[0]                      ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst13|lpm_ff:lpm_ff_component|dffs[0]                      ; CK           ; CK          ; 0.000        ; 0.000      ; 0.657      ;
; 0.511 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.664      ;
; 0.527 ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; CK           ; CK          ; 0.000        ; -0.003     ; 0.676      ;
; 0.528 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.689      ;
; 0.546 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; CK           ; CK          ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; CK           ; CK          ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; CK           ; CK          ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; CK           ; CK          ; 0.000        ; 0.000      ; 0.708      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CK'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_BUTTON:inst4|lpm_ff:lpm_ff_component|dffs[0]                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[0]                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|FF_LNUM:inst1|lpm_ff:lpm_ff_component|dffs[1]                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst11|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst12|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst12|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst13|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst13|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK    ; Rise       ; reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FIN       ; CK         ; 2.630 ; 2.630 ; Rise       ; CK              ;
; KEY0      ; CK         ; 3.233 ; 3.233 ; Rise       ; CK              ;
; KEY1      ; CK         ; 0.622 ; 0.622 ; Rise       ; CK              ;
; KEY2      ; CK         ; 3.240 ; 3.240 ; Rise       ; CK              ;
; KEY3      ; CK         ; 2.992 ; 2.992 ; Rise       ; CK              ;
; LNUM[*]   ; CK         ; 2.625 ; 2.625 ; Rise       ; CK              ;
;  LNUM[0]  ; CK         ; 2.617 ; 2.617 ; Rise       ; CK              ;
;  LNUM[1]  ; CK         ; 2.625 ; 2.625 ; Rise       ; CK              ;
; LNUMAV    ; CK         ; 1.915 ; 1.915 ; Rise       ; CK              ;
; RST       ; CK         ; 0.112 ; 0.112 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FIN       ; CK         ; -2.412 ; -2.412 ; Rise       ; CK              ;
; KEY0      ; CK         ; -2.493 ; -2.493 ; Rise       ; CK              ;
; KEY1      ; CK         ; 0.118  ; 0.118  ; Rise       ; CK              ;
; KEY2      ; CK         ; -2.500 ; -2.500 ; Rise       ; CK              ;
; KEY3      ; CK         ; -2.252 ; -2.252 ; Rise       ; CK              ;
; LNUM[*]   ; CK         ; -2.497 ; -2.497 ; Rise       ; CK              ;
;  LNUM[0]  ; CK         ; -2.497 ; -2.497 ; Rise       ; CK              ;
;  LNUM[1]  ; CK         ; -2.505 ; -2.505 ; Rise       ; CK              ;
; LNUMAV    ; CK         ; -1.795 ; -1.795 ; Rise       ; CK              ;
; RST       ; CK         ; 0.384  ; 0.384  ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED0      ; CK         ; 3.926 ; 3.926 ; Rise       ; CK              ;
; LED1      ; CK         ; 4.136 ; 4.136 ; Rise       ; CK              ;
; LED2      ; CK         ; 4.024 ; 4.024 ; Rise       ; CK              ;
; LED3      ; CK         ; 5.217 ; 5.217 ; Rise       ; CK              ;
; TIME[*]   ; CK         ; 5.088 ; 5.088 ; Rise       ; CK              ;
;  TIME[0]  ; CK         ; 3.975 ; 3.975 ; Rise       ; CK              ;
;  TIME[1]  ; CK         ; 3.648 ; 3.648 ; Rise       ; CK              ;
;  TIME[2]  ; CK         ; 3.733 ; 3.733 ; Rise       ; CK              ;
;  TIME[3]  ; CK         ; 3.911 ; 3.911 ; Rise       ; CK              ;
;  TIME[4]  ; CK         ; 3.665 ; 3.665 ; Rise       ; CK              ;
;  TIME[5]  ; CK         ; 3.744 ; 3.744 ; Rise       ; CK              ;
;  TIME[6]  ; CK         ; 3.864 ; 3.864 ; Rise       ; CK              ;
;  TIME[7]  ; CK         ; 5.088 ; 5.088 ; Rise       ; CK              ;
;  TIME[8]  ; CK         ; 3.742 ; 3.742 ; Rise       ; CK              ;
;  TIME[9]  ; CK         ; 3.763 ; 3.763 ; Rise       ; CK              ;
;  TIME[10] ; CK         ; 3.744 ; 3.744 ; Rise       ; CK              ;
;  TIME[11] ; CK         ; 3.658 ; 3.658 ; Rise       ; CK              ;
;  TIME[12] ; CK         ; 3.658 ; 3.658 ; Rise       ; CK              ;
;  TIME[13] ; CK         ; 4.582 ; 4.582 ; Rise       ; CK              ;
;  TIME[14] ; CK         ; 3.747 ; 3.747 ; Rise       ; CK              ;
;  TIME[15] ; CK         ; 3.752 ; 3.752 ; Rise       ; CK              ;
; TIMEAV    ; CK         ; 3.739 ; 3.739 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED0      ; CK         ; 3.760 ; 3.760 ; Rise       ; CK              ;
; LED1      ; CK         ; 3.920 ; 3.920 ; Rise       ; CK              ;
; LED2      ; CK         ; 3.812 ; 3.812 ; Rise       ; CK              ;
; LED3      ; CK         ; 5.006 ; 5.006 ; Rise       ; CK              ;
; TIME[*]   ; CK         ; 3.648 ; 3.648 ; Rise       ; CK              ;
;  TIME[0]  ; CK         ; 3.975 ; 3.975 ; Rise       ; CK              ;
;  TIME[1]  ; CK         ; 3.648 ; 3.648 ; Rise       ; CK              ;
;  TIME[2]  ; CK         ; 3.733 ; 3.733 ; Rise       ; CK              ;
;  TIME[3]  ; CK         ; 3.911 ; 3.911 ; Rise       ; CK              ;
;  TIME[4]  ; CK         ; 3.665 ; 3.665 ; Rise       ; CK              ;
;  TIME[5]  ; CK         ; 3.744 ; 3.744 ; Rise       ; CK              ;
;  TIME[6]  ; CK         ; 3.864 ; 3.864 ; Rise       ; CK              ;
;  TIME[7]  ; CK         ; 5.088 ; 5.088 ; Rise       ; CK              ;
;  TIME[8]  ; CK         ; 3.742 ; 3.742 ; Rise       ; CK              ;
;  TIME[9]  ; CK         ; 3.763 ; 3.763 ; Rise       ; CK              ;
;  TIME[10] ; CK         ; 3.744 ; 3.744 ; Rise       ; CK              ;
;  TIME[11] ; CK         ; 3.658 ; 3.658 ; Rise       ; CK              ;
;  TIME[12] ; CK         ; 3.658 ; 3.658 ; Rise       ; CK              ;
;  TIME[13] ; CK         ; 4.582 ; 4.582 ; Rise       ; CK              ;
;  TIME[14] ; CK         ; 3.747 ; 3.747 ; Rise       ; CK              ;
;  TIME[15] ; CK         ; 3.752 ; 3.752 ; Rise       ; CK              ;
; TIMEAV    ; CK         ; 3.739 ; 3.739 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.720   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  CK              ; -8.720   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -198.425 ; 0.0   ; 0.0      ; 0.0     ; -57.38              ;
;  CK              ; -198.425 ; 0.000 ; N/A      ; N/A     ; -57.380             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FIN       ; CK         ; 4.929 ; 4.929 ; Rise       ; CK              ;
; KEY0      ; CK         ; 6.665 ; 6.665 ; Rise       ; CK              ;
; KEY1      ; CK         ; 2.181 ; 2.181 ; Rise       ; CK              ;
; KEY2      ; CK         ; 6.723 ; 6.723 ; Rise       ; CK              ;
; KEY3      ; CK         ; 5.988 ; 5.988 ; Rise       ; CK              ;
; LNUM[*]   ; CK         ; 4.780 ; 4.780 ; Rise       ; CK              ;
;  LNUM[0]  ; CK         ; 4.777 ; 4.777 ; Rise       ; CK              ;
;  LNUM[1]  ; CK         ; 4.780 ; 4.780 ; Rise       ; CK              ;
; LNUMAV    ; CK         ; 3.498 ; 3.498 ; Rise       ; CK              ;
; RST       ; CK         ; 0.797 ; 0.797 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FIN       ; CK         ; -2.412 ; -2.412 ; Rise       ; CK              ;
; KEY0      ; CK         ; -2.493 ; -2.493 ; Rise       ; CK              ;
; KEY1      ; CK         ; 0.118  ; 0.118  ; Rise       ; CK              ;
; KEY2      ; CK         ; -2.500 ; -2.500 ; Rise       ; CK              ;
; KEY3      ; CK         ; -2.252 ; -2.252 ; Rise       ; CK              ;
; LNUM[*]   ; CK         ; -2.497 ; -2.497 ; Rise       ; CK              ;
;  LNUM[0]  ; CK         ; -2.497 ; -2.497 ; Rise       ; CK              ;
;  LNUM[1]  ; CK         ; -2.505 ; -2.505 ; Rise       ; CK              ;
; LNUMAV    ; CK         ; -1.795 ; -1.795 ; Rise       ; CK              ;
; RST       ; CK         ; 0.384  ; 0.384  ; Rise       ; CK              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED0      ; CK         ; 7.030 ; 7.030 ; Rise       ; CK              ;
; LED1      ; CK         ; 7.464 ; 7.464 ; Rise       ; CK              ;
; LED2      ; CK         ; 7.211 ; 7.211 ; Rise       ; CK              ;
; LED3      ; CK         ; 9.881 ; 9.881 ; Rise       ; CK              ;
; TIME[*]   ; CK         ; 9.449 ; 9.449 ; Rise       ; CK              ;
;  TIME[0]  ; CK         ; 7.198 ; 7.198 ; Rise       ; CK              ;
;  TIME[1]  ; CK         ; 6.381 ; 6.381 ; Rise       ; CK              ;
;  TIME[2]  ; CK         ; 6.590 ; 6.590 ; Rise       ; CK              ;
;  TIME[3]  ; CK         ; 6.896 ; 6.896 ; Rise       ; CK              ;
;  TIME[4]  ; CK         ; 6.397 ; 6.397 ; Rise       ; CK              ;
;  TIME[5]  ; CK         ; 6.597 ; 6.597 ; Rise       ; CK              ;
;  TIME[6]  ; CK         ; 6.847 ; 6.847 ; Rise       ; CK              ;
;  TIME[7]  ; CK         ; 9.449 ; 9.449 ; Rise       ; CK              ;
;  TIME[8]  ; CK         ; 6.601 ; 6.601 ; Rise       ; CK              ;
;  TIME[9]  ; CK         ; 6.613 ; 6.613 ; Rise       ; CK              ;
;  TIME[10] ; CK         ; 6.595 ; 6.595 ; Rise       ; CK              ;
;  TIME[11] ; CK         ; 6.388 ; 6.388 ; Rise       ; CK              ;
;  TIME[12] ; CK         ; 6.389 ; 6.389 ; Rise       ; CK              ;
;  TIME[13] ; CK         ; 8.428 ; 8.428 ; Rise       ; CK              ;
;  TIME[14] ; CK         ; 6.602 ; 6.602 ; Rise       ; CK              ;
;  TIME[15] ; CK         ; 6.612 ; 6.612 ; Rise       ; CK              ;
; TIMEAV    ; CK         ; 6.596 ; 6.596 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED0      ; CK         ; 3.760 ; 3.760 ; Rise       ; CK              ;
; LED1      ; CK         ; 3.920 ; 3.920 ; Rise       ; CK              ;
; LED2      ; CK         ; 3.812 ; 3.812 ; Rise       ; CK              ;
; LED3      ; CK         ; 5.006 ; 5.006 ; Rise       ; CK              ;
; TIME[*]   ; CK         ; 3.648 ; 3.648 ; Rise       ; CK              ;
;  TIME[0]  ; CK         ; 3.975 ; 3.975 ; Rise       ; CK              ;
;  TIME[1]  ; CK         ; 3.648 ; 3.648 ; Rise       ; CK              ;
;  TIME[2]  ; CK         ; 3.733 ; 3.733 ; Rise       ; CK              ;
;  TIME[3]  ; CK         ; 3.911 ; 3.911 ; Rise       ; CK              ;
;  TIME[4]  ; CK         ; 3.665 ; 3.665 ; Rise       ; CK              ;
;  TIME[5]  ; CK         ; 3.744 ; 3.744 ; Rise       ; CK              ;
;  TIME[6]  ; CK         ; 3.864 ; 3.864 ; Rise       ; CK              ;
;  TIME[7]  ; CK         ; 5.088 ; 5.088 ; Rise       ; CK              ;
;  TIME[8]  ; CK         ; 3.742 ; 3.742 ; Rise       ; CK              ;
;  TIME[9]  ; CK         ; 3.763 ; 3.763 ; Rise       ; CK              ;
;  TIME[10] ; CK         ; 3.744 ; 3.744 ; Rise       ; CK              ;
;  TIME[11] ; CK         ; 3.658 ; 3.658 ; Rise       ; CK              ;
;  TIME[12] ; CK         ; 3.658 ; 3.658 ; Rise       ; CK              ;
;  TIME[13] ; CK         ; 4.582 ; 4.582 ; Rise       ; CK              ;
;  TIME[14] ; CK         ; 3.747 ; 3.747 ; Rise       ; CK              ;
;  TIME[15] ; CK         ; 3.752 ; 3.752 ; Rise       ; CK              ;
; TIMEAV    ; CK         ; 3.739 ; 3.739 ; Rise       ; CK              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK         ; CK       ; 102499   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK         ; CK       ; 102499   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jan 18 18:07:15 2019
Info: Command: quartus_sta reflexes -c reflexes
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'reflexes.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK CK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.720      -198.425 CK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -57.380 CK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 21 output pins without output pin load capacitance assignment
    Info (306007): Pin "TIMEAV" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TIME[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.305       -62.001 CK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -57.380 CK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 304 megabytes
    Info: Processing ended: Fri Jan 18 18:07:17 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


