{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716215161814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716215161815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 11:26:01 2024 " "Processing started: Mon May 20 11:26:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716215161815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215161815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logisimTopLevelShell -c logisimTopLevelShell " "Command: quartus_map --read_settings_files=on --write_settings_files=off logisimTopLevelShell -c logisimTopLevelShell" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215161815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716215162055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716215162055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimclockcomponent_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimclockcomponent_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimClockComponent " "Found entity 1: LogisimClockComponent" {  } { { "../vhdl/base/LogisimClockComponent_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/LogisimClockComponent_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimtickgenerator_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimtickgenerator_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 logisimTickGenerator " "Found entity 1: logisimTickGenerator" {  } { { "../vhdl/base/logisimTickGenerator_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimTickGenerator_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/bcd_7seg_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/bcd_7seg_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "../vhdl/circuit/bcd_7seg_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/bcd_7seg_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/count4_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/count4_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 count4 " "Found entity 1: count4" {  } { { "../vhdl/circuit/count4_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/count4_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../vhdl/circuit/main_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimtoplevelshell_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimtoplevelshell_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 logisimTopLevelShell " "Found entity 1: logisimTopLevelShell" {  } { { "../vhdl/toplevel/logisimTopLevelShell_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimclockcomponent_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimclockcomponent_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogisimClockComponent-platformIndependent " "Found design unit 1: LogisimClockComponent-platformIndependent" {  } { { "../vhdl/base/LogisimClockComponent_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/LogisimClockComponent_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimtickgenerator_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimtickgenerator_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logisimTickGenerator-platformIndependent " "Found design unit 1: logisimTickGenerator-platformIndependent" {  } { { "../vhdl/base/logisimTickGenerator_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/logisimTickGenerator_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/bcd_7seg_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/bcd_7seg_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg-trans " "Found design unit 1: bcd_7seg-trans" {  } { { "../vhdl/circuit/bcd_7seg_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/bcd_7seg_behavior.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/count4_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/count4_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count4-trans " "Found design unit 1: count4-trans" {  } { { "../vhdl/circuit/count4_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/count4_behavior.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-platformIndependent " "Found design unit 1: main-platformIndependent" {  } { { "../vhdl/circuit/main_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimtoplevelshell_behavior.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimtoplevelshell_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logisimTopLevelShell-platformIndependent " "Found design unit 1: logisimTopLevelShell-platformIndependent" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716215167705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215167705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logisimTopLevelShell " "Elaborating entity \"logisimTopLevelShell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716215167732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logisimTickGenerator logisimTickGenerator:BASE_0 " "Elaborating entity \"logisimTickGenerator\" for hierarchy \"logisimTickGenerator:BASE_0\"" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "BASE_0" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716215167734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogisimClockComponent LogisimClockComponent:BASE_1 " "Elaborating entity \"LogisimClockComponent\" for hierarchy \"LogisimClockComponent:BASE_1\"" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "BASE_1" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716215167735 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "LogisimClockComponent_behavior.vhd(62) " "VHDL Subtype or Type Declaration warning at LogisimClockComponent_behavior.vhd(62): subtype or type has null range" {  } { { "../vhdl/base/LogisimClockComponent_behavior.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/base/LogisimClockComponent_behavior.vhd" 62 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1716215167735 "|logisimTopLevelShell|LogisimClockComponent:BASE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:CIRCUIT_0 " "Elaborating entity \"main\" for hierarchy \"main:CIRCUIT_0\"" {  } { { "../vhdl/toplevel/logisimTopLevelShell_behavior.vhd" "CIRCUIT_0" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_behavior.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716215167736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg main:CIRCUIT_0\|bcd_7seg:bcd_7seg_1 " "Elaborating entity \"bcd_7seg\" for hierarchy \"main:CIRCUIT_0\|bcd_7seg:bcd_7seg_1\"" {  } { { "../vhdl/circuit/main_behavior.vhd" "bcd_7seg_1" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_behavior.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716215167737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4 main:CIRCUIT_0\|count4:count4_1 " "Elaborating entity \"count4\" for hierarchy \"main:CIRCUIT_0\|count4:count4_1\"" {  } { { "../vhdl/circuit/main_behavior.vhd" "count4_1" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/circuit/main_behavior.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716215167738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L_7_Segment_Display_1_DecimalPoint VCC " "Pin \"L_7_Segment_Display_1_DecimalPoint\" is stuck at VCC" {  } { { "../vhdl/toplevel/logisimTopLevelShell_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716215168008 "|logisimTopLevelShell|L_7_Segment_Display_1_DecimalPoint"} { "Warning" "WMLS_MLS_STUCK_PIN" "L_7_Segment_Display_2_DecimalPoint VCC " "Pin \"L_7_Segment_Display_2_DecimalPoint\" is stuck at VCC" {  } { { "../vhdl/toplevel/logisimTopLevelShell_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716215168008 "|logisimTopLevelShell|L_7_Segment_Display_2_DecimalPoint"} { "Warning" "WMLS_MLS_STUCK_PIN" "L_7_Segment_Display_3_DecimalPoint VCC " "Pin \"L_7_Segment_Display_3_DecimalPoint\" is stuck at VCC" {  } { { "../vhdl/toplevel/logisimTopLevelShell_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716215168008 "|logisimTopLevelShell|L_7_Segment_Display_3_DecimalPoint"} { "Warning" "WMLS_MLS_STUCK_PIN" "L_7_Segment_Display_4_DecimalPoint VCC " "Pin \"L_7_Segment_Display_4_DecimalPoint\" is stuck at VCC" {  } { { "../vhdl/toplevel/logisimTopLevelShell_entity.vhd" "" { Text "C:/Users/a2408732/logisim_evolution_workspace/professoruim/main/vhdl/toplevel/logisimTopLevelShell_entity.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716215168008 "|logisimTopLevelShell|L_7_Segment_Display_4_DecimalPoint"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716215168008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716215168052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716215168209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716215168209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716215168232 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716215168232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716215168232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716215168232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716215168241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 11:26:08 2024 " "Processing ended: Mon May 20 11:26:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716215168241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716215168241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716215168241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716215168241 ""}
