var pairs =
{
"iddrx2b":{"primitive":1,"ports":1}
,"ddr":{"generic":1,"data":1,"registers":1,"modes":1,"register":1}
,"generic":{"input":1}
,"input":{"gearing":1,"primitive":1,"registers":1}
,"gearing":{"ratio":1,"function":1}
,"architectures":{"supported":1}
,"inputs":{"eclk":1,"ddr":1}
,"eclk":{"sclk":1,"input":1}
,"sclk":{"rst":1,"used":1}
,"outputs":{"qa0":1,"four":1}
,"qa0":{"qa1":1}
,"qa1":{"qb0":1}
,"qb0":{"qb1":1}
,"primitive":{"used":1,"inputs":1,"connected":1,"outputs":1}
,"used":{"gearing":1,"clock":1,"reset":1}
,"function":{"required":1}
,"required":{"primitive":1}
,"data":{"edges":1,"ddr":1,"two":1,"streams":1,"positive":1,"negative":1}
,"edges":{"edge":1}
,"edge":{"generates":1,"clock":1,"clk":1}
,"generates":{"four":1}
,"four":{"streams":1}
,"streams":{"data":1,"generated":1}
,"registers":{"first":1,"clocked":1,"connected":1,"default":1}
,"first":{"synchronization":1}
,"synchronization":{"registers":1}
,"clocked":{"eclk":1}
,"connected":{"fast":1,"fpga":1}
,"fast":{"eclk":1,"edge":1}
,"clock":{"third":1,"primitive":1,"connected":1,"enable":1}
,"third":{"stage":1}
,"stage":{"registers":1,"register":1}
,"fpga":{"clock":1}
,"two":{"data":1}
,"generated":{"using":1}
,"using":{"complementary":1}
,"complementary":{"pio":1}
,"pio":{"registers":1}
,"note":{"lsr":1}
,"lsr":{"second":1,"low":1,"high":1}
,"second":{"stage":1}
,"register":{"latch":1}
,"latch":{"supporting":1}
,"supporting":{"ddr":1}
,"modes":{"configured":1}
,"configured":{"bidirectional":1}
,"bidirectional":{"software":1}
,"software":{"tie":1}
,"tie":{"lsr":1}
,"low":{"input":1}
,"default":{"lsr":1}
,"following":{"table":1}
,"table":{"port":1}
,"port":{"description":1,"name":1}
,"description":{"iddrx2b":1}
,"enable":{"signal":1}
,"signal":{"used":1}
,"reset":{"ddr":1}
,"positive":{"edge":1}
,"negative":{"edge":1}
,"usage":{"related":1}
,"related":{"technical":1}
,"technical":{"notes":1,"support":1}
,"notes":{"contact":1}
,"contact":{"technical":1}
}
;Search.control.loadWordPairs(pairs);
