//! **************************************************************************
// Written by: Map J.33 on Sat Oct 29 13:16:57 2011
//! **************************************************************************

SCHEMATIC START;
COMP "fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" LOCATE = SITE "AD17" LEVEL 1;
COMP "fpga_0_RS232_Uart_1_RX_pin" LOCATE = SITE "AJ8" LEVEL 1;
COMP "fpga_0_RS232_Uart_1_TX_pin" LOCATE = SITE "AE7" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<0>" LOCATE = SITE "AF21" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<1>" LOCATE = SITE "AG21" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<2>" LOCATE = SITE "AC19" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<3>" LOCATE = SITE "AD19" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<4>" LOCATE = SITE "AE22" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<5>" LOCATE = SITE "AE21" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<6>" LOCATE = SITE "AH22" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" LOCATE = SITE "AC16" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_HSYNC_pin" LOCATE = SITE "B8" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CKE_pin" LOCATE =
        SITE "R26" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_CLK_pin" LOCATE = SITE "H12" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0>" LOCATE = SITE "AE15" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<1>" LOCATE = SITE "AD15" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<2>" LOCATE = SITE "AG14" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<3>" LOCATE = SITE "AF14" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<4>" LOCATE = SITE "AE14" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<5>" LOCATE = SITE "AD14" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<6>" LOCATE = SITE "AC15" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<7>" LOCATE = SITE "AB15" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8>" LOCATE = SITE "AJ9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<9>" LOCATE = SITE "AH9" LEVEL
        1;
COMP "fpga_0_Audio_Codec_SData_Out_pin" LOCATE = SITE "E8" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin<0>" LOCATE = SITE "H15" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin<2>" LOCATE = SITE "C13" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin<3>" LOCATE = SITE "D13" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin<4>" LOCATE = SITE "D14" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_B_pin<5>" LOCATE = SITE "E14" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CSn_pin" LOCATE =
        SITE "R24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_CASn_pin" LOCATE =
        SITE "L27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk_pin<0>" LOCATE =
        SITE "AB23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk_pin<1>" LOCATE =
        SITE "AD29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clk_pin<2>" LOCATE =
        SITE "AC27" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin<0>" LOCATE = SITE "D10" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin<1>" LOCATE = SITE "D8" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin<2>" LOCATE = SITE "C8" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin<3>" LOCATE = SITE "H11" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin<4>" LOCATE = SITE "G11" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_G_pin<5>" LOCATE = SITE "E11" LEVEL 1;
COMP "fpga_0_Audio_Codec_Bit_Clk_pin" LOCATE = SITE "F8" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<10>" LOCATE = SITE "AE10"
        LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<11>" LOCATE = SITE "AE9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<12>" LOCATE = SITE "AD12"
        LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<13>" LOCATE = SITE "AC12"
        LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<14>" LOCATE = SITE "AG10"
        LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<15>" LOCATE = SITE "AF10"
        LEVEL 1;
COMP "fpga_0_Audio_Codec_Sync_pin" LOCATE = SITE "F7" LEVEL 1;
COMP "fpga_0_PushButtons_5Bit_GPIO_IO_pin<0>" LOCATE = SITE "AG5" LEVEL 1;
COMP "fpga_0_PushButtons_5Bit_GPIO_IO_pin<1>" LOCATE = SITE "AH4" LEVEL 1;
COMP "fpga_0_PushButtons_5Bit_GPIO_IO_pin<2>" LOCATE = SITE "AG3" LEVEL 1;
COMP "fpga_0_PushButtons_5Bit_GPIO_IO_pin<3>" LOCATE = SITE "AH1" LEVEL 1;
COMP "fpga_0_PushButtons_5Bit_GPIO_IO_pin<4>" LOCATE = SITE "AH2" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<0>" LOCATE =
        SITE "AH26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<1>" LOCATE =
        SITE "AC25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<2>" LOCATE =
        SITE "AA25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<3>" LOCATE =
        SITE "V23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<4>" LOCATE =
        SITE "P29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_WEn_pin" LOCATE =
        SITE "N26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<5>" LOCATE =
        SITE "M30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<6>" LOCATE =
        SITE "J29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQS_pin<7>" LOCATE =
        SITE "E30" LEVEL 1;
COMP "exp_io_41_pin" LOCATE = SITE "T4" LEVEL 1;
COMP "exp_io_50_pin" LOCATE = SITE "T9" LEVEL 1;
COMP "exp_io_43_pin" LOCATE = SITE "U3" LEVEL 1;
COMP "exp_io_52_pin" LOCATE = SITE "V3" LEVEL 1;
COMP "exp_io_60_pin" LOCATE = SITE "Y2" LEVEL 1;
COMP "exp_io_53_pin" LOCATE = SITE "V4" LEVEL 1;
COMP "exp_io_62_pin" LOCATE = SITE "V7" LEVEL 1;
COMP "exp_io_54_pin" LOCATE = SITE "W1" LEVEL 1;
COMP "exp_io_71_pin" LOCATE = SITE "Y5" LEVEL 1;
COMP "exp_io_55_pin" LOCATE = SITE "Y1" LEVEL 1;
COMP "exp_io_48_pin" LOCATE = SITE "V2" LEVEL 1;
COMP "exp_io_56_pin" LOCATE = SITE "U7" LEVEL 1;
COMP "exp_io_57_pin" LOCATE = SITE "U8" LEVEL 1;
COMP "exp_io_65_pin" LOCATE = SITE "W4" LEVEL 1;
COMP "exp_io_73_pin" LOCATE = SITE "AA4" LEVEL 1;
COMP "exp_io_58_pin" LOCATE = SITE "V5" LEVEL 1;
COMP "exp_io_75_pin" LOCATE = SITE "W8" LEVEL 1;
COMP "exp_io_59_pin" LOCATE = SITE "V6" LEVEL 1;
COMP "exp_io_67_pin" LOCATE = SITE "AB1" LEVEL 1;
COMP "exp_io_69_pin" LOCATE = SITE "W6" LEVEL 1;
COMP "fpga_0_net_gnd_pin" LOCATE = SITE "G12" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin<0>" LOCATE = SITE "G9" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin<1>" LOCATE = SITE "F9" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin<2>" LOCATE = SITE "F10" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin<3>" LOCATE = SITE "D7" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin<4>" LOCATE = SITE "C7" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_R_pin<5>" LOCATE = SITE "H10" LEVEL 1;
COMP "fpga_0_net_gnd_1_pin" LOCATE = SITE "D15" LEVEL 1;
COMP "fpga_0_net_gnd_2_pin" LOCATE = SITE "E15" LEVEL 1;
COMP "fpga_0_net_gnd_3_pin" LOCATE = SITE "G10" LEVEL 1;
COMP "fpga_0_net_gnd_4_pin" LOCATE = SITE "E10" LEVEL 1;
COMP "fpga_0_net_gnd_5_pin" LOCATE = SITE "G8" LEVEL 1;
COMP "fpga_0_net_gnd_6_pin" LOCATE = SITE "H9" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_RASn_pin" LOCATE =
        SITE "N29" LEVEL 1;
COMP "sys_clk_pin" LOCATE = SITE "AJ15" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<10>" LOCATE
        = SITE "L26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<11>" LOCATE
        = SITE "N25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<12>" LOCATE
        = SITE "M25" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_VSYNC_pin" LOCATE = SITE "D11" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<10>" LOCATE =
        SITE "AD27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<11>" LOCATE =
        SITE "AD28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<20>" LOCATE =
        SITE "W24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<12>" LOCATE =
        SITE "AA23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<21>" LOCATE =
        SITE "AA27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<13>" LOCATE =
        SITE "AA24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<30>" LOCATE =
        SITE "Y30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<22>" LOCATE =
        SITE "AA28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<14>" LOCATE =
        SITE "AE29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<31>" LOCATE =
        SITE "V27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<23>" LOCATE =
        SITE "Y26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<15>" LOCATE =
        SITE "AB25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<40>" LOCATE =
        SITE "K28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<32>" LOCATE =
        SITE "N28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<24>" LOCATE =
        SITE "AA29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<16>" LOCATE =
        SITE "AC29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<41>" LOCATE =
        SITE "K27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<33>" LOCATE =
        SITE "N27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<25>" LOCATE =
        SITE "Y29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<17>" LOCATE =
        SITE "AB27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<50>" LOCATE =
        SITE "L24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<42>" LOCATE =
        SITE "N24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<34>" LOCATE =
        SITE "P24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<26>" LOCATE =
        SITE "V25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<18>" LOCATE =
        SITE "AB28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<51>" LOCATE =
        SITE "L23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<43>" LOCATE =
        SITE "N23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<35>" LOCATE =
        SITE "P23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<27>" LOCATE =
        SITE "V26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<19>" LOCATE =
        SITE "W23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<60>" LOCATE =
        SITE "D30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<52>" LOCATE =
        SITE "G30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<44>" LOCATE =
        SITE "L29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<36>" LOCATE =
        SITE "P30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<28>" LOCATE =
        SITE "U23" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<61>" LOCATE =
        SITE "D29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<53>" LOCATE =
        SITE "G28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<45>" LOCATE =
        SITE "K29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<37>" LOCATE =
        SITE "M28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<29>" LOCATE =
        SITE "U24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<62>" LOCATE =
        SITE "D28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<54>" LOCATE =
        SITE "G27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<46>" LOCATE =
        SITE "J28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<38>" LOCATE =
        SITE "M27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<63>" LOCATE =
        SITE "C27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<55>" LOCATE =
        SITE "J26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<47>" LOCATE =
        SITE "J27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<39>" LOCATE =
        SITE "R22" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<56>" LOCATE =
        SITE "E28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<48>" LOCATE =
        SITE "H28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<57>" LOCATE =
        SITE "E27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<49>" LOCATE =
        SITE "H27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<58>" LOCATE =
        SITE "H26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<59>" LOCATE =
        SITE "H25" LEVEL 1;
COMP "fpga_0_DDR_CLK_FB" LOCATE = SITE "C16" LEVEL 1;
COMP "sys_rst_pin" LOCATE = SITE "AH5" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn_pin<0>" LOCATE
        = SITE "AB24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn_pin<1>" LOCATE
        = SITE "AD30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Clkn_pin<2>" LOCATE
        = SITE "AC28" LEVEL 1;
COMP "fpga_0_Audio_Codec_SData_In_pin" LOCATE = SITE "E9" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<0>" LOCATE =
        SITE "W25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<1>" LOCATE =
        SITE "W26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<2>" LOCATE =
        SITE "W27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<3>" LOCATE =
        SITE "W28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<4>" LOCATE =
        SITE "T22" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<5>" LOCATE =
        SITE "W29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<6>" LOCATE =
        SITE "V29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DM_pin<7>" LOCATE =
        SITE "U26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<0>" LOCATE =
        SITE "AH29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<1>" LOCATE =
        SITE "AH27" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<2>" LOCATE =
        SITE "AG28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<3>" LOCATE =
        SITE "AD25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<4>" LOCATE =
        SITE "AD26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<5>" LOCATE =
        SITE "AG29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<6>" LOCATE =
        SITE "AG30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<7>" LOCATE =
        SITE "AF25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<8>" LOCATE =
        SITE "AF29" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_DQ_pin<9>" LOCATE =
        SITE "AF30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin<0>"
        LOCATE = SITE "K26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_BankAddr_pin<1>"
        LOCATE = SITE "M26" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<0>" LOCATE = SITE "AC11" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<1>" LOCATE = SITE "AD11" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<2>" LOCATE = SITE "AF8" LEVEL 1;
COMP "fpga_0_DIPSWs_4Bit_GPIO_IO_pin<3>" LOCATE = SITE "AF9" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<0>" LOCATE
        = SITE "M24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<1>" LOCATE
        = SITE "F30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<2>" LOCATE
        = SITE "F28" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<3>" LOCATE
        = SITE "K24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<4>" LOCATE
        = SITE "J24" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<5>" LOCATE
        = SITE "D26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<6>" LOCATE
        = SITE "G26" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<7>" LOCATE
        = SITE "G25" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<8>" LOCATE
        = SITE "K30" LEVEL 1;
COMP "fpga_0_DDR_256MB_32MX64_rank1_row13_col10_cl2_5_DDR_Addr_pin<9>" LOCATE
        = SITE "M29" LEVEL 1;
COMP "fpga_0_DDR_CLK_FB_OUT" LOCATE = SITE "G23" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<0>" LOCATE = SITE "AC4" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<1>" LOCATE = SITE "AC3" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<2>" LOCATE = SITE "AA6" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<3>" LOCATE = SITE "AA5" LEVEL 1;
COMP "fpga_0_VGA_FrameBuffer_TFT_LCD_BLNK_pin" LOCATE = SITE "A8" LEVEL 1;
COMP "fpga_0_Audio_Codec_AC97Reset_n_pin" LOCATE = SITE "E6" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" LOCATE = SITE "AB16" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOCATE = SITE "AH15" LEVEL 1;
NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP/IBUFG" BEL
        "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP/BUFG.GCLKMUX" USELOCALCONNECT;
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" BEL
        "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG.GCLKMUX"
        USELOCALCONNECT;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62.A"
        PINNAME CLKA;
PIN
        plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63.A_pins<15>
        = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63.A"
        PINNAME CLKA;
PIN ppc405_0/ppc405_0/PPC405_i_pins<604> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME CPMC405CLOCK;
PIN ppc405_0/ppc405_0/PPC405_i_pins<992> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME PLBCLK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I/FF1"
        PINNAME CK;
PIN vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk_pins<10> = BEL
        "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk" PINNAME CLKIN;
PIN vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B_pins<15> = BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B" PINNAME CLKB;
PIN
        audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1.A_pins<15>
        = BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1.A"
        PINNAME CLKA;
PIN
        audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1.B_pins<15>
        = BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1.B"
        PINNAME CLKB;
PIN
        audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1.A_pins<15>
        = BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1.A"
        PINNAME CLKA;
PIN
        audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1.B_pins<15>
        = BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1.B"
        PINNAME CLKB;
TIMEGRP dcm_0_dcm_0_CLK0_BUF = PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_0.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_1.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_2.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_3.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_4.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_5.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_6.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_7.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_8.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_9.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_10.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_11.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_12.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_13.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_14.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_15.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_16.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_17.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_18.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_19.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_20.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_21.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_22.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_23.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_24.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_25.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_26.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_27.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_28.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_29.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_30.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_31.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_32.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_33.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_34.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_35.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_36.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_37.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_38.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_39.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_40.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_41.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_42.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_43.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_44.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_45.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_46.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_47.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_48.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_49.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_50.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_51.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_52.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_53.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_54.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_55.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_56.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_57.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_58.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_59.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_60.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_61.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_62.A_pins<15>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_s1_s1_63.A_pins<15>"
        PIN "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<604>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<992>" BEL
        "reset_block/reset_block/SEQ/system_Reset_Req_d2" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_0" BEL
        "reset_block/reset_block/Core_Reset_Req_d2" BEL
        "reset_block/reset_block/EXT_LPF/lpf_int" BEL
        "reset_block/reset_block/EXT_LPF/exr_d1" BEL
        "reset_block/reset_block/Rstc405resetcore" BEL
        "reset_block/reset_block/core_req_edge" BEL
        "reset_block/reset_block/SEQ/pr_dec_0" BEL
        "reset_block/reset_block/SEQ/chip_dec_0" BEL
        "reset_block/reset_block/SEQ/pr_dec_2" BEL
        "reset_block/reset_block/SEQ/chip_dec_1" BEL
        "reset_block/reset_block/SEQ/chip_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_0" BEL
        "reset_block/reset_block/SEQ/bsr_dec_2" BEL
        "reset_block/reset_block/SEQ/bsr_dec_1" BEL
        "reset_block/reset_block/SEQ/seq_clr" BEL
        "reset_block/reset_block/SEQ/ris_edge" BEL
        "reset_block/reset_block/SEQ/sys_edge" BEL
        "reset_block/reset_block/SEQ/sys_dec_0" BEL
        "reset_block/reset_block/SEQ/sys_dec_2" BEL
        "reset_block/reset_block/SEQ/sys_dec_1" BEL
        "reset_block/reset_block/SEQ/seq_cnt_en" BEL
        "reset_block/reset_block/SEQ/Chip" BEL
        "reset_block/reset_block/SEQ/bsr" BEL
        "reset_block/reset_block/SEQ/Sys" BEL "reset_block/reset_block/SEQ/pr"
        BEL "reset_block/reset_block/SEQ/system_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/chip_Reset_Req_d3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_0" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_1" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_2" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_3" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_4" BEL
        "reset_block/reset_block/SEQ/SEQ_COUNTER/q_int_5" BEL
        "reset_block/reset_block/EXT_LPF/lpf_exr" BEL
        "reset_block/reset_block/EXT_LPF/lpf_asr" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_0" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_1" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_2" BEL
        "reset_block/reset_block/EXT_LPF/asr_lpf_3" BEL
        "reset_block/reset_block/EXT_LPF/exr_lpf_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_3" BEL
        "reset_block/reset_block/CORE_RESET/q_int_2" BEL
        "reset_block/reset_block/CORE_RESET/q_int_1" BEL
        "reset_block/reset_block/CORE_RESET/q_int_0" BEL
        "reset_block/reset_block/core_cnt_en" BEL
        "reset_block/reset_block/Bus_Struct_Reset_0" BEL
        "reset_block/reset_block/Rstc405resetchip" BEL
        "reset_block/reset_block/Rstc405resetsys" BEL
        "reset_block/reset_block/Core_Reset_Req_d3" BEL
        "reset_block/reset_block/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "reset_block/reset_block/Mshreg_Core_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/EXT_LPF/Mshreg_asr_lpf_0/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2/SRL16E" BEL
        "reset_block/reset_block/SEQ/Mshreg_system_Reset_Req_d2/SRL16E" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2_1"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd5"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtDAckReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine8AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine16AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtSingleAccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtLine4AccReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtCompReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/PLB_RNWRegReg" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_3" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_WDT/WDT_DACK_CNTR_I/cnt_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecRdInProgReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbDisMReqReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbSecWrMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbWrDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbRdDBusBusyReg_i" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriWrMasterReg_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_2" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_1" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/arbPriRdMasterReg_i_0" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBREGISTERS/ArbPriRdMasterRegReg_0"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/SAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PAValid" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_2"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_3"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_4"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_5"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/Cnt_on_plb2opb_rearb_6"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd8"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd7"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd6"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd4"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd3"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd2"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FFd1"
        BEL "plb/plb/POR_FF1_I" BEL "plb/plb/POR_FF2_I" BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1"
        BEL
        "plb/plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_2"
        BEL "plb/plb/I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "plb/plb/POR_SRL_I/SRL16E" BEL "opb/opb/POR_FF_I" BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb/opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL "opb/opb/POR_SRL_I/SRL16E" BEL "plb2opb/plb2opb/OPB_IF_I/rst_d2"
        BEL "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/rcv_last_write_status" BEL
        "plb2opb/plb2opb/Read_inprog" BEL
        "plb2opb/plb2opb/Block_output_on_PLBabort_regd" BEL
        "plb2opb/plb2opb/Wait_on_Rd_2dly" BEL "plb2opb/plb2opb/Wait_on_Rd" BEL
        "plb2opb/plb2opb/PLB_RNW_and_PAValid_regd" BEL
        "plb2opb/plb2opb/Block_output_on_PLBabort_OPBside" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdDAck_int_1dly" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_3" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_2" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdComp_int_1dly" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_63" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_62" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_61" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_60" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_59" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_58" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_57" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_56" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_55" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_54" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_53" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_52" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_51" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_50" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_49" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_48" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_47" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_46" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_45" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_44" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_43" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_42" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_41" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_40" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_39" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_38" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_37" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_36" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_35" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_34" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_33" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_32" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_31" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_30" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_29" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_28" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_27" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_26" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_25" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_24" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_23" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_22" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_21" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_20" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_19" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_18" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_17" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_16" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_15" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_14" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_13" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_12" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_11" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_10" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_9" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_8" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_7" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_6" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_5" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_4" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_3" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_2" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_1" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_1dly_0" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_3" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_2" BEL
        "plb2opb/plb2opb/BGO_rdWdAddr_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MErr_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_rdComp_int_2dly" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_63" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_62" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_61" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_60" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_59" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_58" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_57" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_56" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_55" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_54" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_53" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_52" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_51" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_50" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_49" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_48" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_47" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_46" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_45" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_44" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_43" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_42" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_41" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_40" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_39" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_38" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_37" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_36" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_35" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_34" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_33" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_32" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_31" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_30" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_29" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_28" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_27" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_26" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_25" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_24" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_23" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_22" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_21" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_20" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_19" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_18" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_17" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_16" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_15" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_14" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_13" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_12" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_11" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_10" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_9" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_8" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_7" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_6" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_5" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_4" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_3" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_2" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_rdDBus_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_1" BEL
        "plb2opb/plb2opb/BGO_MBusy_int_2dly_0" BEL
        "plb2opb/plb2opb/BGO_rdDAck_int_2dly" BEL
        "plb2opb/plb2opb/I_PLB_abort_Reg" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_synch1" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_synch2" BEL
        "plb2opb/plb2opb/I_PLB_abort_onRd_OPBside_1dly" BEL
        "plb2opb/plb2opb/I_BGO_select_regd" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_0" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_1" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_2" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_3" BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[66].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[65].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[64].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[63].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[62].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].RAM_FF_I"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].RAM_FF_I"
        BEL "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_start_ack_d3" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_rst_d1" BEL
        "plb2opb/plb2opb/XFER_IF_I/PLB_xfer_start_flag_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/OPB_xfer_start_ack_d2" BEL
        "plb2opb/plb2opb/XFER_IF_I/wr_addr_rst" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_0" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_1" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_2" BEL
        "plb2opb/plb2opb/OPB_IF_I/xfer_rd_addr_3" BEL
        "plb2opb/plb2opb/OPB_IF_I/BGO_select_fdrse" BEL
        "plb2opb/plb2opb/OPB_IF_I/OPB_XFER_PEND_FDRSE_I" BEL
        "plb2opb/plb2opb/OPB_IF_I/opb_xfer_start_flag_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_cnt_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/access_valid_rearb" BEL
        "plb2opb/plb2opb/PLB_IF_I/access_valid" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_xfer_strobe_wr_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/addrAck_d2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_last" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_10" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_30" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_31" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_33" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_34" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_35" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_36" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_38" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_39" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_40" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_41" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_42" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_43" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_44" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_45" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_46" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_47" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_48" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_49" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_50" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_51" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_52" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_53" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_54" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_55" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_56" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_57" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_58" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_59" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_60" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_61" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_62" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_wrDBus_d1_63" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDAck_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_10" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_ABus_reg_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_wrComp_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/plb_xfer_strobe_wr" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/master_id_decode_i_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/err_detect" BEL
        "plb2opb/plb2opb/PLB_IF_I/rd_busy" BEL "plb2opb/plb2opb/PLB_IF_I/busy"
        BEL "plb2opb/plb2opb/PLB_IF_I/opb_RNW" BEL
        "plb2opb/plb2opb/PLB_IF_I/xfer_is_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/msize_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_9" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_8" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/addrAck_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_wrDAck_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/PLB_wrBurst_d1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdWdAddr_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_59" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdComp_i" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_58" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_63" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_57" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_62" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_56" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_61" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_55" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_60" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_49" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_54" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_48" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_MBusy_i_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_47" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_53" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_52" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_46" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_51" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_4" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_5" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_6" BEL
        "plb2opb/plb2opb/PLB_IF_I/opb_BE_7" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_45" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_50" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_39" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_44" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_38" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_43" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_42" BEL
        "plb2opb/plb2opb/PLB_IF_I/start_flag_hold" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_36" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_41" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_35" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_40" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_0" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_1" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_2" BEL
        "plb2opb/plb2opb/PLB_IF_I/brst_len_3" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_29" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_34" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_28" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_33" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_27" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_32" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_26" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_31" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_25" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_30" BEL
        "plb2opb/plb2opb/PLB_IF_I/wr_busy" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_19" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_24" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_18" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_23" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_17" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_22" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_16" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_21" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_15" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_20" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_14" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_13" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_12" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_11" BEL
        "plb2opb/plb2opb/PLB_IF_I/BGO_rdDBus_10" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/raddr_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_1"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/waddr_rclk_synced_0"
        BEL "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_strobe" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_0" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_1" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_2" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_3" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_4" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_5" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_6" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_7" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_8" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_9" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_10" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_11" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_12" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_13" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_14" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_15" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_16" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_17" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_18" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_19" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_20" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_21" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_22" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_23" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_24" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_25" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_26" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_27" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_28" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_29" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_30" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_31" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_33" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_34" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_35" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_36" BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/PLB_rcv_data_37" BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[29].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[28].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[27].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[26].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[25].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[24].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[23].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[22].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[21].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[20].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[19].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[18].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[17].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[16].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[15].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[14].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[13].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[12].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[11].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[10].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[9].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[8].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[7].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[6].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[5].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[4].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[3].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[2].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[1].SRL_I/SRL16E"
        BEL
        "plb2opb/plb2opb/PLB_IF_I/OPB_ABUS_SRL_I/SRL_GENERATE[0].SRL_I/SRL16E"
        BEL "plb2opb/plb2opb/OPB_IF_I/Mshreg_rst_d2/SRL16E" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/enable_interrupts" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/uart_CS_2" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/opb_RNW_1" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/uart_CS_3" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/uart_CS_1_DFF" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OverRun_Error_DFF" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Frame_Error_DFF" BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/EN_16x_Baud"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_0"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_3"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_1"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_2"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_6"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_4"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_5"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_9"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_7"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/Baud_Rate_I/Count_8"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Delay_16"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Mid_Start_Bit_SRL16"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[8].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[7].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[6].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[5].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[4].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[3].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[2].Rest_Bits.Others_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/Serial_To_Parallel[1].First_Bit.First_Bit_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/previous_RX"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/running_0"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_2"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/FIFO_Write"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/start_Edge_Detected_0"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/rx_1"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/DIV16_SRL16E"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/FDRE_I"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/serial_Data"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_0"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_2"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_DataBits"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/fifo_Read"
        BEL
        "rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/tx_Start"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_29"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_28"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_31"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_26"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_25"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_27"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_toutsup_s2"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s1_0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_31"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_30"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_29"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_28"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_27"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_26"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_25"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_24"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_23"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_22"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_21"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_20"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_19"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_18"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_17"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_16"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_15"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_14"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_13"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_12"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_11"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_10"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_9"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_8"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_7"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_6"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_5"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_4"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_3"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_2"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_dbus_s0_0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_30"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/cycle_active"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_wrce_s1_0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addrvalid_s1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/encoded_dsize_s1_0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_30"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_15"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_14"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_13"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_12"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_11"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_10"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_9"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_8"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_7"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_6"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_5"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_4"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_3"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_2"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_1"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_0"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrAck_sync2sysclk_int"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[0].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[0].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[1].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[1].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[2].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[2].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[3].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[3].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[4].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[4].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[5].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[5].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[6].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[6].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[8].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[8].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[9].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[9].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[10].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[10].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[11].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[11].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[12].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[12].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[13].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[13].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[14].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[14].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_3"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG1"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG2"
        BEL
        "sysace_compactflash/sysace_compactflash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_27/SRL16E"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_25/SRL16E"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_26/SRL16E"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_31/SRL16E"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_28/SRL16E"
        BEL
        "sysace_compactflash/sysace_compactflash/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_addr_s1_29/SRL16E"
        BEL "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_31" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_30" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_28" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_29" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/opb_select_s0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/cycle_active" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_s1_0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_addr_s1_29" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_OE_2" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_OE_3" BEL
        "leds_4bit/leds_4bit/gpio_core_1/iGPIO_xferAck" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_Data_Out_0" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_Data_Out_1" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_Data_Out_2" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_OE_1" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_Data_Out_3" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_OE_0" BEL
        "leds_4bit/leds_4bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "leds_4bit/leds_4bit/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I" BEL
        "leds_4bit/leds_4bit/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I" BEL
        "leds_4bit/leds_4bit/gpio_core_1/READ_REG_GEN[2].READ_REG_FF_I" BEL
        "leds_4bit/leds_4bit/gpio_core_1/READ_REG_GEN[3].READ_REG_FF_I" BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_29/SRL16E"
        BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_28/SRL16E"
        BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_30/SRL16E"
        BEL
        "leds_4bit/leds_4bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_31/SRL16E"
        BEL "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/opb_select_s0" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/cycle_active" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_s1_0" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2" BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/READ_REG_GEN[3].READ_REG_FF_I"
        BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/READ_REG_GEN[2].READ_REG_FF_I"
        BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I"
        BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I"
        BEL "dipsws_4bit/dipsws_4bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/gpio_Data_In_0" BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/gpio_Data_In_1" BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/gpio_Data_In_2" BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/gpio_Data_In_3" BEL
        "dipsws_4bit/dipsws_4bit/gpio_core_1/iGPIO_xferAck" BEL
        "dipsws_4bit/dipsws_4bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_31"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_30"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_data_s1_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_be_s1_3"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_status_reg_1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_status_reg_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s1_12"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s1_10"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s1_9"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_wrce_s1_12"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_wrce_s1_10"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_wrce_s1_9"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s2"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_29"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_28"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_27"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/opb_abus_s0_26"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/new_pw_s0_d1_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/opb_rnw_s0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/opb_select_s0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/cycle_active"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_s1_1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_s1_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d2"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_rnw_s1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/last_xferack_d1_s0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit_s0_d1_0"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/postedwrack_s2"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/last_pw_xferack_d2"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_dly2"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_dly20"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_dly1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_dly10"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0"
        BEL "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/gpio_Data_In_4" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/gpio_Data_In_3" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/gpio_Data_In_2" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/gpio_Data_In_1" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/gpio_Data_In_0" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/iGPIO_xferAck" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/READ_REG_GEN[0].READ_REG_FF_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/READ_REG_GEN[1].READ_REG_FF_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/READ_REG_GEN[2].READ_REG_FF_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/READ_REG_GEN[3].READ_REG_FF_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/READ_REG_GEN[4].READ_REG_FF_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[1].REG_XOR_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[2].REG_XOR_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[3].REG_XOR_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[4].REG_XOR_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/gpio_core_1/Not_Dual.gen_interrupt.FDR_I"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_be_s1_3/SRL16E"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_0/SRL16E"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_30/SRL16E"
        BEL
        "pushbuttons_5bit/pushbuttons_5bit/OPB_IPIF_I/OPB_BAM_I/Mshreg_bus2ip_data_s1_31/SRL16E"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd9"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wait_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FFd2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/addr_cntl_state_FFd1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd12"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd11"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd9"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd8"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/ddr_brst_end_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/Read_data_en"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/write_data_en_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/pend_read_reg"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/Cmd_done"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/DDR_CKE_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FFd2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FFd1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IPIC_IF_I/IP2Bus_ToutSup"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IPIC_IF_I/IP2Bus_Busy"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd10"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cntl_state_FFd2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[23].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[24].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[25].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[26].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[27].I_FDRE_N"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_CACHLN_S_H_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/tcaslat_minus1_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Tcmd_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/GPcnt_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Tras_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trc_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Tcaslat_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Twr_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/Trrd_end"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/WRCNT_GEN.WRCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RRDCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RASCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/RCCNT_I/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/GPCNT_I/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[10].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[11].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CNTRS_I/REFI_PWRUP_CNT_I/PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_rst"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/rdack_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[0].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[1].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[2].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[3].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[4].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[5].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[6].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[7].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[8].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[9].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[10].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[11].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[12].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[13].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[14].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[15].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[16].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[17].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[18].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[19].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[20].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[21].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[22].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[23].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[24].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[25].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[26].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[27].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[28].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[29].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[30].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[31].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[32].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[33].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[34].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[35].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[36].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[37].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[38].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[39].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[40].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[41].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[42].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[43].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[44].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[45].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[46].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[47].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[48].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[49].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[50].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[51].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[52].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[53].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[54].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[55].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[56].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[57].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[58].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[59].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[60].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[61].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[62].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQ_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/GEN_DQRE_DWIDTH_64.SDRAM_DQ_REG_GEN[63].SDRAM_DQT_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[0].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[1].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[2].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[3].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[4].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[5].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[6].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[7].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[8].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[9].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[10].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[11].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_ADDR_REG_GEN[12].DDR_ADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[0].DDR_BANKADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_BANKADDR_REG_GEN[1].DDR_BANKADDR_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CSN_REG_GEN[0].DDR_CSN_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_RASN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_CASN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.NORMAL_SETUP_GEN.DDR_WEN_REG"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DM_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DM_REG_I/FF1_pins<1>"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/read_data_done_reg"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/datasm_cs_FFd1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/Read_data_done_rst"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/pend_write_reg"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/read_state"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/Read_dqs_ce"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_RST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].DQS_SETRST_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/OE_NOPIPE_GEN.DQ_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Tpwrup_load"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Refresh"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Load_mr"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Precharge"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Register_sel"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Register_data_8"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/Init_done"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FFd4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/INITSM_I/initsm_cs_FFd3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IPIC_IF_I/last_row_lsb"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IPIC_IF_I/pend_rdreq_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IPIC_IF_I/last_bank_lsb"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IPIC_IF_I/pend_wrreq_i"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU246"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU243"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU237"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU234"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU229"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU227"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU225"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU223"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU145"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU121"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU114"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU107"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU100"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU91"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU86"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU80"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU74"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU48"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU43"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU38"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU33"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU28"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU23"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU18"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_wrreq_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cycle_flush"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rdreq_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_63"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_62"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_61"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_60"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_59"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_58"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_57"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_56"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_55"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_54"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_53"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_52"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_51"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_50"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_49"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_48"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_47"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_46"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_45"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_44"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_43"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_42"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_41"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_40"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_39"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_38"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_37"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_36"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_35"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_34"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_33"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_32"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abort_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_63"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_62"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_61"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_60"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_59"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_58"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_57"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_56"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_55"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_54"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_53"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_52"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_51"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_50"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_49"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_48"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_47"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_46"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_45"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_44"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_43"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_42"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_41"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_40"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_39"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_38"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_37"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_36"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_35"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_34"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_33"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_32"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_merr_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddack_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sig_inhib_Addr_cntr_ld"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdcomp_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/master_id_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[4].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[5].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/I_ADDSUB_GEN[6].Counter_Bit_I/FDRE_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/CARRY_OUT_I"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FFd2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state_FFd1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd13"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd10"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cntl_state_FFd2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_BKEND_CS_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE2"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_CACHLN_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_SNGL_S_H_REG"
        BEL
        "plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_BRAM_CONTROLLER/IP2Bus_RdAck_i"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[2].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[1].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/ISR_REG_GEN[0].ISR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[2].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[1].IER_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/IER_REG_GEN[0].IER_REG_BIT_I"
        BEL "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/HW_EN_BIT_I"
        BEL "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/MER_REG_I/GLB_EN_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[0].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[1].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IVR_GEN.IVR_REG_GEN[2].IVR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[2].IPR_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[27].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[28].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[29].OPB_ABUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[30].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[31].OPB_DBUS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[30].INTC_DBUS_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[31].INTC_DBUS_BIT_I"
        BEL "opb_intc_0/opb_intc_0/OPB_INTFC_I/XFER_ACK_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/ERR_ACK_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/XFER_ACK_DLY_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[0].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[1].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[2].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/BE_REG_GEN[3].BE_REG_BIT_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/SELECT_REG_I" BEL
        "opb_intc_0/opb_intc_0/OPB_INTFC_I/RNW_REG_I" BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[2].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I"
        BEL "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/INT_REQUEST_DLY_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd2"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/IRQ_PUSLE_GEN_I/current_state_FFd1"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.LVL_DET_BIT_I/ACTIVE_HIGH_GEN.ACTIVE_HIGH_LVL_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.LVL_DET_BIT_I/ACTIVE_HIGH_GEN.ACTIVE_HIGH_LVL_I"
        BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/MANY_INTR_DET_GEN.INTR_DET_I/DETECT_INTR_I/INTR_DETECT_GEN[2].LVL_DETECT_GEN.LVL_DET_BIT_I/ACTIVE_HIGH_GEN.ACTIVE_HIGH_LVL_I"
        BEL "vga_framebuffer/vga_framebuffer/PLB_IF_U1/dummy_rd_ack" BEL
        "vga_framebuffer/vga_framebuffer/get_line_start_d2" BEL
        "vga_framebuffer/vga_framebuffer/get_line_start_d3" BEL
        "vga_framebuffer/vga_framebuffer/get_line" PIN
        "vga_framebuffer/vga_framebuffer/DCM_pixclk.DCM_pixclk_pins<10>" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/DCR_Ack" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_0" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_1" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_2" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_3" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_4" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_5" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_6" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_7" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_8" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_9" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_10" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_30" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/read_data_31" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/dcr_read_access" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_dps_reg" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_0" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_1" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_2" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_3" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_4" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_5" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_6" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_7" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_8" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_9" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_base_addr_10" BEL
        "vga_framebuffer/vga_framebuffer/DCR_IF_U6/tft_on_reg" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_5" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_6" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_7" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_8" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_5" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_6" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/FDRS_MN_REQUEST_DLY" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/skip_plb_xfer_d4" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/skip_plb_xfer_d3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/skip_plb_xfer_d2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/data_xfer_shreg1_d1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_4" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_5" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/trans_cnt_i_6" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_4" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_5" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_6" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_7" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/line_cnt_i_8" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/skip_plb_xfer_d1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/skip_line_d1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/skip_plb_xfer" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/data_xfer_shreg_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/data_xfer_shreg_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/data_xfer_shreg_2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/data_xfer_shreg_3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_addr_lsb_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_addr_lsb_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_8" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_9" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_10" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_11" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_12" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_13" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_16" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_17" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_18" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_19" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_20" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_21" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_24" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_25" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_26" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_27" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_28" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_29" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_40" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_41" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_42" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_43" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_44" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_45" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_48" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_49" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_50" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_51" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_52" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_53" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_56" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_57" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_58" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_59" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_60" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_data_61" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/PLB_BRAM_we" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_0" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_1" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_2" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_3" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_4" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_5" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_6" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_7" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_8" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_9" BEL
        "vga_framebuffer/vga_framebuffer/PLB_IF_U1/tft_base_addr_i_10" PIN
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM.B_pins<15>" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_0" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_1" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_2" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_3" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_4" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_5" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/PLB_BRAM_addr_6" BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_rst"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_errack_i"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_xferack_i"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_29"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_28"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_27"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_26"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_25"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_24"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_23"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_22"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_21"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_20"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_19"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_18"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_17"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_16"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_15"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_14"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_13"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_12"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_11"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_10"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_9"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_8"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_7"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_6"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_5"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_4"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_abus_d1_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_select_d1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_wrreq_dec"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rdreq_dec"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_31"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_30"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_29"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_28"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_27"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_26"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_25"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_24"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_23"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_22"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_21"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_20"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_19"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_18"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_17"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_16"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_15"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_14"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_13"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_12"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_11"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_10"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_9"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_8"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_7"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_6"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_5"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_4"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_dbus_d1_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_be_d1_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/opb_rnw_d1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_31"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_30"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_29"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_28"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_27"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_26"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_25"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_24"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_23"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_22"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_21"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_20"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_19"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_18"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_17"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_16"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_15"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_14"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_13"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_12"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_11"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_10"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_9"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_8"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_7"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_6"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_5"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_4"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sln_dbus_i_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sonb_ctrlsm_cs_FFd2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sonb_ctrlsm_cs_FFd1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_SLAVE_ATTACHMENT/sonb_ctrlsm_cs_FFd3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/dcr_opbAck_d1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_9"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_8"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_7"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_6"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_5"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_4"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrABus_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_31"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_30"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_29"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_28"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_27"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_26"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_25"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_24"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_23"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_22"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_21"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_20"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_19"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_18"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_17"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_16"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_15"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_14"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_13"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_12"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_11"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_10"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_9"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_8"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_7"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_6"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_5"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_4"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrDBusOut_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrRead_i"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/wr_req_hold"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/rd_req_hold"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/OPB_dcrWrite_i"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/timeout_cnt_3"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/timeout_cnt_2"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/timeout_cnt_1"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb2dcr_bridge_core_1/timeout_cnt_0"
        BEL
        "opb2dcr_bridge_0/opb2dcr_bridge_0/opb_ipif_1/IPIF_I/I_ADDRESS_DECODER/CE_Out_i_reg_1"
        BEL "audio_codec/audio_codec/ac97_CS_2" BEL
        "audio_codec/audio_codec/opb_RNW_1" BEL
        "audio_codec/audio_codec/ac97_CS_3" BEL
        "audio_codec/audio_codec/ac97_CS_1_DFF" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[0].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[1].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[2].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[3].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[4].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[5].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[6].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[7].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[8].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[9].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[10].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[11].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[12].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[13].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[14].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[15].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[16].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[17].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[18].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[19].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[20].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[21].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[22].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[23].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[24].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[25].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[26].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[27].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[28].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[29].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[30].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/OPB_rdDBus_DFF[31].OPB_rdBus_FDRE" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_0"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_1"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_2"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_3"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_4"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_5"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_6"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_7"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_8"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/out_address_9"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_0"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_1"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_2"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_3"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_4"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_5"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_6"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_7"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_8"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/in_address_9"
        PIN
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1.A_pins<15>"
        PIN
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Playback_BRAM.IN_FIFO/U1.B_pins<15>"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_0"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_1"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_2"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_3"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_4"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_5"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_6"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_7"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_8"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/out_address_9"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_0"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_1"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_2"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_3"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_4"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_5"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_6"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_7"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_8"
        BEL
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/in_address_9"
        PIN
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1.A_pins<15>"
        PIN
        "audio_codec/audio_codec/AC97_FIFO_I/Using_Recording_BRAM.OUT_FIFO/U1.B_pins<15>"
        BEL "audio_codec/audio_codec/AC97_FIFO_I/ac97_register_access_sm_FFd1"
        BEL "audio_codec/audio_codec/AC97_FIFO_I/ac97_register_access_sm_FFd2"
        BEL "audio_codec/audio_codec/AC97_FIFO_I/IpClk_record_valid_St_1" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_playback_accept_St_1" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_busy" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_error" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_record_valid_St_0" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_codec_rdy" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_playback_accept_St_0" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_read" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_0" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_1" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_2" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_3" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_4" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_5" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_6" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_7" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_8" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_9" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_10" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_11" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_12" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_13" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_14" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_Reg_Write_Data_15" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_0" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_1" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_2" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_3" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_4" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_5" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_addr_6" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/in_FIFO_Underrun" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/out_FIFO_Overrun" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/ac97_reset_i" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/in_fifo_interrupt_en" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/IpClk_ac97_reg_access_S" BEL
        "audio_codec/audio_codec/AC97_FIFO_I/out_fifo_interrupt_en" BEL
        "lab3_slave_0/lab3_slave_0/our_value_0" BEL
        "lab3_slave_0/lab3_slave_0/our_value_1" BEL
        "lab3_slave_0/lab3_slave_0/our_value_2" BEL
        "lab3_slave_0/lab3_slave_0/our_value_3" BEL
        "lab3_slave_0/lab3_slave_0/our_value_4" BEL
        "lab3_slave_0/lab3_slave_0/our_value_5" BEL
        "lab3_slave_0/lab3_slave_0/our_value_6" BEL
        "lab3_slave_0/lab3_slave_0/our_value_7" BEL
        "lab3_slave_0/lab3_slave_0/our_value_8" BEL
        "lab3_slave_0/lab3_slave_0/our_value_9" BEL
        "lab3_slave_0/lab3_slave_0/our_value_10" BEL
        "lab3_slave_0/lab3_slave_0/our_value_11" BEL
        "lab3_slave_0/lab3_slave_0/our_value_12" BEL
        "lab3_slave_0/lab3_slave_0/our_value_13" BEL
        "lab3_slave_0/lab3_slave_0/our_value_14" BEL
        "lab3_slave_0/lab3_slave_0/our_value_15" BEL
        "lab3_slave_0/lab3_slave_0/our_value_16" BEL
        "lab3_slave_0/lab3_slave_0/our_value_17" BEL
        "lab3_slave_0/lab3_slave_0/our_value_18" BEL
        "lab3_slave_0/lab3_slave_0/our_value_19" BEL
        "lab3_slave_0/lab3_slave_0/our_value_20" BEL
        "lab3_slave_0/lab3_slave_0/our_value_21" BEL
        "lab3_slave_0/lab3_slave_0/our_value_22" BEL
        "lab3_slave_0/lab3_slave_0/our_value_23" BEL
        "lab3_slave_0/lab3_slave_0/our_value_24" BEL
        "lab3_slave_0/lab3_slave_0/our_value_25" BEL
        "lab3_slave_0/lab3_slave_0/our_value_26" BEL
        "lab3_slave_0/lab3_slave_0/our_value_27" BEL
        "lab3_slave_0/lab3_slave_0/our_value_28" BEL
        "lab3_slave_0/lab3_slave_0/our_value_29" BEL
        "lab3_slave_0/lab3_slave_0/our_value_30" BEL
        "lab3_slave_0/lab3_slave_0/our_value_31" BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[71].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[68].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[67].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[66].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[66].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[65].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[65].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[64].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[64].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[63].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[63].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[62].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[62].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[61].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[60].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[59].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[58].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[57].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[56].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[55].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[54].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[53].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[52].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[51].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[50].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[49].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[48].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[47].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[46].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[45].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[44].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[43].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[42].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[41].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[40].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[39].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[38].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[37].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[36].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[35].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[34].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[33].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[32].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[31].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[30].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[29].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[28].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[27].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[26].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[25].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[24].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[23].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[22].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[21].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[20].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[19].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[18].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[17].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[16].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[15].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[14].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[13].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[12].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[11].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[10].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[9].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[8].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[7].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[6].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[5].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[4].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[3].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[2].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[1].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/SP"
        BEL
        "plb2opb/plb2opb/XFER_IF_I/DUALPORT_RAM_GEN.RAM_FF_LOOP_GEN[0].DPRAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[0].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[10].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[11].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[12].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[13].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[14].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[15].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[16].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[17].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[18].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[19].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[1].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[20].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[21].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[22].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[23].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[24].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[25].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[26].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[27].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[28].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[29].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[2].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[30].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[31].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[33].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[34].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[35].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[36].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[37].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[3].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[4].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[5].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[6].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[7].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[8].RAM_I/SP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/DP"
        BEL
        "plb2opb/plb2opb/RCV_DATA_IF_I/ASYNC_CLK_GEN.ASYNC_FIFO_I/DUALPORT_MEM_GEN[9].RAM_I/SP";
TIMEGRP CPUS = BEL "ppc405_0/ppc405_0/PPC405_i" BEL
        "ppc405_1/ppc405_1/PPC405_i";
PIN ppc405_0/ppc405_0/PPC405_i_pins<579> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTCHIPRESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i_pins<580> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTCORERESETREQ;
PIN ppc405_0/ppc405_0/PPC405_i_pins<581> = BEL "ppc405_0/ppc405_0/PPC405_i"
        PINNAME C405RSTSYSRESETREQ;
TIMEGRP RST_GRP = PIN "ppc405_0/ppc405_0/PPC405_i_pins<579>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<580>" PIN
        "ppc405_0/ppc405_0/PPC405_i_pins<581>";
TIMEGRP dcm_1_dcm_1_CLK90_BUF = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_1"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_0"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_2"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_3"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_5"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_4"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_6"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/fifo_wren_gate_7"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.RD_DATAEN_SYNC_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.RD_DQSCE_SYNC_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[0].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[1].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[2].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[3].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[4].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[5].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[6].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[7].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[8].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[9].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[10].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[11].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[12].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[13].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[14].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[15].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[16].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[17].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[18].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[19].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[20].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[21].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[22].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[23].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[24].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[25].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[26].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[27].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[28].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[29].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[30].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[31].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[32].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[33].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[34].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[35].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[36].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[37].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[38].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[39].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[40].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[41].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[42].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[43].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[44].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[45].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[46].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[47].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[48].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[49].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[50].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[51].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[52].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[53].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[54].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[55].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[56].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[57].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[58].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[59].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[60].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[61].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[62].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_HIREG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[0].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[1].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[4].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[5].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[6].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU252"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU218"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU211"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU204"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU197"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU188"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU183"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU177"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU171"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU139"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU136"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU130"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU127"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[7].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[6].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[5].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[4].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[3].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[2].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[1].V2_ASYNCH_FIFO_I/BU9/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU44/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU44/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU39/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU39/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU34/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU34/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU29/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU29/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU24/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU24/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU19/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU19/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU14/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU14/DP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU9/SP"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO_GEN[0].V2_ASYNCH_FIFO_I/BU9/DP";
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I/FF1"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I/FF0_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I/FF0"
        PINNAME CK;
PIN
        ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I/FF1_pins<1>
        = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I/FF1"
        PINNAME CK;
TIMEGRP dcm_0_dcm_0_CLK90_BUF = BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQST_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQST_REG_I"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[0].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[1].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[2].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[3].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[4].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[5].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[6].DDR_DQS_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.DDR_DMDQS_REG_GEN[7].DDR_DQS_REG_I/FF1_pins<1>"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[0].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[1].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[2].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[3].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[4].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[5].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[6].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/NOWRITE_PIPE_GEN.WRITE_DQS_EN_GEN[7].WR_DQS_EN_REG"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[0].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[1].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[2].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[3].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[4].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[5].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[6].GEN_CRS_CLK.DQS_SETRST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_OE_REG_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_RST_D1_I"
        BEL
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.COMMAND_STATEMACHINE_I/DQS_OE_SETRST_GEN[7].GEN_CRS_CLK.DQS_SETRST_D1_I"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLK_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[0].DDR_CLKN_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLK_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[1].DDR_CLKN_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLK_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[2].DDR_CLKN_REG_I/FF1_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I/FF0_pins<1>"
        PIN
        "ddr_256mb_32mx64_rank1_row13_col10_cl2_5/ddr_256mb_32mx64_rank1_row13_col10_cl2_5/WO_ECC.DDR_CTRL_I/CLKGEN_I/NOT_VIRTEX4_IOREGS.GEN_CLK_PAIR_N[3].DDR_CLK_REG_I/FF1_pins<1>";
PIN dcm_0/dcm_0/Using_Virtex.DCM_INST_pins<10> = BEL
        "dcm_0/dcm_0/Using_Virtex.DCM_INST" PINNAME CLKIN;
TIMEGRP sys_clk_pin = PIN "dcm_0/dcm_0/Using_Virtex.DCM_INST_pins<10>" BEL
        "dcm_0/dcm_0/rst_delay_2" BEL "dcm_0/dcm_0/rst_delay_1" BEL
        "dcm_0/dcm_0/rst_delay_0" BEL "dcm_0/dcm_0/rsti";
PIN dcm_1/dcm_1/Using_Virtex.DCM_INST_pins<10> = BEL
        "dcm_1/dcm_1/Using_Virtex.DCM_INST" PINNAME CLKIN;
TIMEGRP fpga_0_DDR_CLK_FB = PIN "dcm_1/dcm_1/Using_Virtex.DCM_INST_pins<10>"
        BEL "dcm_1/dcm_1/rst_delay_2" BEL "dcm_1/dcm_1/rst_delay_1" BEL
        "dcm_1/dcm_1/rst_delay_0" BEL "dcm_1/dcm_1/rsti";
PIN vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM.A_pins<15> = BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM.A" PINNAME CLKA;
PIN
        vga_framebuffer/vga_framebuffer/TFT_IF_U5/TFT_CLK_OFDDR/FDDRRSE1/FF0_pins<1>
        = BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/TFT_CLK_OFDDR/FDDRRSE1/FF0"
        PINNAME CK;
PIN
        vga_framebuffer/vga_framebuffer/TFT_IF_U5/TFT_CLK_OFDDR/FDDRRSE1/FF1_pins<1>
        = BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/TFT_CLK_OFDDR/FDDRRSE1/FF1"
        PINNAME CK;
TIMEGRP vga_framebuffer_vga_framebuffer_CLKDV = BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/HSYNC_cs_FFd4" BEL
        "vga_framebuffer/vga_framebuffer/get_line_start_d1" BEL
        "vga_framebuffer/vga_framebuffer/FD_TFT_RST1" BEL
        "vga_framebuffer/vga_framebuffer/FD_TFT_RST2" BEL
        "vga_framebuffer/vga_framebuffer/FD_TFT_RST3" BEL
        "vga_framebuffer/vga_framebuffer/FD_TFT_RST4" BEL
        "vga_framebuffer/vga_framebuffer/FD_TFT_RST" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_fp_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_fp_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_fp_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_fp_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_5" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_6" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_7" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_8" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_9" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_10" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_5" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_5" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_6" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/HSYNC_cs_FFd3" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/HSYNC_cs_FFd1" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/HSYNC_cs_FFd2" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/HSYNC_cs_FFd5" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_tc2" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_fp_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_pix_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_p_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/h_bp_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/HSYNC_U2/vsync_rst" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_fp_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_fp_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_fp_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_fp_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_5" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_6" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_7" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_8" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_bp_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_bp_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_bp_cnt_2" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_bp_cnt_3" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_bp_cnt_4" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_p_cnt_0" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_p_cnt_1" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/VSYNC_cs_FFd3" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/VSYNC_cs_FFd1" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/VSYNC_cs_FFd2" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/VSYNC_cs_FFd4" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/VSYNC_cs_FFd5" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/clk_ce_neg" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/clk_ce_pos" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_fp_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_l_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_p_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/v_bp_cnt_tc" BEL
        "vga_framebuffer/vga_framebuffer/VSYNC_U3/clk_stb_d1" PIN
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/RGB_BRAM.A_pins<15>" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_0" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_1" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_2" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_3" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_4" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_5" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_6" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_7" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_8" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/BRAM_TFT_addr_9" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/B5" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/B4" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/B2" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/B1" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/B3" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/G5" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/G4" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/B0" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/G2" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/G1" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/G3" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/G0" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/R5" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/R3" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/R2" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/R4" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/R0" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/R1" BEL
        "vga_framebuffer/vga_framebuffer/RGB_BRAM_U4/tc" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_B5" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_B4" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_B3" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_B2" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_B1" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_B0" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_G5" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_G4" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_G3" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_G2" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_G1" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_G0" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_R5" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_R4" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_R3" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_R2" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_R1" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FD_R0" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FDRE_VSYNC" BEL
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/FDRE_HSYNC" PIN
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/TFT_CLK_OFDDR/FDDRRSE1/FF0_pins<1>"
        PIN
        "vga_framebuffer/vga_framebuffer/TFT_IF_U5/TFT_CLK_OFDDR/FDDRRSE1/FF1_pins<1>";
NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP/IBUFG" PERIOD = 81.38 ns HIGH 50%;
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" PERIOD = 30 ns
        HIGH 50%;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_RST1_path = FROM TIMEGRP "CPUS" THRU TIMEGRP "RST_GRP" TO TIMEGRP
        "FFS";
PATH "TS_RST1_path" TIG;
TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fpga_0_DDR_CLK_FB" 10 ns HIGH 50%;
TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP "dcm_1_dcm_1_CLK90_BUF"
        TS_fpga_0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%;
TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin
        HIGH 50%;
TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK90_BUF"
        TS_sys_clk_pin PHASE 2.5 ns HIGH 50%;
TS_vga_framebuffer_vga_framebuffer_CLKDV = PERIOD TIMEGRP
        "vga_framebuffer_vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CLK0_BUF * 4
        HIGH 50%;
PIN sys_rst_pin_pins<0> = BEL "sys_rst_pin" PINNAME PAD;
PIN opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1_pins<4> = BEL
        "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1" PINNAME D;
PIN "sys_rst_pin_pins<0>" TIG;
PIN "opb_intc_0/opb_intc_0/INTC_CORE_I/IRQ_GEN_I/Irq1_pins<4>" TIG;
SCHEMATIC END;
