-------------------------------------------------------------------------------
-- Title      : fdsd
-- Project    : 
-------------------------------------------------------------------------------
-- File       : test.vhd
-- Author     : item  <item@item-System>
-- Company    : 
-- Created    : 2019-04-24
-- Last update: 2019-04-24
-- Platform   : 
-- Standard   : VHDL'93/02
-------------------------------------------------------------------------------
-- Description: fdfdfsfsfs
-------------------------------------------------------------------------------
-- Copyright (c) 2019 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2019-04-24  1.0      item	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity test is

  generic (n: integer:=2
    );

  port (a : in std_logic
    );

end entity test;

-------------------------------------------------------------------------------

architecture str of test is

  -----------------------------------------------------------------------------
  -- Internal signal declarations
  -----------------------------------------------------------------------------

begin  -- architecture str

  -----------------------------------------------------------------------------
  -- Component instantiations
  -----------------------------------------------------------------------------

end architecture str;

-------------------------------------------------------------------------------
