

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat Apr 10 11:58:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      128|      128|  1.280 us|  1.280 us|  129|  129|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    1899|   1172|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    687|    -|
|Register         |        -|    -|     253|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2152|   2156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_8s_8s_8_1_1_U5             |mul_8s_8s_8_1_1             |        0|   0|    0|   41|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U1  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|  238|    0|
    |srem_32ns_28ns_8_36_seq_1_U2   |srem_32ns_28ns_8_36_seq_1   |        0|   0|  394|  238|    0|
    |udiv_16ns_8ns_16_20_seq_1_U4   |udiv_16ns_8ns_16_20_seq_1   |        0|   0|  202|  123|    0|
    |udiv_1ns_10ns_1_5_seq_1_U3     |udiv_1ns_10ns_1_5_seq_1     |        0|   0|  130|   63|    0|
    |urem_64s_11ns_8_68_seq_1_U6    |urem_64s_11ns_8_68_seq_1    |        0|   0|  779|  469|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0| 1899| 1172|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_100_p2   |         +|   0|  0|  39|          32|          31|
    |grp_fu_135_p1          |         +|   0|  0|  13|          10|          10|
    |grp_fu_82_p1           |         +|   0|  0|  39|          32|          10|
    |mul_ln24_fu_181_p0     |         +|   0|  0|  15|           8|           8|
    |mul_ln24_fu_181_p1     |         -|   0|  0|  15|           7|           8|
    |sub_ln23_fu_200_p2     |         -|   0|  0|  40|          33|          33|
    |icmp_ln21_1_fu_94_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_fu_115_p2    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln24_fu_158_p2    |      icmp|   0|  0|  11|           8|           2|
    |grp_fu_152_p10         |    select|   0|  0|   7|           1|           7|
    |grp_fu_216_p10         |    select|   0|  0|  10|           1|          10|
    |select_ln21_fu_110_p3  |    select|   0|  0|  32|           1|          32|
    |v_4_fu_226_p2          |       xor|   0|  0|   8|           8|           8|
    |xor_ln23_fu_187_p2     |       xor|   0|  0|  32|          32|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 297|         237|         194|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  687|        130|    1|        130|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  687|        130|    1|        130|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |add_ln21_1_reg_261   |   32|   0|   32|          0|
    |ap_CS_fsm            |  129|   0|  129|          0|
    |icmp_ln21_1_reg_256  |    1|   0|    1|          0|
    |icmp_ln24_reg_302    |    1|   0|    1|          0|
    |mul_ln24_reg_307     |    8|   0|    8|          0|
    |sdiv_ln21_reg_251    |   32|   0|   32|          0|
    |srem_ln25_reg_266    |    8|   0|    8|          0|
    |sub_ln23_reg_312     |   33|   0|   33|          0|
    |v_11_reg_271         |    8|   0|    8|          0|
    |v_9_reg_287          |    1|   0|    1|          0|
    +---------------------+-----+----+-----+-----------+
    |Total                |  253|   0|  253|          0|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   16|     ap_none|             p|        scalar|
|p_13       |   in|   32|     ap_none|          p_13|        scalar|
|p_15       |   in|   16|     ap_none|          p_15|        scalar|
|p_19       |   in|   32|     ap_none|          p_19|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 129
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_19" [dfg_199.c:7]   --->   Operation 130 'read' 'p_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_13" [dfg_199.c:7]   --->   Operation 131 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln21 = add i32 %p_13_read, i32 870" [dfg_199.c:21]   --->   Operation 132 'add' 'add_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [36/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 133 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [36/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 134 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 135 [35/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 135 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [35/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 136 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 137 [34/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 137 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [34/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 138 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 139 [33/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 139 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [33/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 140 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 141 [32/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 141 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [32/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 142 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 143 [31/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 143 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [31/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 144 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 145 [30/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 145 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [30/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 146 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 147 [29/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 147 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [29/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 148 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 149 [28/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 149 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [28/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 150 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 151 [27/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 151 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [27/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 152 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 153 [26/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 153 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [26/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 154 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 155 [25/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 155 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [25/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 156 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 157 [24/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 157 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [24/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 158 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 159 [23/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 159 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [23/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 160 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 161 [22/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 161 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [22/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 162 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 163 [21/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 163 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [21/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 164 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 165 [20/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 165 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [20/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 166 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 167 [19/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 167 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [19/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 168 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 169 [18/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 169 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [18/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 170 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 171 [17/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 171 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [17/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 172 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 173 [16/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 173 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [16/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 174 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 175 [15/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 175 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [15/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 176 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 177 [14/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 177 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [14/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 178 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 179 [13/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 179 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [13/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 180 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 181 [12/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 181 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [12/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 182 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 183 [11/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 183 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [11/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 184 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 185 [10/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 185 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [10/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 186 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 187 [9/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 187 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [9/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 188 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 189 [8/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 189 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [8/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 190 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 191 [7/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 191 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [7/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 192 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 193 [6/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 193 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 194 [6/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 194 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 195 [5/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 195 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 196 [5/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 196 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 197 [4/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 197 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 198 [4/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 198 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 199 [3/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 199 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 200 [3/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 200 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 201 [2/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 201 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [2/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 202 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.68>
ST_36 : Operation 203 [1/36] (4.13ns)   --->   "%sdiv_ln21 = sdiv i32 %p_19_read, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 203 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 204 [1/1] (2.47ns)   --->   "%icmp_ln21_1 = icmp_ult  i32 %sdiv_ln21, i32 3098917580" [dfg_199.c:21]   --->   Operation 204 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln21_1 = add i32 %sdiv_ln21, i32 1196049716" [dfg_199.c:21]   --->   Operation 205 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 206 [1/36] (4.13ns)   --->   "%srem_ln25 = srem i32 %p_13_read, i32 119070816" [dfg_199.c:25]   --->   Operation 206 'srem' 'srem_ln25' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.94>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%p_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_15" [dfg_199.c:7]   --->   Operation 207 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%v_11 = trunc i16 %p_15_read" [dfg_199.c:19]   --->   Operation 208 'trunc' 'v_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%select_ln21 = select i1 %icmp_ln21_1, i32 %sdiv_ln21, i32 %add_ln21_1" [dfg_199.c:21]   --->   Operation 209 'select' 'select_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 210 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln21 = icmp_eq  i32 %select_ln21, i32 0" [dfg_199.c:21]   --->   Operation 210 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %icmp_ln21" [dfg_199.c:22]   --->   Operation 211 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %v_11" [dfg_199.c:22]   --->   Operation 212 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (1.73ns)   --->   "%add_ln22 = add i10 %sext_ln22, i10 536" [dfg_199.c:22]   --->   Operation 213 'add' 'add_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 214 [5/5] (3.47ns)   --->   "%v_9 = udiv i10 %zext_ln22, i10 %add_ln22" [dfg_199.c:21]   --->   Operation 214 'udiv' 'v_9' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.47>
ST_38 : Operation 215 [4/5] (3.47ns)   --->   "%v_9 = udiv i10 %zext_ln22, i10 %add_ln22" [dfg_199.c:21]   --->   Operation 215 'udiv' 'v_9' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.47>
ST_39 : Operation 216 [3/5] (3.47ns)   --->   "%v_9 = udiv i10 %zext_ln22, i10 %add_ln22" [dfg_199.c:21]   --->   Operation 216 'udiv' 'v_9' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.47>
ST_40 : Operation 217 [2/5] (3.47ns)   --->   "%v_9 = udiv i10 %zext_ln22, i10 %add_ln22" [dfg_199.c:21]   --->   Operation 217 'udiv' 'v_9' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.47>
ST_41 : Operation 218 [1/5] (3.47ns)   --->   "%v_9 = udiv i10 %zext_ln22, i10 %add_ln22" [dfg_199.c:21]   --->   Operation 218 'udiv' 'v_9' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 1> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.08>
ST_42 : Operation 219 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p" [dfg_199.c:7]   --->   Operation 219 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i1 %v_9" [dfg_199.c:12]   --->   Operation 220 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 221 [1/1] (1.24ns)   --->   "%select_ln23 = select i1 %trunc_ln12, i16 100, i16 99" [dfg_199.c:23]   --->   Operation 221 'select' 'select_ln23' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 222 [20/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 222 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp_eq  i8 %v_11, i8 255" [dfg_199.c:24]   --->   Operation 223 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i8 %srem_ln25" [dfg_199.c:24]   --->   Operation 224 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i16 %p_read" [dfg_199.c:24]   --->   Operation 225 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (1.91ns)   --->   "%sub_ln25 = sub i8 65, i8 %v_11" [dfg_199.c:25]   --->   Operation 226 'sub' 'sub_ln25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 227 [1/1] (1.91ns)   --->   "%add_ln25 = add i8 %trunc_ln24, i8 %trunc_ln24_1" [dfg_199.c:25]   --->   Operation 227 'add' 'add_ln25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 228 [1/1] (4.17ns)   --->   "%mul_ln24 = mul i8 %add_ln25, i8 %sub_ln25" [dfg_199.c:24]   --->   Operation 228 'mul' 'mul_ln24' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.64>
ST_43 : Operation 229 [19/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 229 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.64>
ST_44 : Operation 230 [18/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 230 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.64>
ST_45 : Operation 231 [17/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 231 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.64>
ST_46 : Operation 232 [16/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 232 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.64>
ST_47 : Operation 233 [15/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 233 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.64>
ST_48 : Operation 234 [14/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 234 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.64>
ST_49 : Operation 235 [13/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 235 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.64>
ST_50 : Operation 236 [12/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 236 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.64>
ST_51 : Operation 237 [11/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 237 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.64>
ST_52 : Operation 238 [10/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 238 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.64>
ST_53 : Operation 239 [9/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 239 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.64>
ST_54 : Operation 240 [8/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 240 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.64>
ST_55 : Operation 241 [7/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 241 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.64>
ST_56 : Operation 242 [6/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 242 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.64>
ST_57 : Operation 243 [5/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 243 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.64>
ST_58 : Operation 244 [4/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 244 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.64>
ST_59 : Operation 245 [3/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 245 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.64>
ST_60 : Operation 246 [2/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 246 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.20>
ST_61 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%xor_ln23 = xor i32 %p_19_read, i32 4294967295" [dfg_199.c:23]   --->   Operation 247 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%sext_ln23 = sext i32 %xor_ln23" [dfg_199.c:23]   --->   Operation 248 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 249 [1/20] (3.64ns)   --->   "%udiv_ln23 = udiv i16 %p_read, i16 %select_ln23" [dfg_199.c:23]   --->   Operation 249 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%zext_ln23 = zext i16 %udiv_ln23" [dfg_199.c:23]   --->   Operation 250 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 251 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln23 = sub i33 %sext_ln23, i33 %zext_ln23" [dfg_199.c:23]   --->   Operation 251 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.76>
ST_62 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i33 %sub_ln23" [dfg_199.c:24]   --->   Operation 252 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 253 [1/1] (0.69ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i64 826, i64 825" [dfg_199.c:23]   --->   Operation 253 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 254 [68/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 254 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 255 [67/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 255 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 256 [66/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 256 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 257 [65/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 257 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 258 [64/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 258 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 259 [63/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 259 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 260 [62/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 260 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 261 [61/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 261 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 262 [60/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 262 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 263 [59/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 263 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 264 [58/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 264 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 265 [57/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 265 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 266 [56/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 266 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 267 [55/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 267 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 268 [54/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 268 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 269 [53/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 269 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 270 [52/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 270 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 271 [51/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 271 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 272 [50/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 272 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 273 [49/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 273 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 274 [48/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 274 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 275 [47/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 275 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 276 [46/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 276 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 277 [45/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 277 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 278 [44/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 278 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 279 [43/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 279 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 280 [42/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 280 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 281 [41/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 281 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 282 [40/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 282 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 283 [39/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 283 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 284 [38/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 284 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 285 [37/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 285 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 286 [36/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 286 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 287 [35/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 287 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 288 [34/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 288 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 289 [33/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 289 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 290 [32/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 290 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 291 [31/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 291 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 292 [30/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 292 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 293 [29/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 293 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 294 [28/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 294 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 295 [27/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 295 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 296 [26/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 296 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 297 [25/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 297 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 298 [24/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 298 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 299 [23/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 299 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 300 [22/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 300 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 301 [21/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 301 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 302 [20/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 302 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 303 [19/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 303 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 304 [18/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 304 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 305 [17/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 305 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 306 [16/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 306 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 307 [15/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 307 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 308 [14/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 308 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 309 [13/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 309 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 310 [12/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 310 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 311 [11/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 311 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 312 [10/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 312 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 313 [9/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 313 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 314 [8/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 314 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 315 [7/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 315 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 316 [6/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 316 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 317 [5/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 317 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 318 [4/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 318 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 319 [3/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 319 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 320 [2/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 320 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.06>
ST_129 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 322 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 322 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 323 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p"   --->   Operation 323 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 327 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15"   --->   Operation 327 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 329 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19"   --->   Operation 329 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 331 [1/68] (5.07ns)   --->   "%urem_ln23 = urem i64 %sext_ln24, i64 %select_ln23_1" [dfg_199.c:23]   --->   Operation 331 'urem' 'urem_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i8 %urem_ln23" [dfg_199.c:24]   --->   Operation 332 'trunc' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 333 [1/1] (0.99ns)   --->   "%v_4 = xor i8 %mul_ln24, i8 %trunc_ln24_2" [dfg_199.c:23]   --->   Operation 333 'xor' 'v_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %v_4" [dfg_199.c:28]   --->   Operation 334 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln29 = ret i64 %zext_ln28" [dfg_199.c:29]   --->   Operation 335 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_19_read         (read         ) [ 0011111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
p_13_read         (read         ) [ 0011111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21          (add          ) [ 0011111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln21         (sdiv         ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21_1       (icmp         ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21_1        (add          ) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln25         (srem         ) [ 0000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_15_read         (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_11              (trunc        ) [ 0000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln21       (select       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21         (icmp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22         (zext         ) [ 0000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln22         (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln22          (add          ) [ 0000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_9               (udiv         ) [ 0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read         ) [ 0000000000000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln12        (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln23       (select       ) [ 0000000000000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln24         (icmp         ) [ 0000000000000000000000000000000000000000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24        (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_1      (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25          (sub          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25          (add          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24          (mul          ) [ 0000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln23          (xor          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln23         (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln23         (udiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23         (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln23          (sub          ) [ 0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
sext_ln24         (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111]
select_ln23_1     (select       ) [ 0000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln23         (urem         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_2      (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_4               (xor          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28         (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29          (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_19_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_19_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_13_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_15_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_15_read/37 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/42 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln21_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="11" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln21/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="28" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln25/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln21_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/36 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln21_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/36 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v_11_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_11/37 "/>
</bind>
</comp>

<comp id="110" class="1004" name="select_ln21_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/37 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln21_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/37 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln22_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/37 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln22_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/37 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln22_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="10" slack="0"/>
<pin id="132" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/37 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="v_9/37 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln12_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/42 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln23_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/42 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln23/42 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="5"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/42 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln24_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="6"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/42 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln24_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/42 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub_ln25_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="5"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/42 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/42 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln24_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="87"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/42 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="60"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/61 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln23_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/61 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln23_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/61 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln23_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/61 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln24_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="33" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/62 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln23_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="20"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/62 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln23/62 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln24_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/129 "/>
</bind>
</comp>

<comp id="226" class="1004" name="v_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="87"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="v_4/129 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln28_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/129 "/>
</bind>
</comp>

<comp id="235" class="1005" name="p_19_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_19_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_13_read_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_13_read "/>
</bind>
</comp>

<comp id="246" class="1005" name="add_ln21_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="251" class="1005" name="sdiv_ln21_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln21 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln21_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln21_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="srem_ln25_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="6"/>
<pin id="268" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="srem_ln25 "/>
</bind>
</comp>

<comp id="271" class="1005" name="v_11_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="5"/>
<pin id="273" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="v_11 "/>
</bind>
</comp>

<comp id="277" class="1005" name="zext_ln22_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="282" class="1005" name="add_ln22_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="1"/>
<pin id="284" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="287" class="1005" name="v_9_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="v_9 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="select_ln23_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln24_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="20"/>
<pin id="304" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="307" class="1005" name="mul_ln24_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="87"/>
<pin id="309" dir="1" index="1" bw="8" slack="87"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="312" class="1005" name="sub_ln23_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="33" slack="1"/>
<pin id="314" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="317" class="1005" name="sext_ln24_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

<comp id="322" class="1005" name="select_ln23_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="76" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="58" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="82" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="82" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="64" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="119"><net_src comp="110" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="106" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="70" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="70" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="170" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="152" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="52" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="244"><net_src comp="58" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="249"><net_src comp="76" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="254"><net_src comp="82" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="259"><net_src comp="94" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="264"><net_src comp="100" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="269"><net_src comp="88" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="274"><net_src comp="106" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="280"><net_src comp="121" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="285"><net_src comp="129" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="290"><net_src comp="135" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="295"><net_src comp="70" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="300"><net_src comp="144" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="305"><net_src comp="158" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="310"><net_src comp="181" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="315"><net_src comp="200" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="320"><net_src comp="206" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="325"><net_src comp="209" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {42 }
	Port: fn1 : p_13 | {1 }
	Port: fn1 : p_15 | {37 }
	Port: fn1 : p_19 | {1 }
  - Chain level:
	State 1
		sdiv_ln21 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		icmp_ln21_1 : 1
		add_ln21_1 : 1
	State 37
		icmp_ln21 : 1
		zext_ln22 : 2
		sext_ln22 : 1
		add_ln22 : 2
		v_9 : 3
	State 38
	State 39
	State 40
	State 41
	State 42
		select_ln23 : 1
		udiv_ln23 : 2
		add_ln25 : 1
		mul_ln24 : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		zext_ln23 : 1
		sub_ln23 : 2
	State 62
		urem_ln23 : 1
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
		trunc_ln24_2 : 1
		v_4 : 2
		zext_ln28 : 2
		ret_ln29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_216      |    0    |   779   |   469   |
|----------|----------------------|---------|---------|---------|
|   sdiv   |       grp_fu_82      |    0    |   394   |   238   |
|----------|----------------------|---------|---------|---------|
|   srem   |       grp_fu_88      |    0    |   394   |   238   |
|----------|----------------------|---------|---------|---------|
|   udiv   |      grp_fu_135      |    0    |   130   |    63   |
|          |      grp_fu_152      |    0    |   202   |   123   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln21_fu_110  |    0    |    0    |    32   |
|  select  |  select_ln23_fu_144  |    0    |    0    |    16   |
|          | select_ln23_1_fu_209 |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln21_fu_76    |    0    |    0    |    39   |
|    add   |   add_ln21_1_fu_100  |    0    |    0    |    39   |
|          |    add_ln22_fu_129   |    0    |    0    |    13   |
|          |    add_ln25_fu_175   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln25_fu_170   |    0    |    0    |    15   |
|          |    sub_ln23_fu_200   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln21_1_fu_94  |    0    |    0    |    18   |
|   icmp   |   icmp_ln21_fu_115   |    0    |    0    |    18   |
|          |   icmp_ln24_fu_158   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln24_fu_181   |    0    |    0    |    41   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln23_fu_187   |    0    |    0    |    32   |
|          |      v_4_fu_226      |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          | p_19_read_read_fu_52 |    0    |    0    |    0    |
|   read   | p_13_read_read_fu_58 |    0    |    0    |    0    |
|          | p_15_read_read_fu_64 |    0    |    0    |    0    |
|          |   p_read_read_fu_70  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      v_11_fu_106     |    0    |    0    |    0    |
|          |   trunc_ln12_fu_141  |    0    |    0    |    0    |
|   trunc  |   trunc_ln24_fu_163  |    0    |    0    |    0    |
|          |  trunc_ln24_1_fu_166 |    0    |    0    |    0    |
|          |  trunc_ln24_2_fu_222 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln22_fu_121   |    0    |    0    |    0    |
|   zext   |   zext_ln23_fu_196   |    0    |    0    |    0    |
|          |   zext_ln28_fu_231   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln22_fu_125   |    0    |    0    |    0    |
|   sext   |   sext_ln23_fu_192   |    0    |    0    |    0    |
|          |   sext_ln24_fu_206   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   1899  |   1531  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln21_1_reg_261 |   32   |
|   add_ln21_reg_246  |   32   |
|   add_ln22_reg_282  |   10   |
| icmp_ln21_1_reg_256 |    1   |
|  icmp_ln24_reg_302  |    1   |
|   mul_ln24_reg_307  |    8   |
|  p_13_read_reg_241  |   32   |
|  p_19_read_reg_235  |   32   |
|    p_read_reg_292   |   16   |
|  sdiv_ln21_reg_251  |   32   |
|select_ln23_1_reg_322|   64   |
| select_ln23_reg_297 |   16   |
|  sext_ln24_reg_317  |   64   |
|  srem_ln25_reg_266  |    8   |
|   sub_ln23_reg_312  |   33   |
|     v_11_reg_271    |    8   |
|     v_9_reg_287     |    1   |
|  zext_ln22_reg_277  |   10   |
+---------------------+--------+
|        Total        |   400  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_82 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_88 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_135 |  p0  |   2  |   1  |    2   ||    9    |
| grp_fu_135 |  p1  |   2  |  10  |   20   ||    9    |
| grp_fu_152 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_152 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_216 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_216 |  p1  |   2  |  11  |   22   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   412  ||  14.292 ||    81   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1899  |  1531  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  2299  |  1612  |
+-----------+--------+--------+--------+--------+
