
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088e4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08008b1c  08008b1c  00009b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008c1c  08008c1c  00009c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008c24  08008c24  00009c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008c28  08008c28  00009c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000009  20000000  08008c2c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000624  2000000c  08008c35  0000a00c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000630  08008c35  0000a630  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000a009  2**0
                  CONTENTS, READONLY
 10 .debug_info   000176e1  00000000  00000000  0000a03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002cf6  00000000  00000000  00021720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001250  00000000  00000000  00024418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e13  00000000  00000000  00025668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00003770  00000000  00000000  0002647b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000169c8  00000000  00000000  00029beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159cd9  00000000  00000000  000405b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0019a28c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004e24  00000000  00000000  0019a2d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005b  00000000  00000000  0019f0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	08008b04 	.word	0x08008b04

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	08008b04 	.word	0x08008b04

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000288:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028c:	f000 b97e 	b.w	800058c <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	460c      	mov	r4, r1
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d14d      	bne.n	8000350 <__udivmoddi4+0xa8>
 80002b4:	428a      	cmp	r2, r1
 80002b6:	460f      	mov	r7, r1
 80002b8:	4684      	mov	ip, r0
 80002ba:	4696      	mov	lr, r2
 80002bc:	fab2 f382 	clz	r3, r2
 80002c0:	d960      	bls.n	8000384 <__udivmoddi4+0xdc>
 80002c2:	b14b      	cbz	r3, 80002d8 <__udivmoddi4+0x30>
 80002c4:	fa02 fe03 	lsl.w	lr, r2, r3
 80002c8:	f1c3 0220 	rsb	r2, r3, #32
 80002cc:	409f      	lsls	r7, r3
 80002ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80002d2:	fa20 f202 	lsr.w	r2, r0, r2
 80002d6:	4317      	orrs	r7, r2
 80002d8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002dc:	fa1f f48e 	uxth.w	r4, lr
 80002e0:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80002e4:	fbb7 f1f6 	udiv	r1, r7, r6
 80002e8:	fb06 7711 	mls	r7, r6, r1, r7
 80002ec:	fb01 f004 	mul.w	r0, r1, r4
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	4290      	cmp	r0, r2
 80002f6:	d908      	bls.n	800030a <__udivmoddi4+0x62>
 80002f8:	eb1e 0202 	adds.w	r2, lr, r2
 80002fc:	f101 37ff 	add.w	r7, r1, #4294967295	@ 0xffffffff
 8000300:	d202      	bcs.n	8000308 <__udivmoddi4+0x60>
 8000302:	4290      	cmp	r0, r2
 8000304:	f200 812d 	bhi.w	8000562 <__udivmoddi4+0x2ba>
 8000308:	4639      	mov	r1, r7
 800030a:	1a12      	subs	r2, r2, r0
 800030c:	fa1f fc8c 	uxth.w	ip, ip
 8000310:	fbb2 f0f6 	udiv	r0, r2, r6
 8000314:	fb06 2210 	mls	r2, r6, r0, r2
 8000318:	fb00 f404 	mul.w	r4, r0, r4
 800031c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000320:	4564      	cmp	r4, ip
 8000322:	d908      	bls.n	8000336 <__udivmoddi4+0x8e>
 8000324:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000328:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800032c:	d202      	bcs.n	8000334 <__udivmoddi4+0x8c>
 800032e:	4564      	cmp	r4, ip
 8000330:	f200 811a 	bhi.w	8000568 <__udivmoddi4+0x2c0>
 8000334:	4610      	mov	r0, r2
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	ebac 0c04 	sub.w	ip, ip, r4
 800033e:	2100      	movs	r1, #0
 8000340:	b125      	cbz	r5, 800034c <__udivmoddi4+0xa4>
 8000342:	fa2c f303 	lsr.w	r3, ip, r3
 8000346:	2200      	movs	r2, #0
 8000348:	e9c5 3200 	strd	r3, r2, [r5]
 800034c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000350:	428b      	cmp	r3, r1
 8000352:	d905      	bls.n	8000360 <__udivmoddi4+0xb8>
 8000354:	b10d      	cbz	r5, 800035a <__udivmoddi4+0xb2>
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	2100      	movs	r1, #0
 800035c:	4608      	mov	r0, r1
 800035e:	e7f5      	b.n	800034c <__udivmoddi4+0xa4>
 8000360:	fab3 f183 	clz	r1, r3
 8000364:	2900      	cmp	r1, #0
 8000366:	d14d      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000368:	42a3      	cmp	r3, r4
 800036a:	f0c0 80f2 	bcc.w	8000552 <__udivmoddi4+0x2aa>
 800036e:	4290      	cmp	r0, r2
 8000370:	f080 80ef 	bcs.w	8000552 <__udivmoddi4+0x2aa>
 8000374:	4606      	mov	r6, r0
 8000376:	4623      	mov	r3, r4
 8000378:	4608      	mov	r0, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0e6      	beq.n	800034c <__udivmoddi4+0xa4>
 800037e:	e9c5 6300 	strd	r6, r3, [r5]
 8000382:	e7e3      	b.n	800034c <__udivmoddi4+0xa4>
 8000384:	2b00      	cmp	r3, #0
 8000386:	f040 80a2 	bne.w	80004ce <__udivmoddi4+0x226>
 800038a:	1a8a      	subs	r2, r1, r2
 800038c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000390:	fa1f f68e 	uxth.w	r6, lr
 8000394:	2101      	movs	r1, #1
 8000396:	fbb2 f4f7 	udiv	r4, r2, r7
 800039a:	fb07 2014 	mls	r0, r7, r4, r2
 800039e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003a2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003a6:	fb06 f004 	mul.w	r0, r6, r4
 80003aa:	4290      	cmp	r0, r2
 80003ac:	d90f      	bls.n	80003ce <__udivmoddi4+0x126>
 80003ae:	eb1e 0202 	adds.w	r2, lr, r2
 80003b2:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	4290      	cmp	r0, r2
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80c8 	beq.w	800055c <__udivmoddi4+0x2b4>
 80003cc:	4644      	mov	r4, r8
 80003ce:	1a12      	subs	r2, r2, r0
 80003d0:	fa1f fc8c 	uxth.w	ip, ip
 80003d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80003d8:	fb07 2210 	mls	r2, r7, r0, r2
 80003dc:	fb00 f606 	mul.w	r6, r0, r6
 80003e0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003e4:	4566      	cmp	r6, ip
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x152>
 80003e8:	eb1e 0c0c 	adds.w	ip, lr, ip
 80003ec:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003f0:	d202      	bcs.n	80003f8 <__udivmoddi4+0x150>
 80003f2:	4566      	cmp	r6, ip
 80003f4:	f200 80bb 	bhi.w	800056e <__udivmoddi4+0x2c6>
 80003f8:	4610      	mov	r0, r2
 80003fa:	ebac 0c06 	sub.w	ip, ip, r6
 80003fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa04 fe01 	lsl.w	lr, r4, r1
 800040e:	fa22 f706 	lsr.w	r7, r2, r6
 8000412:	fa20 fc06 	lsr.w	ip, r0, r6
 8000416:	40f4      	lsrs	r4, r6
 8000418:	408a      	lsls	r2, r1
 800041a:	431f      	orrs	r7, r3
 800041c:	ea4e 030c 	orr.w	r3, lr, ip
 8000420:	fa00 fe01 	lsl.w	lr, r0, r1
 8000424:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000428:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800042c:	fa1f fc87 	uxth.w	ip, r7
 8000430:	fbb4 f0f8 	udiv	r0, r4, r8
 8000434:	fb08 4410 	mls	r4, r8, r0, r4
 8000438:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800043c:	fb00 f90c 	mul.w	r9, r0, ip
 8000440:	45a1      	cmp	r9, r4
 8000442:	d90e      	bls.n	8000462 <__udivmoddi4+0x1ba>
 8000444:	193c      	adds	r4, r7, r4
 8000446:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800044a:	bf2c      	ite	cs
 800044c:	f04f 0b01 	movcs.w	fp, #1
 8000450:	f04f 0b00 	movcc.w	fp, #0
 8000454:	45a1      	cmp	r9, r4
 8000456:	d903      	bls.n	8000460 <__udivmoddi4+0x1b8>
 8000458:	f1bb 0f00 	cmp.w	fp, #0
 800045c:	f000 8093 	beq.w	8000586 <__udivmoddi4+0x2de>
 8000460:	4650      	mov	r0, sl
 8000462:	eba4 0409 	sub.w	r4, r4, r9
 8000466:	fa1f f983 	uxth.w	r9, r3
 800046a:	fbb4 f3f8 	udiv	r3, r4, r8
 800046e:	fb08 4413 	mls	r4, r8, r3, r4
 8000472:	fb03 fc0c 	mul.w	ip, r3, ip
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	45a4      	cmp	ip, r4
 800047c:	d906      	bls.n	800048c <__udivmoddi4+0x1e4>
 800047e:	193c      	adds	r4, r7, r4
 8000480:	f103 38ff 	add.w	r8, r3, #4294967295	@ 0xffffffff
 8000484:	d201      	bcs.n	800048a <__udivmoddi4+0x1e2>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d87a      	bhi.n	8000580 <__udivmoddi4+0x2d8>
 800048a:	4643      	mov	r3, r8
 800048c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000490:	eba4 040c 	sub.w	r4, r4, ip
 8000494:	fba0 9802 	umull	r9, r8, r0, r2
 8000498:	4544      	cmp	r4, r8
 800049a:	46cc      	mov	ip, r9
 800049c:	4643      	mov	r3, r8
 800049e:	d302      	bcc.n	80004a6 <__udivmoddi4+0x1fe>
 80004a0:	d106      	bne.n	80004b0 <__udivmoddi4+0x208>
 80004a2:	45ce      	cmp	lr, r9
 80004a4:	d204      	bcs.n	80004b0 <__udivmoddi4+0x208>
 80004a6:	3801      	subs	r0, #1
 80004a8:	ebb9 0c02 	subs.w	ip, r9, r2
 80004ac:	eb68 0307 	sbc.w	r3, r8, r7
 80004b0:	b15d      	cbz	r5, 80004ca <__udivmoddi4+0x222>
 80004b2:	ebbe 020c 	subs.w	r2, lr, ip
 80004b6:	eb64 0403 	sbc.w	r4, r4, r3
 80004ba:	fa04 f606 	lsl.w	r6, r4, r6
 80004be:	fa22 f301 	lsr.w	r3, r2, r1
 80004c2:	40cc      	lsrs	r4, r1
 80004c4:	431e      	orrs	r6, r3
 80004c6:	e9c5 6400 	strd	r6, r4, [r5]
 80004ca:	2100      	movs	r1, #0
 80004cc:	e73e      	b.n	800034c <__udivmoddi4+0xa4>
 80004ce:	fa02 fe03 	lsl.w	lr, r2, r3
 80004d2:	f1c3 0120 	rsb	r1, r3, #32
 80004d6:	fa04 f203 	lsl.w	r2, r4, r3
 80004da:	fa00 fc03 	lsl.w	ip, r0, r3
 80004de:	40cc      	lsrs	r4, r1
 80004e0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80004e4:	fa20 f101 	lsr.w	r1, r0, r1
 80004e8:	fa1f f68e 	uxth.w	r6, lr
 80004ec:	fbb4 f0f7 	udiv	r0, r4, r7
 80004f0:	430a      	orrs	r2, r1
 80004f2:	fb07 4410 	mls	r4, r7, r0, r4
 80004f6:	0c11      	lsrs	r1, r2, #16
 80004f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80004fc:	fb00 f406 	mul.w	r4, r0, r6
 8000500:	428c      	cmp	r4, r1
 8000502:	d90e      	bls.n	8000522 <__udivmoddi4+0x27a>
 8000504:	eb1e 0101 	adds.w	r1, lr, r1
 8000508:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 800050c:	bf2c      	ite	cs
 800050e:	f04f 0901 	movcs.w	r9, #1
 8000512:	f04f 0900 	movcc.w	r9, #0
 8000516:	428c      	cmp	r4, r1
 8000518:	d902      	bls.n	8000520 <__udivmoddi4+0x278>
 800051a:	f1b9 0f00 	cmp.w	r9, #0
 800051e:	d02c      	beq.n	800057a <__udivmoddi4+0x2d2>
 8000520:	4640      	mov	r0, r8
 8000522:	1b09      	subs	r1, r1, r4
 8000524:	b292      	uxth	r2, r2
 8000526:	fbb1 f4f7 	udiv	r4, r1, r7
 800052a:	fb07 1114 	mls	r1, r7, r4, r1
 800052e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000532:	fb04 f106 	mul.w	r1, r4, r6
 8000536:	4291      	cmp	r1, r2
 8000538:	d907      	bls.n	800054a <__udivmoddi4+0x2a2>
 800053a:	eb1e 0202 	adds.w	r2, lr, r2
 800053e:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 8000542:	d201      	bcs.n	8000548 <__udivmoddi4+0x2a0>
 8000544:	4291      	cmp	r1, r2
 8000546:	d815      	bhi.n	8000574 <__udivmoddi4+0x2cc>
 8000548:	4644      	mov	r4, r8
 800054a:	1a52      	subs	r2, r2, r1
 800054c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000550:	e721      	b.n	8000396 <__udivmoddi4+0xee>
 8000552:	1a86      	subs	r6, r0, r2
 8000554:	eb64 0303 	sbc.w	r3, r4, r3
 8000558:	2001      	movs	r0, #1
 800055a:	e70e      	b.n	800037a <__udivmoddi4+0xd2>
 800055c:	3c02      	subs	r4, #2
 800055e:	4472      	add	r2, lr
 8000560:	e735      	b.n	80003ce <__udivmoddi4+0x126>
 8000562:	3902      	subs	r1, #2
 8000564:	4472      	add	r2, lr
 8000566:	e6d0      	b.n	800030a <__udivmoddi4+0x62>
 8000568:	44f4      	add	ip, lr
 800056a:	3802      	subs	r0, #2
 800056c:	e6e3      	b.n	8000336 <__udivmoddi4+0x8e>
 800056e:	44f4      	add	ip, lr
 8000570:	3802      	subs	r0, #2
 8000572:	e742      	b.n	80003fa <__udivmoddi4+0x152>
 8000574:	3c02      	subs	r4, #2
 8000576:	4472      	add	r2, lr
 8000578:	e7e7      	b.n	800054a <__udivmoddi4+0x2a2>
 800057a:	3802      	subs	r0, #2
 800057c:	4471      	add	r1, lr
 800057e:	e7d0      	b.n	8000522 <__udivmoddi4+0x27a>
 8000580:	3b02      	subs	r3, #2
 8000582:	443c      	add	r4, r7
 8000584:	e782      	b.n	800048c <__udivmoddi4+0x1e4>
 8000586:	3802      	subs	r0, #2
 8000588:	443c      	add	r4, r7
 800058a:	e76a      	b.n	8000462 <__udivmoddi4+0x1ba>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 8000598:	4b0a      	ldr	r3, [pc, #40]	@ (80005c4 <LL_AHB2_GRP1_EnableClock+0x34>)
 800059a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800059e:	4909      	ldr	r1, [pc, #36]	@ (80005c4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	4313      	orrs	r3, r2
 80005a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80005aa:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4013      	ands	r3, r2
 80005b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005b4:	68fb      	ldr	r3, [r7, #12]
}
 80005b6:	bf00      	nop
 80005b8:	3714      	adds	r7, #20
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	46020c00 	.word	0x46020c00

080005c8 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80005d0:	4b0a      	ldr	r3, [pc, #40]	@ (80005fc <LL_APB1_GRP2_EnableClock+0x34>)
 80005d2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80005d6:	4909      	ldr	r1, [pc, #36]	@ (80005fc <LL_APB1_GRP2_EnableClock+0x34>)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	4313      	orrs	r3, r2
 80005dc:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <LL_APB1_GRP2_EnableClock+0x34>)
 80005e2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4013      	ands	r3, r2
 80005ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005ec:	68fb      	ldr	r3, [r7, #12]
}
 80005ee:	bf00      	nop
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	46020c00 	.word	0x46020c00

08000600 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000604:	f000 fc7a 	bl	8000efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000608:	f000 f824 	bl	8000654 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 800060c:	f000 f886 	bl	800071c <SystemPower_Config>
  /* USER CODE END SysInit */


//test test
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f99e 	bl	8000950 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000614:	f000 f890 	bl	8000738 <MX_ADC1_Init>
  MX_ICACHE_Init();
 8000618:	f000 f8d2 	bl	80007c0 <MX_ICACHE_Init>
  MX_UCPD1_Init();
 800061c:	f000 f8e4 	bl	80007e8 <MX_UCPD1_Init>
  MX_USART1_UART_Init();
 8000620:	f000 f918 	bl	8000854 <MX_USART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000624:	f000 f962 	bl	80008ec <MX_USB_OTG_FS_PCD_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000628:	2201      	movs	r2, #1
 800062a:	2120      	movs	r1, #32
 800062c:	4808      	ldr	r0, [pc, #32]	@ (8000650 <main+0x50>)
 800062e:	f001 fc83 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000632:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000636:	f000 fd27 	bl	8001088 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2120      	movs	r1, #32
 800063e:	4804      	ldr	r0, [pc, #16]	@ (8000650 <main+0x50>)
 8000640:	f001 fc7a 	bl	8001f38 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000644:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000648:	f000 fd1e 	bl	8001088 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800064c:	bf00      	nop
 800064e:	e7eb      	b.n	8000628 <main+0x28>
 8000650:	42020400 	.word	0x42020400

08000654 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b09e      	sub	sp, #120	@ 0x78
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0318 	add.w	r3, r7, #24
 800065e:	2260      	movs	r2, #96	@ 0x60
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f008 fa21 	bl	8008aaa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	463b      	mov	r3, r7
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	60da      	str	r2, [r3, #12]
 8000674:	611a      	str	r2, [r3, #16]
 8000676:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000678:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800067c:	f002 fd1c 	bl	80030b8 <HAL_PWREx_ControlVoltageScaling>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000686:	f000 fa19 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI;
 800068a:	2332      	movs	r3, #50	@ 0x32
 800068c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000692:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000694:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000698:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069a:	2310      	movs	r3, #16
 800069c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800069e:	2301      	movs	r3, #1
 80006a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006a2:	2310      	movs	r3, #16
 80006a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80006a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	2302      	movs	r3, #2
 80006ae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006b0:	2301      	movs	r3, #1
 80006b2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 80006bc:	2350      	movs	r3, #80	@ 0x50
 80006be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006c4:	2302      	movs	r3, #2
 80006c6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d4:	f107 0318 	add.w	r3, r7, #24
 80006d8:	4618      	mov	r0, r3
 80006da:	f002 fdf9 	bl	80032d0 <HAL_RCC_OscConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e4:	f000 f9ea 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
 80006e8:	231f      	movs	r3, #31
 80006ea:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ec:	2303      	movs	r3, #3
 80006ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000700:	463b      	mov	r3, r7
 8000702:	2104      	movs	r1, #4
 8000704:	4618      	mov	r0, r3
 8000706:	f003 fcbf 	bl	8004088 <HAL_RCC_ClockConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000710:	f000 f9d4 	bl	8000abc <Error_Handler>
  }
}
 8000714:	bf00      	nop
 8000716:	3778      	adds	r7, #120	@ 0x78
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <SystemPower_Config>:
/**
 * @brief Power Configuration
 * @retval None
 */
static void SystemPower_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000720:	f002 fdb6 	bl	8003290 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000724:	2002      	movs	r0, #2
 8000726:	f002 fd53 	bl	80031d0 <HAL_PWREx_ConfigSupply>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000730:	f000 f9c4 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN PWR */
  /* USER CODE END PWR */
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}

08000738 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 800073c:	4b1e      	ldr	r3, [pc, #120]	@ (80007b8 <MX_ADC1_Init+0x80>)
 800073e:	4a1f      	ldr	r2, [pc, #124]	@ (80007bc <MX_ADC1_Init+0x84>)
 8000740:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000742:	4b1d      	ldr	r3, [pc, #116]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000744:	2200      	movs	r2, #0
 8000746:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8000748:	4b1b      	ldr	r3, [pc, #108]	@ (80007b8 <MX_ADC1_Init+0x80>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 800074e:	4b1a      	ldr	r3, [pc, #104]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000750:	2200      	movs	r2, #0
 8000752:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000754:	4b18      	ldr	r3, [pc, #96]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800075a:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <MX_ADC1_Init+0x80>)
 800075c:	2204      	movs	r2, #4
 800075e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000760:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000762:	2200      	movs	r2, #0
 8000764:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000766:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 1;
 800076e:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000770:	2201      	movs	r2, #1
 8000772:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000774:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000776:	2200      	movs	r2, #0
 8000778:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800077c:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_ADC1_Init+0x80>)
 800077e:	2200      	movs	r2, #0
 8000780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000786:	2200      	movs	r2, #0
 8000788:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_ADC1_Init+0x80>)
 800078c:	2200      	movs	r2, #0
 800078e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000792:	2200      	movs	r2, #0
 8000794:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_ADC1_Init+0x80>)
 8000798:	2200      	movs	r2, #0
 800079a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <MX_ADC1_Init+0x80>)
 800079e:	2200      	movs	r2, #0
 80007a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a4:	4804      	ldr	r0, [pc, #16]	@ (80007b8 <MX_ADC1_Init+0x80>)
 80007a6:	f000 fd91 	bl	80012cc <HAL_ADC_Init>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80007b0:	f000 f984 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20000028 	.word	0x20000028
 80007bc:	42028000 	.word	0x42028000

080007c0 <MX_ICACHE_Init>:
 * @brief ICACHE Initialization Function
 * @param None
 * @retval None
 */
static void MX_ICACHE_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
   */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80007c4:	2000      	movs	r0, #0
 80007c6:	f001 fbcf 	bl	8001f68 <HAL_ICACHE_ConfigAssociativityMode>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80007d0:	f000 f974 	bl	8000abc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80007d4:	f001 fbe8 	bl	8001fa8 <HAL_ICACHE_Enable>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80007de:	f000 f96d 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */
}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <MX_UCPD1_Init>:
 * @brief UCPD1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UCPD1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	463b      	mov	r3, r7
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
 80007fc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 80007fe:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8000802:	f7ff fee1 	bl	80005c8 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000806:	2002      	movs	r0, #2
 8000808:	f7ff fec2 	bl	8000590 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800080c:	2001      	movs	r0, #1
 800080e:	f7ff febf 	bl	8000590 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA15 (JTDI)   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8000812:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000816:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000818:	2303      	movs	r3, #3
 800081a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800081c:	2300      	movs	r3, #0
 800081e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000820:	463b      	mov	r3, r7
 8000822:	4619      	mov	r1, r3
 8000824:	4809      	ldr	r0, [pc, #36]	@ (800084c <MX_UCPD1_Init+0x64>)
 8000826:	f007 faf6 	bl	8007e16 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800082a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800082e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000830:	2303      	movs	r3, #3
 8000832:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000834:	2300      	movs	r3, #0
 8000836:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000838:	463b      	mov	r3, r7
 800083a:	4619      	mov	r1, r3
 800083c:	4804      	ldr	r0, [pc, #16]	@ (8000850 <MX_UCPD1_Init+0x68>)
 800083e:	f007 faea 	bl	8007e16 <LL_GPIO_Init>

  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */
}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	42020400 	.word	0x42020400
 8000850:	42020000 	.word	0x42020000

08000854 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000858:	4b22      	ldr	r3, [pc, #136]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 800085a:	4a23      	ldr	r2, [pc, #140]	@ (80008e8 <MX_USART1_UART_Init+0x94>)
 800085c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800085e:	4b21      	ldr	r3, [pc, #132]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000860:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000864:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000866:	4b1f      	ldr	r3, [pc, #124]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800086c:	4b1d      	ldr	r3, [pc, #116]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000878:	4b1a      	ldr	r3, [pc, #104]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 800087a:	220c      	movs	r2, #12
 800087c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087e:	4b19      	ldr	r3, [pc, #100]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000884:	4b17      	ldr	r3, [pc, #92]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800088a:	4b16      	ldr	r3, [pc, #88]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000890:	4b14      	ldr	r3, [pc, #80]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000896:	4b13      	ldr	r3, [pc, #76]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 8000898:	2200      	movs	r2, #0
 800089a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800089c:	4811      	ldr	r0, [pc, #68]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 800089e:	f006 fc5b 	bl	8007158 <HAL_UART_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80008a8:	f000 f908 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ac:	2100      	movs	r1, #0
 80008ae:	480d      	ldr	r0, [pc, #52]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 80008b0:	f007 f89c 	bl	80079ec <HAL_UARTEx_SetTxFifoThreshold>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008ba:	f000 f8ff 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008be:	2100      	movs	r1, #0
 80008c0:	4808      	ldr	r0, [pc, #32]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 80008c2:	f007 f8d1 	bl	8007a68 <HAL_UARTEx_SetRxFifoThreshold>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008cc:	f000 f8f6 	bl	8000abc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008d0:	4804      	ldr	r0, [pc, #16]	@ (80008e4 <MX_USART1_UART_Init+0x90>)
 80008d2:	f007 f852 	bl	800797a <HAL_UARTEx_DisableFifoMode>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008dc:	f000 f8ee 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200000b4 	.word	0x200000b4
 80008e8:	40013800 	.word	0x40013800

080008ec <MX_USB_OTG_FS_PCD_Init>:
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008f0:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008f2:	4a16      	ldr	r2, [pc, #88]	@ (800094c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80008f4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008f8:	2206      	movs	r2, #6
 80008fa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008fc:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80008fe:	2202      	movs	r2, #2
 8000900:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000904:	2202      	movs	r2, #2
 8000906:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000908:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800090a:	2200      	movs	r2, #0
 800090c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800090e:	4b0e      	ldr	r3, [pc, #56]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000910:	2200      	movs	r2, #0
 8000912:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000914:	4b0c      	ldr	r3, [pc, #48]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000916:	2200      	movs	r2, #0
 8000918:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800091a:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800091c:	2200      	movs	r2, #0
 800091e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000920:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000922:	2200      	movs	r2, #0
 8000924:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000928:	2200      	movs	r2, #0
 800092a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800092c:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800092e:	2200      	movs	r2, #0
 8000930:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000934:	f001 fb48 	bl	8001fc8 <HAL_PCD_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800093e:	f000 f8bd 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */
}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000148 	.word	0x20000148
 800094c:	42040000 	.word	0x42040000

08000950 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b50      	ldr	r3, [pc, #320]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 8000968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800096c:	4a4e      	ldr	r2, [pc, #312]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 800096e:	f043 0304 	orr.w	r3, r3, #4
 8000972:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000976:	4b4c      	ldr	r3, [pc, #304]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 8000978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800097c:	f003 0304 	and.w	r3, r3, #4
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000984:	4b48      	ldr	r3, [pc, #288]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 8000986:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800098a:	4a47      	ldr	r2, [pc, #284]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 800098c:	f043 0302 	orr.w	r3, r3, #2
 8000990:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000994:	4b44      	ldr	r3, [pc, #272]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 8000996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800099a:	f003 0302 	and.w	r3, r3, #2
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009a2:	4b41      	ldr	r3, [pc, #260]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 80009a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a8:	4a3f      	ldr	r2, [pc, #252]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 80009aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009b2:	4b3d      	ldr	r3, [pc, #244]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 80009b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c0:	4b39      	ldr	r3, [pc, #228]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 80009c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009c6:	4a38      	ldr	r2, [pc, #224]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009d0:	4b35      	ldr	r3, [pc, #212]	@ (8000aa8 <MX_GPIO_Init+0x158>)
 80009d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2104      	movs	r1, #4
 80009e2:	4832      	ldr	r0, [pc, #200]	@ (8000aac <MX_GPIO_Init+0x15c>)
 80009e4:	f001 faa8 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2180      	movs	r1, #128	@ 0x80
 80009ec:	4830      	ldr	r0, [pc, #192]	@ (8000ab0 <MX_GPIO_Init+0x160>)
 80009ee:	f001 faa3 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UCPD_DBn_Pin | LED_BLUE_Pin, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	21a0      	movs	r1, #160	@ 0xa0
 80009f6:	482f      	ldr	r0, [pc, #188]	@ (8000ab4 <MX_GPIO_Init+0x164>)
 80009f8:	f001 fa9e 	bl	8001f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80009fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a02:	4b2d      	ldr	r3, [pc, #180]	@ (8000ab8 <MX_GPIO_Init+0x168>)
 8000a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	2300      	movs	r3, #0
 8000a08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 0314 	add.w	r3, r7, #20
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4827      	ldr	r0, [pc, #156]	@ (8000ab0 <MX_GPIO_Init+0x160>)
 8000a12:	f001 f8b9 	bl	8001b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8000a16:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4822      	ldr	r0, [pc, #136]	@ (8000ab4 <MX_GPIO_Init+0x164>)
 8000a2c:	f001 f8ac 	bl	8001b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8000a30:	2304      	movs	r3, #4
 8000a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a34:	2301      	movs	r3, #1
 8000a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4619      	mov	r1, r3
 8000a46:	4819      	ldr	r0, [pc, #100]	@ (8000aac <MX_GPIO_Init+0x15c>)
 8000a48:	f001 f89e 	bl	8001b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000a4c:	2380      	movs	r3, #128	@ 0x80
 8000a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a54:	2301      	movs	r3, #1
 8000a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	4619      	mov	r1, r3
 8000a62:	4813      	ldr	r0, [pc, #76]	@ (8000ab0 <MX_GPIO_Init+0x160>)
 8000a64:	f001 f890 	bl	8001b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_DBn_Pin */
  GPIO_InitStruct.Pin = UCPD_DBn_Pin;
 8000a68:	2320      	movs	r3, #32
 8000a6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 8000a78:	f107 0314 	add.w	r3, r7, #20
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	480d      	ldr	r0, [pc, #52]	@ (8000ab4 <MX_GPIO_Init+0x164>)
 8000a80:	f001 f882 	bl	8001b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8000a84:	2380      	movs	r3, #128	@ 0x80
 8000a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a90:	2302      	movs	r3, #2
 8000a92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4806      	ldr	r0, [pc, #24]	@ (8000ab4 <MX_GPIO_Init+0x164>)
 8000a9c:	f001 f874 	bl	8001b88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000aa0:	bf00      	nop
 8000aa2:	3728      	adds	r7, #40	@ 0x28
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	46020c00 	.word	0x46020c00
 8000aac:	42021800 	.word	0x42021800
 8000ab0:	42020800 	.word	0x42020800
 8000ab4:	42020400 	.word	0x42020400
 8000ab8:	10210000 	.word	0x10210000

08000abc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <Error_Handler+0x8>

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <HAL_MspInit+0x38>)
 8000ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8000b00 <HAL_MspInit+0x38>)
 8000ad6:	f043 0304 	orr.w	r3, r3, #4
 8000ada:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000ade:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <HAL_MspInit+0x38>)
 8000ae0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ae4:	f003 0304 	and.w	r3, r3, #4
 8000ae8:	607b      	str	r3, [r7, #4]
 8000aea:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8000aec:	f002 fbe0 	bl	80032b0 <HAL_PWREx_EnableVddA>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000af0:	2004      	movs	r0, #4
 8000af2:	f000 ff62 	bl	80019ba <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	46020c00 	.word	0x46020c00

08000b04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b0ba      	sub	sp, #232	@ 0xe8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b1c:	f107 0310 	add.w	r3, r7, #16
 8000b20:	22c0      	movs	r2, #192	@ 0xc0
 8000b22:	2100      	movs	r1, #0
 8000b24:	4618      	mov	r0, r3
 8000b26:	f007 ffc0 	bl	8008aaa <memset>
  if(hadc->Instance==ADC1)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a24      	ldr	r2, [pc, #144]	@ (8000bc0 <HAL_ADC_MspInit+0xbc>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d140      	bne.n	8000bb6 <HAL_ADC_MspInit+0xb2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000b34:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b38:	f04f 0300 	mov.w	r3, #0
 8000b3c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HSI;
 8000b40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000b44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b48:	f107 0310 	add.w	r3, r7, #16
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f003 fe6b 	bl	8004828 <HAL_RCCEx_PeriphCLKConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8000b58:	f7ff ffb0 	bl	8000abc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000b5c:	4b19      	ldr	r3, [pc, #100]	@ (8000bc4 <HAL_ADC_MspInit+0xc0>)
 8000b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b62:	4a18      	ldr	r2, [pc, #96]	@ (8000bc4 <HAL_ADC_MspInit+0xc0>)
 8000b64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b68:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b6c:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <HAL_ADC_MspInit+0xc0>)
 8000b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7a:	4b12      	ldr	r3, [pc, #72]	@ (8000bc4 <HAL_ADC_MspInit+0xc0>)
 8000b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b80:	4a10      	ldr	r2, [pc, #64]	@ (8000bc4 <HAL_ADC_MspInit+0xc0>)
 8000b82:	f043 0304 	orr.w	r3, r3, #4
 8000b86:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <HAL_ADC_MspInit+0xc0>)
 8000b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b90:	f003 0304 	and.w	r3, r3, #4
 8000b94:	60bb      	str	r3, [r7, #8]
 8000b96:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8000b98:	2304      	movs	r3, #4
 8000b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8000baa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <HAL_ADC_MspInit+0xc4>)
 8000bb2:	f000 ffe9 	bl	8001b88 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000bb6:	bf00      	nop
 8000bb8:	37e8      	adds	r7, #232	@ 0xe8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	42028000 	.word	0x42028000
 8000bc4:	46020c00 	.word	0x46020c00
 8000bc8:	42020800 	.word	0x42020800

08000bcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b0ba      	sub	sp, #232	@ 0xe8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	22c0      	movs	r2, #192	@ 0xc0
 8000bea:	2100      	movs	r1, #0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f007 ff5c 	bl	8008aaa <memset>
  if(huart->Instance==USART1)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a26      	ldr	r2, [pc, #152]	@ (8000c90 <HAL_UART_MspInit+0xc4>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d145      	bne.n	8000c88 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bfc:	f04f 0201 	mov.w	r2, #1
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	4618      	mov	r0, r3
 8000c12:	f003 fe09 	bl	8004828 <HAL_RCCEx_PeriphCLKConfig>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8000c1c:	f7ff ff4e 	bl	8000abc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c20:	4b1c      	ldr	r3, [pc, #112]	@ (8000c94 <HAL_UART_MspInit+0xc8>)
 8000c22:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c26:	4a1b      	ldr	r2, [pc, #108]	@ (8000c94 <HAL_UART_MspInit+0xc8>)
 8000c28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c2c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000c30:	4b18      	ldr	r3, [pc, #96]	@ (8000c94 <HAL_UART_MspInit+0xc8>)
 8000c32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <HAL_UART_MspInit+0xc8>)
 8000c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c44:	4a13      	ldr	r2, [pc, #76]	@ (8000c94 <HAL_UART_MspInit+0xc8>)
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <HAL_UART_MspInit+0xc8>)
 8000c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	60bb      	str	r3, [r7, #8]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin|USART1_RX_Pin;
 8000c5c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c60:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c70:	2303      	movs	r3, #3
 8000c72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c76:	2307      	movs	r3, #7
 8000c78:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c80:	4619      	mov	r1, r3
 8000c82:	4805      	ldr	r0, [pc, #20]	@ (8000c98 <HAL_UART_MspInit+0xcc>)
 8000c84:	f000 ff80 	bl	8001b88 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c88:	bf00      	nop
 8000c8a:	37e8      	adds	r7, #232	@ 0xe8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40013800 	.word	0x40013800
 8000c94:	46020c00 	.word	0x46020c00
 8000c98:	42020000 	.word	0x42020000

08000c9c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b0bc      	sub	sp, #240	@ 0xf0
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb4:	f107 0318 	add.w	r3, r7, #24
 8000cb8:	22c0      	movs	r2, #192	@ 0xc0
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f007 fef4 	bl	8008aaa <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a3c      	ldr	r2, [pc, #240]	@ (8000db8 <HAL_PCD_MspInit+0x11c>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d171      	bne.n	8000db0 <HAL_PCD_MspInit+0x114>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000ccc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000cd0:	f04f 0300 	mov.w	r3, #0
 8000cd4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cde:	f107 0318 	add.w	r3, r7, #24
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f003 fda0 	bl	8004828 <HAL_RCCEx_PeriphCLKConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 8000cee:	f7ff fee5 	bl	8000abc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	4b32      	ldr	r3, [pc, #200]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cf8:	4a30      	ldr	r2, [pc, #192]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d02:	4b2e      	ldr	r3, [pc, #184]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	617b      	str	r3, [r7, #20]
 8000d0e:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8000d10:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d24:	2303      	movs	r3, #3
 8000d26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000d2a:	230a      	movs	r3, #10
 8000d2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d34:	4619      	mov	r1, r3
 8000d36:	4822      	ldr	r0, [pc, #136]	@ (8000dc0 <HAL_PCD_MspInit+0x124>)
 8000d38:	f000 ff26 	bl	8001b88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000d3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d42:	4a1e      	ldr	r2, [pc, #120]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d48:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d5a:	4b18      	ldr	r3, [pc, #96]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d60:	f003 0304 	and.w	r3, r3, #4
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d119      	bne.n	8000d9c <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d68:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d6e:	4a13      	ldr	r2, [pc, #76]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000d78:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d7e:	f003 0304 	and.w	r3, r3, #4
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8000d86:	f002 fa73 	bl	8003270 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d90:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <HAL_PCD_MspInit+0x120>)
 8000d92:	f023 0304 	bic.w	r3, r3, #4
 8000d96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000d9a:	e001      	b.n	8000da0 <HAL_PCD_MspInit+0x104>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8000d9c:	f002 fa68 	bl	8003270 <HAL_PWREx_EnableVddUSB>
    }
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2100      	movs	r1, #0
 8000da4:	2049      	movs	r0, #73	@ 0x49
 8000da6:	f000 fe13 	bl	80019d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000daa:	2049      	movs	r0, #73	@ 0x49
 8000dac:	f000 fe2a 	bl	8001a04 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000db0:	bf00      	nop
 8000db2:	37f0      	adds	r7, #240	@ 0xf0
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	42040000 	.word	0x42040000
 8000dbc:	46020c00 	.word	0x46020c00
 8000dc0:	42020000 	.word	0x42020000

08000dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <NMI_Handler+0x4>

08000dcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <HardFault_Handler+0x4>

08000dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <MemManage_Handler+0x4>

08000ddc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <BusFault_Handler+0x4>

08000de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <UsageFault_Handler+0x4>

08000dec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e1a:	f000 f915 	bl	8001048 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000e28:	4802      	ldr	r0, [pc, #8]	@ (8000e34 <OTG_FS_IRQHandler+0x10>)
 8000e2a:	f001 f9e5 	bl	80021f8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000148 	.word	0x20000148

08000e38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ea0 <SystemInit+0x68>)
 8000e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e42:	4a17      	ldr	r2, [pc, #92]	@ (8000ea0 <SystemInit+0x68>)
 8000e44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8000e4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ea4 <SystemInit+0x6c>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000e52:	4b14      	ldr	r3, [pc, #80]	@ (8000ea4 <SystemInit+0x6c>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000e58:	4b12      	ldr	r3, [pc, #72]	@ (8000ea4 <SystemInit+0x6c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8000e5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <SystemInit+0x6c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8000e64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea4 <SystemInit+0x6c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea4 <SystemInit+0x6c>)
 8000e6a:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000e6e:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000e72:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000e74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea4 <SystemInit+0x6c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <SystemInit+0x6c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a09      	ldr	r2, [pc, #36]	@ (8000ea4 <SystemInit+0x6c>)
 8000e80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e84:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000e86:	4b07      	ldr	r3, [pc, #28]	@ (8000ea4 <SystemInit+0x6c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e8c:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <SystemInit+0x68>)
 8000e8e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e92:	609a      	str	r2, [r3, #8]
  #endif
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	e000ed00 	.word	0xe000ed00
 8000ea4:	46020c00 	.word	0x46020c00

08000ea8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000ea8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ee0 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eac:	f7ff ffc4 	bl	8000e38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000eb0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000eb2:	e003      	b.n	8000ebc <LoopCopyDataInit>

08000eb4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000eb6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000eb8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000eba:	3104      	adds	r1, #4

08000ebc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000ebc:	480a      	ldr	r0, [pc, #40]	@ (8000ee8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8000eec <LoopForever+0xe>)
	adds	r2, r0, r1
 8000ec0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ec2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ec4:	d3f6      	bcc.n	8000eb4 <CopyDataInit>
	ldr	r2, =_sbss
 8000ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ec8:	e002      	b.n	8000ed0 <LoopFillZerobss>

08000eca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000eca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000ecc:	f842 3b04 	str.w	r3, [r2], #4

08000ed0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000ed0:	4b08      	ldr	r3, [pc, #32]	@ (8000ef4 <LoopForever+0x16>)
	cmp	r2, r3
 8000ed2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000ed4:	d3f9      	bcc.n	8000eca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ed6:	f007 fdf1 	bl	8008abc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eda:	f7ff fb91 	bl	8000600 <main>

08000ede <LoopForever>:

LoopForever:
    b LoopForever
 8000ede:	e7fe      	b.n	8000ede <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000ee0:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000ee4:	08008c2c 	.word	0x08008c2c
	ldr	r0, =_sdata
 8000ee8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000eec:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 8000ef0:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000ef4:	20000630 	.word	0x20000630

08000ef8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ef8:	e7fe      	b.n	8000ef8 <ADC1_IRQHandler>
	...

08000efc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <HAL_Init+0x50>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a11      	ldr	r2, [pc, #68]	@ (8000f4c <HAL_Init+0x50>)
 8000f06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f000 fd54 	bl	80019ba <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000f12:	f003 faab 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8000f16:	4602      	mov	r2, r0
 8000f18:	4b0d      	ldr	r3, [pc, #52]	@ (8000f50 <HAL_Init+0x54>)
 8000f1a:	6a1b      	ldr	r3, [r3, #32]
 8000f1c:	f003 030f 	and.w	r3, r3, #15
 8000f20:	490c      	ldr	r1, [pc, #48]	@ (8000f54 <HAL_Init+0x58>)
 8000f22:	5ccb      	ldrb	r3, [r1, r3]
 8000f24:	fa22 f303 	lsr.w	r3, r2, r3
 8000f28:	4a0b      	ldr	r2, [pc, #44]	@ (8000f58 <HAL_Init+0x5c>)
 8000f2a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f2c:	2004      	movs	r0, #4
 8000f2e:	f000 fd99 	bl	8001a64 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f32:	2000      	movs	r0, #0
 8000f34:	f000 f812 	bl	8000f5c <HAL_InitTick>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e002      	b.n	8000f48 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f42:	f7ff fdc1 	bl	8000ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40022000 	.word	0x40022000
 8000f50:	46020c00 	.word	0x46020c00
 8000f54:	08008b1c 	.word	0x08008b1c
 8000f58:	20000000 	.word	0x20000000

08000f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000f68:	4b33      	ldr	r3, [pc, #204]	@ (8001038 <HAL_InitTick+0xdc>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e05c      	b.n	800102e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000f74:	4b31      	ldr	r3, [pc, #196]	@ (800103c <HAL_InitTick+0xe0>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d10c      	bne.n	8000f9a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000f80:	4b2f      	ldr	r3, [pc, #188]	@ (8001040 <HAL_InitTick+0xe4>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4b2c      	ldr	r3, [pc, #176]	@ (8001038 <HAL_InitTick+0xdc>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	e037      	b.n	800100a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000f9a:	f000 fdbb 	bl	8001b14 <HAL_SYSTICK_GetCLKSourceConfig>
 8000f9e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d023      	beq.n	8000fee <HAL_InitTick+0x92>
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d82d      	bhi.n	8001008 <HAL_InitTick+0xac>
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d003      	beq.n	8000fba <HAL_InitTick+0x5e>
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d00d      	beq.n	8000fd4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000fb8:	e026      	b.n	8001008 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000fba:	4b21      	ldr	r3, [pc, #132]	@ (8001040 <HAL_InitTick+0xe4>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001038 <HAL_InitTick+0xdc>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000fc8:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd0:	60fb      	str	r3, [r7, #12]
        break;
 8000fd2:	e01a      	b.n	800100a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fd4:	4b18      	ldr	r3, [pc, #96]	@ (8001038 <HAL_InitTick+0xdc>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fde:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fe2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fea:	60fb      	str	r3, [r7, #12]
        break;
 8000fec:	e00d      	b.n	800100a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <HAL_InitTick+0xdc>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ffc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001000:	fbb2 f3f3 	udiv	r3, r2, r3
 8001004:	60fb      	str	r3, [r7, #12]
        break;
 8001006:	e000      	b.n	800100a <HAL_InitTick+0xae>
        break;
 8001008:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f000 fd08 	bl	8001a20 <HAL_SYSTICK_Config>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e009      	b.n	800102e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800101a:	2200      	movs	r2, #0
 800101c:	6879      	ldr	r1, [r7, #4]
 800101e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001022:	f000 fcd5 	bl	80019d0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8001026:	4a07      	ldr	r2, [pc, #28]	@ (8001044 <HAL_InitTick+0xe8>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000008 	.word	0x20000008
 800103c:	e000e010 	.word	0xe000e010
 8001040:	20000000 	.word	0x20000000
 8001044:	20000004 	.word	0x20000004

08001048 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <HAL_IncTick+0x20>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	4b06      	ldr	r3, [pc, #24]	@ (800106c <HAL_IncTick+0x24>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4413      	add	r3, r2
 8001058:	4a04      	ldr	r2, [pc, #16]	@ (800106c <HAL_IncTick+0x24>)
 800105a:	6013      	str	r3, [r2, #0]
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20000008 	.word	0x20000008
 800106c:	2000062c 	.word	0x2000062c

08001070 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return uwTick;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <HAL_GetTick+0x14>)
 8001076:	681b      	ldr	r3, [r3, #0]
}
 8001078:	4618      	mov	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	2000062c 	.word	0x2000062c

08001088 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001090:	f7ff ffee 	bl	8001070 <HAL_GetTick>
 8001094:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80010a0:	d005      	beq.n	80010ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010a2:	4b0a      	ldr	r3, [pc, #40]	@ (80010cc <HAL_Delay+0x44>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4413      	add	r3, r2
 80010ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010ae:	bf00      	nop
 80010b0:	f7ff ffde 	bl	8001070 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d8f7      	bhi.n	80010b0 <HAL_Delay+0x28>
  {
  }
}
 80010c0:	bf00      	nop
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000008 	.word	0x20000008

080010d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	601a      	str	r2, [r3, #0]
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
	...

080010f8 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a0a      	ldr	r2, [pc, #40]	@ (8001134 <LL_ADC_SetResolution+0x3c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d104      	bne.n	8001118 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	3b01      	subs	r3, #1
 8001112:	f003 030c 	and.w	r3, r3, #12
 8001116:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	f023 020c 	bic.w	r2, r3, #12
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	431a      	orrs	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	60da      	str	r2, [r3, #12]
}
 8001128:	bf00      	nop
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	46021000 	.word	0x46021000

08001138 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001146:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800114a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	431a      	orrs	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800115a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800115e:	683a      	ldr	r2, [r7, #0]
 8001160:	2a00      	cmp	r2, #0
 8001162:	d002      	beq.n	800116a <LL_ADC_SetGainCompensation+0x32>
 8001164:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001168:	e000      	b.n	800116c <LL_ADC_SetGainCompensation+0x34>
 800116a:	2200      	movs	r2, #0
 800116c:	431a      	orrs	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800117e:	b480      	push	{r7}
 8001180:	b085      	sub	sp, #20
 8001182:	af00      	add	r7, sp, #0
 8001184:	60f8      	str	r0, [r7, #12]
 8001186:	60b9      	str	r1, [r7, #8]
 8001188:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	695a      	ldr	r2, [r3, #20]
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	2107      	movs	r1, #7
 8001196:	fa01 f303 	lsl.w	r3, r1, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	401a      	ands	r2, r3
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	6879      	ldr	r1, [r7, #4]
 80011a6:	fa01 f303 	lsl.w	r3, r1, r3
 80011aa:	431a      	orrs	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80011b0:	bf00      	nop
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80011cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6093      	str	r3, [r2, #8]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011f4:	d101      	bne.n	80011fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80011f6:	2301      	movs	r3, #1
 80011f8:	e000      	b.n	80011fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001218:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800121c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	609a      	str	r2, [r3, #8]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001240:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001244:	d101      	bne.n	800124a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001246:	2301      	movs	r3, #1
 8001248:	e000      	b.n	800124c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	2b01      	cmp	r3, #1
 800126a:	d101      	bne.n	8001270 <LL_ADC_IsEnabled+0x18>
 800126c:	2301      	movs	r3, #1
 800126e:	e000      	b.n	8001272 <LL_ADC_IsEnabled+0x1a>
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	2b04      	cmp	r3, #4
 8001290:	d101      	bne.n	8001296 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f003 0308 	and.w	r3, r3, #8
 80012b4:	2b08      	cmp	r3, #8
 80012b6:	d101      	bne.n	80012bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	@ 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012d4:	2300      	movs	r3, #0
 80012d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e2b3      	b.n	8001854 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a8b      	ldr	r2, [pc, #556]	@ (8001528 <HAL_ADC_Init+0x25c>)
 80012fa:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001300:	2b00      	cmp	r3, #0
 8001302:	d109      	bne.n	8001318 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fbfd 	bl	8000b04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ff5f 	bl	80011e0 <LL_ADC_IsDeepPowerDownEnabled>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d004      	beq.n	8001332 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff ff45 	bl	80011bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff ff7a 	bl	8001230 <LL_ADC_IsInternalRegulatorEnabled>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d115      	bne.n	800136e <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff5e 	bl	8001208 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800134c:	4b77      	ldr	r3, [pc, #476]	@ (800152c <HAL_ADC_Init+0x260>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	099b      	lsrs	r3, r3, #6
 8001352:	4a77      	ldr	r2, [pc, #476]	@ (8001530 <HAL_ADC_Init+0x264>)
 8001354:	fba2 2303 	umull	r2, r3, r2, r3
 8001358:	099b      	lsrs	r3, r3, #6
 800135a:	3301      	adds	r3, #1
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001360:	e002      	b.n	8001368 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3b01      	subs	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f9      	bne.n	8001362 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff5c 	bl	8001230 <LL_ADC_IsInternalRegulatorEnabled>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d10e      	bne.n	800139c <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001382:	f043 0210 	orr.w	r2, r3, #16
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800138e:	f043 0201 	orr.w	r2, r3, #1
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff6c 	bl	800127e <LL_ADC_REG_IsConversionOngoing>
 80013a6:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80013ac:	f003 0310 	and.w	r3, r3, #16
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f040 8244 	bne.w	800183e <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f040 8240 	bne.w	800183e <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80013c2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80013c6:	f043 0202 	orr.w	r2, r3, #2
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff40 	bl	8001258 <LL_ADC_IsEnabled>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d140      	bne.n	8001460 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a51      	ldr	r2, [pc, #324]	@ (8001528 <HAL_ADC_Init+0x25c>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d028      	beq.n	800143a <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a51      	ldr	r2, [pc, #324]	@ (8001534 <HAL_ADC_Init+0x268>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d109      	bne.n	8001406 <HAL_ADC_Init+0x13a>
 80013f2:	4850      	ldr	r0, [pc, #320]	@ (8001534 <HAL_ADC_Init+0x268>)
 80013f4:	f7ff ff30 	bl	8001258 <LL_ADC_IsEnabled>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	bf0c      	ite	eq
 80013fe:	2301      	moveq	r3, #1
 8001400:	2300      	movne	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	e008      	b.n	8001418 <HAL_ADC_Init+0x14c>
 8001406:	4848      	ldr	r0, [pc, #288]	@ (8001528 <HAL_ADC_Init+0x25c>)
 8001408:	f7ff ff26 	bl	8001258 <LL_ADC_IsEnabled>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	bf0c      	ite	eq
 8001412:	2301      	moveq	r3, #1
 8001414:	2300      	movne	r3, #0
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	d021      	beq.n	8001460 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a44      	ldr	r2, [pc, #272]	@ (8001534 <HAL_ADC_Init+0x268>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d101      	bne.n	800142a <HAL_ADC_Init+0x15e>
 8001426:	4a44      	ldr	r2, [pc, #272]	@ (8001538 <HAL_ADC_Init+0x26c>)
 8001428:	e000      	b.n	800142c <HAL_ADC_Init+0x160>
 800142a:	4a44      	ldr	r2, [pc, #272]	@ (800153c <HAL_ADC_Init+0x270>)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	4619      	mov	r1, r3
 8001432:	4610      	mov	r0, r2
 8001434:	f7ff fe4c 	bl	80010d0 <LL_ADC_SetCommonClock>
 8001438:	e012      	b.n	8001460 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	4619      	mov	r1, r3
 8001444:	4610      	mov	r0, r2
 8001446:	f7ff fe57 	bl	80010f8 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 800144a:	4b3c      	ldr	r3, [pc, #240]	@ (800153c <HAL_ADC_Init+0x270>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800145a:	4938      	ldr	r1, [pc, #224]	@ (800153c <HAL_ADC_Init+0x270>)
 800145c:	4313      	orrs	r3, r2
 800145e:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a30      	ldr	r2, [pc, #192]	@ (8001528 <HAL_ADC_Init+0x25c>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d010      	beq.n	800148c <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001470:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001476:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 800147c:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001484:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8001486:	4313      	orrs	r3, r2
 8001488:	623b      	str	r3, [r7, #32]
 800148a:	e030      	b.n	80014ee <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	7f1b      	ldrb	r3, [r3, #28]
 8001490:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001498:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800149a:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80014a0:	2a00      	cmp	r2, #0
 80014a2:	d002      	beq.n	80014aa <HAL_ADC_Init+0x1de>
 80014a4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014a8:	e000      	b.n	80014ac <HAL_ADC_Init+0x1e0>
 80014aa:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80014ac:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 80014b2:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	da04      	bge.n	80014c6 <HAL_ADC_Init+0x1fa>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014c4:	e001      	b.n	80014ca <HAL_ADC_Init+0x1fe>
 80014c6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 80014ca:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4918      	ldr	r1, [pc, #96]	@ (8001534 <HAL_ADC_Init+0x268>)
 80014d2:	428b      	cmp	r3, r1
 80014d4:	d103      	bne.n	80014de <HAL_ADC_Init+0x212>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80014dc:	e003      	b.n	80014e6 <HAL_ADC_Init+0x21a>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80014e4:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80014e6:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80014e8:	6a3a      	ldr	r2, [r7, #32]
 80014ea:	4313      	orrs	r3, r2
 80014ec:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d12f      	bne.n	8001558 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001528 <HAL_ADC_Init+0x25c>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d007      	beq.n	8001512 <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	3b01      	subs	r3, #1
 8001508:	045b      	lsls	r3, r3, #17
 800150a:	6a3a      	ldr	r2, [r7, #32]
 800150c:	4313      	orrs	r3, r2
 800150e:	623b      	str	r3, [r7, #32]
 8001510:	e022      	b.n	8001558 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001518:	2b00      	cmp	r3, #0
 800151a:	d111      	bne.n	8001540 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800151c:	6a3b      	ldr	r3, [r7, #32]
 800151e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001522:	623b      	str	r3, [r7, #32]
 8001524:	e018      	b.n	8001558 <HAL_ADC_Init+0x28c>
 8001526:	bf00      	nop
 8001528:	46021000 	.word	0x46021000
 800152c:	20000000 	.word	0x20000000
 8001530:	053e2d63 	.word	0x053e2d63
 8001534:	42028000 	.word	0x42028000
 8001538:	42028308 	.word	0x42028308
 800153c:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001544:	f043 0220 	orr.w	r2, r3, #32
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001550:	f043 0201 	orr.w	r2, r3, #1
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a92      	ldr	r2, [pc, #584]	@ (80017a8 <HAL_ADC_Init+0x4dc>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d018      	beq.n	8001594 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001566:	2b00      	cmp	r3, #0
 8001568:	d009      	beq.n	800157e <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800156e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001576:	4313      	orrs	r3, r2
 8001578:	6a3a      	ldr	r2, [r7, #32]
 800157a:	4313      	orrs	r3, r2
 800157c:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	4b89      	ldr	r3, [pc, #548]	@ (80017ac <HAL_ADC_Init+0x4e0>)
 8001586:	4013      	ands	r3, r2
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	6a39      	ldr	r1, [r7, #32]
 800158e:	430b      	orrs	r3, r1
 8001590:	60d3      	str	r3, [r2, #12]
 8001592:	e031      	b.n	80015f8 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001598:	2b00      	cmp	r3, #0
 800159a:	d009      	beq.n	80015b0 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015a0:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015a8:	4313      	orrs	r3, r2
 80015aa:	6a3a      	ldr	r2, [r7, #32]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	4b7e      	ldr	r3, [pc, #504]	@ (80017b0 <HAL_ADC_Init+0x4e4>)
 80015b8:	4013      	ands	r3, r2
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	6812      	ldr	r2, [r2, #0]
 80015be:	6a39      	ldr	r1, [r7, #32]
 80015c0:	430b      	orrs	r3, r1
 80015c2:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a1b      	ldr	r3, [r3, #32]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d008      	beq.n	80015de <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a1a      	ldr	r2, [r3, #32]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	430a      	orrs	r2, r1
 80015dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d008      	beq.n	80015f8 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	430a      	orrs	r2, r1
 80015f6:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a6a      	ldr	r2, [pc, #424]	@ (80017a8 <HAL_ADC_Init+0x4dc>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	f000 8093 	beq.w	800172a <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fe38 	bl	800127e <LL_ADC_REG_IsConversionOngoing>
 800160e:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fe45 	bl	80012a4 <LL_ADC_INJ_IsConversionOngoing>
 800161a:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d161      	bne.n	80016e6 <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d15e      	bne.n	80016e6 <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	7f1b      	ldrb	r3, [r3, #28]
 800162c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4960      	ldr	r1, [pc, #384]	@ (80017b4 <HAL_ADC_Init+0x4e8>)
 8001634:	428b      	cmp	r3, r1
 8001636:	d102      	bne.n	800163e <HAL_ADC_Init+0x372>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800163c:	e002      	b.n	8001644 <HAL_ADC_Init+0x378>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001642:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001644:	4313      	orrs	r3, r2
 8001646:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001652:	f023 0303 	bic.w	r3, r3, #3
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	6a39      	ldr	r1, [r7, #32]
 800165c:	430b      	orrs	r3, r1
 800165e:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d007      	beq.n	8001678 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	4619      	mov	r1, r3
 8001672:	4610      	mov	r0, r2
 8001674:	f7ff fd60 	bl	8001138 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800167e:	2b01      	cmp	r3, #1
 8001680:	d11e      	bne.n	80016c0 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001686:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	691a      	ldr	r2, [r3, #16]
 800168e:	4b4a      	ldr	r3, [pc, #296]	@ (80017b8 <HAL_ADC_Init+0x4ec>)
 8001690:	4013      	ands	r3, r2
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001696:	0411      	lsls	r1, r2, #16
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800169c:	4311      	orrs	r1, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 80016a2:	4311      	orrs	r1, r2
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80016a8:	4311      	orrs	r1, r2
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80016ae:	0892      	lsrs	r2, r2, #2
 80016b0:	430a      	orrs	r2, r1
 80016b2:	431a      	orrs	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f042 0201 	orr.w	r2, r2, #1
 80016bc:	611a      	str	r2, [r3, #16]
 80016be:	e007      	b.n	80016d0 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	691a      	ldr	r2, [r3, #16]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 0201 	bic.w	r2, r2, #1
 80016ce:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	430a      	orrs	r2, r1
 80016e4:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d10c      	bne.n	8001708 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f4:	f023 010f 	bic.w	r1, r3, #15
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016fc:	1e5a      	subs	r2, r3, #1
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	631a      	str	r2, [r3, #48]	@ 0x30
 8001706:	e007      	b.n	8001718 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f022 020f 	bic.w	r2, r2, #15
 8001716:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800171c:	f023 0303 	bic.w	r3, r3, #3
 8001720:	f043 0201 	orr.w	r2, r3, #1
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001728:	e092      	b.n	8001850 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001730:	2b01      	cmp	r3, #1
 8001732:	d111      	bne.n	8001758 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800173c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8001742:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8001748:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800174a:	69fa      	ldr	r2, [r7, #28]
 800174c:	4313      	orrs	r3, r2
 800174e:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	691a      	ldr	r2, [r3, #16]
 800175e:	4b17      	ldr	r3, [pc, #92]	@ (80017bc <HAL_ADC_Init+0x4f0>)
 8001760:	4013      	ands	r3, r2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	69f9      	ldr	r1, [r7, #28]
 8001768:	430b      	orrs	r3, r1
 800176a:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001774:	461a      	mov	r2, r3
 8001776:	2100      	movs	r1, #0
 8001778:	f7ff fd01 	bl	800117e <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6818      	ldr	r0, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001784:	461a      	mov	r2, r3
 8001786:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 800178a:	f7ff fcf8 	bl	800117e <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	691b      	ldr	r3, [r3, #16]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d114      	bne.n	80017c0 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f062 020f 	orn	r2, r2, #15
 80017a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80017a6:	e024      	b.n	80017f2 <HAL_ADC_Init+0x526>
 80017a8:	46021000 	.word	0x46021000
 80017ac:	fff0c013 	.word	0xfff0c013
 80017b0:	ffde800d 	.word	0xffde800d
 80017b4:	42028000 	.word	0x42028000
 80017b8:	fc00f81e 	.word	0xfc00f81e
 80017bc:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80017c8:	d113      	bne.n	80017f2 <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d4:	3b01      	subs	r3, #1
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	f003 031c 	and.w	r3, r3, #28
 80017dc:	f06f 020f 	mvn.w	r2, #15
 80017e0:	fa02 f103 	lsl.w	r1, r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	4b18      	ldr	r3, [pc, #96]	@ (800185c <HAL_ADC_Init+0x590>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	6a3a      	ldr	r2, [r7, #32]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d10b      	bne.n	800181a <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800180c:	f023 0303 	bic.w	r3, r3, #3
 8001810:	f043 0201 	orr.w	r2, r3, #1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001818:	e01a      	b.n	8001850 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800181e:	f023 0312 	bic.w	r3, r3, #18
 8001822:	f043 0210 	orr.w	r2, r3, #16
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800182e:	f043 0201 	orr.w	r2, r3, #1
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800183c:	e008      	b.n	8001850 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001842:	f043 0210 	orr.w	r2, r3, #16
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8001850:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001854:	4618      	mov	r0, r3
 8001856:	3728      	adds	r7, #40	@ 0x28
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	833ffff3 	.word	0x833ffff3

08001860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001876:	68ba      	ldr	r2, [r7, #8]
 8001878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800187c:	4013      	ands	r3, r2
 800187e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800188c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001892:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	60d3      	str	r3, [r2, #12]
}
 8001898:	bf00      	nop
 800189a:	3714      	adds	r7, #20
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ac:	4b04      	ldr	r3, [pc, #16]	@ (80018c0 <__NVIC_GetPriorityGrouping+0x18>)
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	0a1b      	lsrs	r3, r3, #8
 80018b2:	f003 0307 	and.w	r3, r3, #7
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	db0b      	blt.n	80018ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	f003 021f 	and.w	r2, r3, #31
 80018dc:	4907      	ldr	r1, [pc, #28]	@ (80018fc <__NVIC_EnableIRQ+0x38>)
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	095b      	lsrs	r3, r3, #5
 80018e4:	2001      	movs	r0, #1
 80018e6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	e000e100 	.word	0xe000e100

08001900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	6039      	str	r1, [r7, #0]
 800190a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001910:	2b00      	cmp	r3, #0
 8001912:	db0a      	blt.n	800192a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	b2da      	uxtb	r2, r3
 8001918:	490c      	ldr	r1, [pc, #48]	@ (800194c <__NVIC_SetPriority+0x4c>)
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	0112      	lsls	r2, r2, #4
 8001920:	b2d2      	uxtb	r2, r2
 8001922:	440b      	add	r3, r1
 8001924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001928:	e00a      	b.n	8001940 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	b2da      	uxtb	r2, r3
 800192e:	4908      	ldr	r1, [pc, #32]	@ (8001950 <__NVIC_SetPriority+0x50>)
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	3b04      	subs	r3, #4
 8001938:	0112      	lsls	r2, r2, #4
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	440b      	add	r3, r1
 800193e:	761a      	strb	r2, [r3, #24]
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	e000e100 	.word	0xe000e100
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001954:	b480      	push	{r7}
 8001956:	b089      	sub	sp, #36	@ 0x24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f1c3 0307 	rsb	r3, r3, #7
 800196e:	2b04      	cmp	r3, #4
 8001970:	bf28      	it	cs
 8001972:	2304      	movcs	r3, #4
 8001974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	3304      	adds	r3, #4
 800197a:	2b06      	cmp	r3, #6
 800197c:	d902      	bls.n	8001984 <NVIC_EncodePriority+0x30>
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3b03      	subs	r3, #3
 8001982:	e000      	b.n	8001986 <NVIC_EncodePriority+0x32>
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001988:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43da      	mvns	r2, r3
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	401a      	ands	r2, r3
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800199c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	fa01 f303 	lsl.w	r3, r1, r3
 80019a6:	43d9      	mvns	r1, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ac:	4313      	orrs	r3, r2
         );
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3724      	adds	r7, #36	@ 0x24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f7ff ff4c 	bl	8001860 <__NVIC_SetPriorityGrouping>
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	607a      	str	r2, [r7, #4]
 80019dc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019de:	f7ff ff63 	bl	80018a8 <__NVIC_GetPriorityGrouping>
 80019e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	68b9      	ldr	r1, [r7, #8]
 80019e8:	6978      	ldr	r0, [r7, #20]
 80019ea:	f7ff ffb3 	bl	8001954 <NVIC_EncodePriority>
 80019ee:	4602      	mov	r2, r0
 80019f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ff82 	bl	8001900 <__NVIC_SetPriority>
}
 80019fc:	bf00      	nop
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff ff56 	bl	80018c4 <__NVIC_EnableIRQ>
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a30:	d301      	bcc.n	8001a36 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00d      	b.n	8001a52 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001a36:	4a0a      	ldr	r2, [pc, #40]	@ (8001a60 <HAL_SYSTICK_Config+0x40>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001a3e:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <HAL_SYSTICK_Config+0x40>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_SYSTICK_Config+0x40>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a05      	ldr	r2, [pc, #20]	@ (8001a60 <HAL_SYSTICK_Config+0x40>)
 8001a4a:	f043 0303 	orr.w	r3, r3, #3
 8001a4e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000e010 	.word	0xe000e010

08001a64 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	d844      	bhi.n	8001afc <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001a72:	a201      	add	r2, pc, #4	@ (adr r2, 8001a78 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a78:	08001a9b 	.word	0x08001a9b
 8001a7c:	08001ab9 	.word	0x08001ab9
 8001a80:	08001adb 	.word	0x08001adb
 8001a84:	08001afd 	.word	0x08001afd
 8001a88:	08001a8d 	.word	0x08001a8d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a1e      	ldr	r2, [pc, #120]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a92:	f043 0304 	orr.w	r3, r3, #4
 8001a96:	6013      	str	r3, [r2, #0]
      break;
 8001a98:	e031      	b.n	8001afe <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001aa0:	f023 0304 	bic.w	r3, r3, #4
 8001aa4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001aae:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ab2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001ab6:	e022      	b.n	8001afe <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001ab8:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a13      	ldr	r2, [pc, #76]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001abe:	f023 0304 	bic.w	r3, r3, #4
 8001ac2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001ac4:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ac6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aca:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ace:	4a10      	ldr	r2, [pc, #64]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ad0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ad4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001ad8:	e011      	b.n	8001afe <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001ada:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a0b      	ldr	r2, [pc, #44]	@ (8001b0c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001ae0:	f023 0304 	bic.w	r3, r3, #4
 8001ae4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aec:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001af0:	4a07      	ldr	r2, [pc, #28]	@ (8001b10 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001af2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001af6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001afa:	e000      	b.n	8001afe <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001afc:	bf00      	nop
  }
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000e010 	.word	0xe000e010
 8001b10:	46020c00 	.word	0x46020c00

08001b14 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001b1a:	4b19      	ldr	r3, [pc, #100]	@ (8001b80 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0304 	and.w	r3, r3, #4
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d002      	beq.n	8001b2c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001b26:	2304      	movs	r3, #4
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	e021      	b.n	8001b70 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001b2c:	4b15      	ldr	r3, [pc, #84]	@ (8001b84 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8001b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b32:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001b36:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001b3e:	d011      	beq.n	8001b64 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001b46:	d810      	bhi.n	8001b6a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d004      	beq.n	8001b58 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b54:	d003      	beq.n	8001b5e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001b56:	e008      	b.n	8001b6a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	607b      	str	r3, [r7, #4]
        break;
 8001b5c:	e008      	b.n	8001b70 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	607b      	str	r3, [r7, #4]
        break;
 8001b62:	e005      	b.n	8001b70 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001b64:	2302      	movs	r3, #2
 8001b66:	607b      	str	r3, [r7, #4]
        break;
 8001b68:	e002      	b.n	8001b70 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
        break;
 8001b6e:	bf00      	nop
    }
  }
  return systick_source;
 8001b70:	687b      	ldr	r3, [r7, #4]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000e010 	.word	0xe000e010
 8001b84:	46020c00 	.word	0x46020c00

08001b88 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b089      	sub	sp, #36	@ 0x24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001b9a:	e1ba      	b.n	8001f12 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba8:	4013      	ands	r3, r2
 8001baa:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 81aa 	beq.w	8001f0c <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a55      	ldr	r2, [pc, #340]	@ (8001d10 <HAL_GPIO_Init+0x188>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d15d      	bne.n	8001c7c <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	fa02 f303 	lsl.w	r3, r2, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	69fa      	ldr	r2, [r7, #28]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0201 	and.w	r2, r3, #1
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	69fa      	ldr	r2, [r7, #28]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69fa      	ldr	r2, [r7, #28]
 8001bee:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001bf0:	4a48      	ldr	r2, [pc, #288]	@ (8001d14 <HAL_GPIO_Init+0x18c>)
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001bf8:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001bfa:	4a46      	ldr	r2, [pc, #280]	@ (8001d14 <HAL_GPIO_Init+0x18c>)
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	00db      	lsls	r3, r3, #3
 8001c00:	4413      	add	r3, r2
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	08da      	lsrs	r2, r3, #3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	3208      	adds	r2, #8
 8001c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c12:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	220f      	movs	r2, #15
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	43db      	mvns	r3, r3
 8001c24:	69fa      	ldr	r2, [r7, #28]
 8001c26:	4013      	ands	r3, r2
 8001c28:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	220b      	movs	r2, #11
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	69fa      	ldr	r2, [r7, #28]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	08da      	lsrs	r2, r3, #3
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	3208      	adds	r2, #8
 8001c46:	69f9      	ldr	r1, [r7, #28]
 8001c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	2203      	movs	r2, #3
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69fa      	ldr	r2, [r7, #28]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	2202      	movs	r2, #2
 8001c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6e:	69fa      	ldr	r2, [r7, #28]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	e067      	b.n	8001d4c <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d003      	beq.n	8001c8c <HAL_GPIO_Init+0x104>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b12      	cmp	r3, #18
 8001c8a:	d145      	bne.n	8001d18 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	08da      	lsrs	r2, r3, #3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3208      	adds	r2, #8
 8001c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c98:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	220f      	movs	r2, #15
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69fa      	ldr	r2, [r7, #28]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	f003 020f 	and.w	r2, r3, #15
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	69fa      	ldr	r2, [r7, #28]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	08da      	lsrs	r2, r3, #3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3208      	adds	r2, #8
 8001cd2:	69f9      	ldr	r1, [r7, #28]
 8001cd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	69fa      	ldr	r2, [r7, #28]
 8001cec:	4013      	ands	r3, r2
 8001cee:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 0203 	and.w	r2, r3, #3
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	69fa      	ldr	r2, [r7, #28]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	69fa      	ldr	r2, [r7, #28]
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	e01e      	b.n	8001d4c <HAL_GPIO_Init+0x1c4>
 8001d0e:	bf00      	nop
 8001d10:	46020000 	.word	0x46020000
 8001d14:	08008b74 	.word	0x08008b74
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	2203      	movs	r2, #3
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69fa      	ldr	r2, [r7, #28]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0203 	and.w	r2, r3, #3
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	69fa      	ldr	r2, [r7, #28]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	69fa      	ldr	r2, [r7, #28]
 8001d4a:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d00b      	beq.n	8001d6c <HAL_GPIO_Init+0x1e4>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d007      	beq.n	8001d6c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d60:	2b11      	cmp	r3, #17
 8001d62:	d003      	beq.n	8001d6c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b12      	cmp	r3, #18
 8001d6a:	d130      	bne.n	8001dce <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	2203      	movs	r2, #3
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	4013      	ands	r3, r2
 8001d82:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	68da      	ldr	r2, [r3, #12]
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	69fa      	ldr	r2, [r7, #28]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	69fa      	ldr	r2, [r7, #28]
 8001d9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8001da2:	2201      	movs	r2, #1
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69fa      	ldr	r2, [r7, #28]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	091b      	lsrs	r3, r3, #4
 8001db8:	f003 0201 	and.w	r2, r3, #1
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	69fa      	ldr	r2, [r7, #28]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	69fa      	ldr	r2, [r7, #28]
 8001dcc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b03      	cmp	r3, #3
 8001dd4:	d017      	beq.n	8001e06 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	2203      	movs	r2, #3
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	69fa      	ldr	r2, [r7, #28]
 8001dea:	4013      	ands	r3, r2
 8001dec:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	69fa      	ldr	r2, [r7, #28]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	69fa      	ldr	r2, [r7, #28]
 8001e04:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d07c      	beq.n	8001f0c <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001e12:	4a47      	ldr	r2, [pc, #284]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	089b      	lsrs	r3, r3, #2
 8001e18:	3318      	adds	r3, #24
 8001e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f003 0303 	and.w	r3, r3, #3
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	220f      	movs	r2, #15
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	69fa      	ldr	r2, [r7, #28]
 8001e32:	4013      	ands	r3, r2
 8001e34:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	0a9a      	lsrs	r2, r3, #10
 8001e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f34 <HAL_GPIO_Init+0x3ac>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	f002 0203 	and.w	r2, r2, #3
 8001e44:	00d2      	lsls	r2, r2, #3
 8001e46:	4093      	lsls	r3, r2
 8001e48:	69fa      	ldr	r2, [r7, #28]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001e4e:	4938      	ldr	r1, [pc, #224]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	089b      	lsrs	r3, r3, #2
 8001e54:	3318      	adds	r3, #24
 8001e56:	69fa      	ldr	r2, [r7, #28]
 8001e58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001e5c:	4b34      	ldr	r3, [pc, #208]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	43db      	mvns	r3, r3
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8001e78:	69fa      	ldr	r2, [r7, #28]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8001e80:	4a2b      	ldr	r2, [pc, #172]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001e86:	4b2a      	ldr	r3, [pc, #168]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	69fa      	ldr	r2, [r7, #28]
 8001e92:	4013      	ands	r3, r2
 8001e94:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8001ea2:	69fa      	ldr	r2, [r7, #28]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8001eaa:	4a21      	ldr	r2, [pc, #132]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001eb6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8001ece:	69fa      	ldr	r2, [r7, #28]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8001ed6:	4a16      	ldr	r2, [pc, #88]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001ede:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ee4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	69fa      	ldr	r2, [r7, #28]
 8001eec:	4013      	ands	r3, r2
 8001eee:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8001efc:	69fa      	ldr	r2, [r7, #28]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8001f04:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <HAL_GPIO_Init+0x3a8>)
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f47f ae3d 	bne.w	8001b9c <HAL_GPIO_Init+0x14>
  }
}
 8001f22:	bf00      	nop
 8001f24:	bf00      	nop
 8001f26:	3724      	adds	r7, #36	@ 0x24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	46022000 	.word	0x46022000
 8001f34:	002f7f7f 	.word	0x002f7f7f

08001f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	460b      	mov	r3, r1
 8001f42:	807b      	strh	r3, [r7, #2]
 8001f44:	4613      	mov	r3, r2
 8001f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f48:	787b      	ldrb	r3, [r7, #1]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f4e:	887a      	ldrh	r2, [r7, #2]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8001f54:	e002      	b.n	8001f5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8001f56:	887a      	ldrh	r2, [r7, #2]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001f74:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d002      	beq.n	8001f86 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	73fb      	strb	r3, [r7, #15]
 8001f84:	e007      	b.n	8001f96 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8001f86:	4b07      	ldr	r3, [pc, #28]	@ (8001fa4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 0204 	bic.w	r2, r3, #4
 8001f8e:	4905      	ldr	r1, [pc, #20]	@ (8001fa4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]
  }

  return status;
 8001f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	40030400 	.word	0x40030400

08001fa8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8001fac:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <HAL_ICACHE_Enable+0x1c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <HAL_ICACHE_Enable+0x1c>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40030400 	.word	0x40030400

08001fc8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af02      	add	r7, sp, #8
 8001fce:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e108      	b.n	80021ec <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d106      	bne.n	8001ffa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7fe fe51 	bl	8000c9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2203      	movs	r2, #3
 8001ffe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	4a7b      	ldr	r2, [pc, #492]	@ (80021f4 <HAL_PCD_Init+0x22c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d102      	bne.n	8002010 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4618      	mov	r0, r3
 8002016:	f006 f84b 	bl	80080b0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6818      	ldr	r0, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	7c1a      	ldrb	r2, [r3, #16]
 8002022:	f88d 2000 	strb.w	r2, [sp]
 8002026:	3304      	adds	r3, #4
 8002028:	cb0e      	ldmia	r3, {r1, r2, r3}
 800202a:	f005 ff72 	bl	8007f12 <USB_CoreInit>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d005      	beq.n	8002040 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2202      	movs	r2, #2
 8002038:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0d5      	b.n	80021ec <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f006 f843 	bl	80080d2 <USB_SetCurrentMode>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d005      	beq.n	800205e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2202      	movs	r2, #2
 8002056:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e0c6      	b.n	80021ec <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]
 8002062:	e04a      	b.n	80020fa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4413      	add	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	3315      	adds	r3, #21
 8002074:	2201      	movs	r2, #1
 8002076:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4413      	add	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	3314      	adds	r3, #20
 8002088:	7bfa      	ldrb	r2, [r7, #15]
 800208a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800208c:	7bfa      	ldrb	r2, [r7, #15]
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	b298      	uxth	r0, r3
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	332e      	adds	r3, #46	@ 0x2e
 80020a0:	4602      	mov	r2, r0
 80020a2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80020a4:	7bfa      	ldrb	r2, [r7, #15]
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	4413      	add	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	3318      	adds	r3, #24
 80020b4:	2200      	movs	r2, #0
 80020b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80020b8:	7bfa      	ldrb	r2, [r7, #15]
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	4413      	add	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	331c      	adds	r3, #28
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80020cc:	7bfa      	ldrb	r2, [r7, #15]
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	4413      	add	r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	440b      	add	r3, r1
 80020da:	3320      	adds	r3, #32
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020e0:	7bfa      	ldrb	r2, [r7, #15]
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	4413      	add	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	3324      	adds	r3, #36	@ 0x24
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
 80020f6:	3301      	adds	r3, #1
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	791b      	ldrb	r3, [r3, #4]
 80020fe:	7bfa      	ldrb	r2, [r7, #15]
 8002100:	429a      	cmp	r2, r3
 8002102:	d3af      	bcc.n	8002064 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002104:	2300      	movs	r3, #0
 8002106:	73fb      	strb	r3, [r7, #15]
 8002108:	e044      	b.n	8002194 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800210a:	7bfa      	ldrb	r2, [r7, #15]
 800210c:	6879      	ldr	r1, [r7, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	4413      	add	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	440b      	add	r3, r1
 8002118:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002120:	7bfa      	ldrb	r2, [r7, #15]
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	4413      	add	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002136:	7bfa      	ldrb	r2, [r7, #15]
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	4413      	add	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	440b      	add	r3, r1
 8002144:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002148:	2200      	movs	r2, #0
 800214a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002162:	7bfa      	ldrb	r2, [r7, #15]
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	4413      	add	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002178:	7bfa      	ldrb	r2, [r7, #15]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	3301      	adds	r3, #1
 8002192:	73fb      	strb	r3, [r7, #15]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	791b      	ldrb	r3, [r3, #4]
 8002198:	7bfa      	ldrb	r2, [r7, #15]
 800219a:	429a      	cmp	r2, r3
 800219c:	d3b5      	bcc.n	800210a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6818      	ldr	r0, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	7c1a      	ldrb	r2, [r3, #16]
 80021a6:	f88d 2000 	strb.w	r2, [sp]
 80021aa:	3304      	adds	r3, #4
 80021ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021ae:	f005 ffdd 	bl	800816c <USB_DevInit>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2202      	movs	r2, #2
 80021bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e013      	b.n	80021ec <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	7b1b      	ldrb	r3, [r3, #12]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d102      	bne.n	80021e0 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 ff3c 	bl	8003058 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f006 faeb 	bl	80087c0 <USB_DevDisconnect>

  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	42040000 	.word	0x42040000

080021f8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80021f8:	b590      	push	{r4, r7, lr}
 80021fa:	b08d      	sub	sp, #52	@ 0x34
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002206:	6a3b      	ldr	r3, [r7, #32]
 8002208:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f006 fb8a 	bl	8008928 <USB_GetMode>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	f040 84b9 	bne.w	8002b8e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f006 faee 	bl	8008802 <USB_ReadInterrupts>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 84af 	beq.w	8002b8c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	0a1b      	lsrs	r3, r3, #8
 8002238:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f006 fadb 	bl	8008802 <USB_ReadInterrupts>
 800224c:	4603      	mov	r3, r0
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b02      	cmp	r3, #2
 8002254:	d107      	bne.n	8002266 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	695a      	ldr	r2, [r3, #20]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f002 0202 	and.w	r2, r2, #2
 8002264:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f006 fac9 	bl	8008802 <USB_ReadInterrupts>
 8002270:	4603      	mov	r3, r0
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b10      	cmp	r3, #16
 8002278:	d161      	bne.n	800233e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699a      	ldr	r2, [r3, #24]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 0210 	bic.w	r2, r2, #16
 8002288:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800228a:	6a3b      	ldr	r3, [r7, #32]
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	f003 020f 	and.w	r2, r3, #15
 8002296:	4613      	mov	r3, r2
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	4413      	add	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	3304      	adds	r3, #4
 80022a8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	0c5b      	lsrs	r3, r3, #17
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d124      	bne.n	8002300 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80022bc:	4013      	ands	r3, r2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d035      	beq.n	800232e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	091b      	lsrs	r3, r3, #4
 80022ca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80022cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	461a      	mov	r2, r3
 80022d4:	6a38      	ldr	r0, [r7, #32]
 80022d6:	f006 fa1b 	bl	8008710 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022e6:	441a      	add	r2, r3
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	695a      	ldr	r2, [r3, #20]
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	091b      	lsrs	r3, r3, #4
 80022f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80022f8:	441a      	add	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	615a      	str	r2, [r3, #20]
 80022fe:	e016      	b.n	800232e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	0c5b      	lsrs	r3, r3, #17
 8002304:	f003 030f 	and.w	r3, r3, #15
 8002308:	2b06      	cmp	r3, #6
 800230a:	d110      	bne.n	800232e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002312:	2208      	movs	r2, #8
 8002314:	4619      	mov	r1, r3
 8002316:	6a38      	ldr	r0, [r7, #32]
 8002318:	f006 f9fa 	bl	8008710 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	695a      	ldr	r2, [r3, #20]
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002328:	441a      	add	r2, r3
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	699a      	ldr	r2, [r3, #24]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f042 0210 	orr.w	r2, r2, #16
 800233c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f006 fa5d 	bl	8008802 <USB_ReadInterrupts>
 8002348:	4603      	mov	r3, r0
 800234a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800234e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002352:	f040 80a7 	bne.w	80024a4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4618      	mov	r0, r3
 8002360:	f006 fa62 	bl	8008828 <USB_ReadDevAllOutEpInterrupt>
 8002364:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002366:	e099      	b.n	800249c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 808e 	beq.w	8002490 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	4611      	mov	r1, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f006 fa86 	bl	8008890 <USB_ReadDevOutEPInterrupt>
 8002384:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	f003 0301 	and.w	r3, r3, #1
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00c      	beq.n	80023aa <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002392:	015a      	lsls	r2, r3, #5
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	4413      	add	r3, r2
 8002398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800239c:	461a      	mov	r2, r3
 800239e:	2301      	movs	r3, #1
 80023a0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80023a2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 fd29 	bl	8002dfc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00c      	beq.n	80023ce <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80023b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023c0:	461a      	mov	r2, r3
 80023c2:	2308      	movs	r3, #8
 80023c4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80023c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f000 fdff 	bl	8002fcc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	f003 0310 	and.w	r3, r3, #16
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d008      	beq.n	80023ea <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80023d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023da:	015a      	lsls	r2, r3, #5
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023e4:	461a      	mov	r2, r3
 80023e6:	2310      	movs	r3, #16
 80023e8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d030      	beq.n	8002456 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80023f4:	6a3b      	ldr	r3, [r7, #32]
 80023f6:	695b      	ldr	r3, [r3, #20]
 80023f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023fc:	2b80      	cmp	r3, #128	@ 0x80
 80023fe:	d109      	bne.n	8002414 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800240e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002412:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002416:	4613      	mov	r3, r2
 8002418:	00db      	lsls	r3, r3, #3
 800241a:	4413      	add	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	3304      	adds	r3, #4
 8002428:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	78db      	ldrb	r3, [r3, #3]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d108      	bne.n	8002444 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2200      	movs	r2, #0
 8002436:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243a:	b2db      	uxtb	r3, r3
 800243c:	4619      	mov	r1, r3
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 fbf2 	bl	8002c28 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002446:	015a      	lsls	r2, r3, #5
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	4413      	add	r3, r2
 800244c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002450:	461a      	mov	r2, r3
 8002452:	2302      	movs	r3, #2
 8002454:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d008      	beq.n	8002472 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	015a      	lsls	r2, r3, #5
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	4413      	add	r3, r2
 8002468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800246c:	461a      	mov	r2, r3
 800246e:	2320      	movs	r3, #32
 8002470:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d009      	beq.n	8002490 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	015a      	lsls	r2, r3, #5
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	4413      	add	r3, r2
 8002484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002488:	461a      	mov	r2, r3
 800248a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800248e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002492:	3301      	adds	r3, #1
 8002494:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002498:	085b      	lsrs	r3, r3, #1
 800249a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800249c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f47f af62 	bne.w	8002368 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f006 f9aa 	bl	8008802 <USB_ReadInterrupts>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024b4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80024b8:	f040 80db 	bne.w	8002672 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f006 f9cb 	bl	800885c <USB_ReadDevAllInEpInterrupt>
 80024c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80024cc:	e0cd      	b.n	800266a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80024ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80c2 	beq.w	800265e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f006 f9f1 	bl	80088cc <USB_ReadDevInEPInterrupt>
 80024ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d057      	beq.n	80025a6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80024f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f8:	f003 030f 	and.w	r3, r3, #15
 80024fc:	2201      	movs	r2, #1
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800250a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	43db      	mvns	r3, r3
 8002510:	69f9      	ldr	r1, [r7, #28]
 8002512:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002516:	4013      	ands	r3, r2
 8002518:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	015a      	lsls	r2, r3, #5
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	4413      	add	r3, r2
 8002522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002526:	461a      	mov	r2, r3
 8002528:	2301      	movs	r3, #1
 800252a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	799b      	ldrb	r3, [r3, #6]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d132      	bne.n	800259a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002534:	6879      	ldr	r1, [r7, #4]
 8002536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002538:	4613      	mov	r3, r2
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4413      	add	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	3320      	adds	r3, #32
 8002544:	6819      	ldr	r1, [r3, #0]
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800254a:	4613      	mov	r3, r2
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	4413      	add	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4403      	add	r3, r0
 8002554:	331c      	adds	r3, #28
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4419      	add	r1, r3
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800255e:	4613      	mov	r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	4413      	add	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4403      	add	r3, r0
 8002568:	3320      	adds	r3, #32
 800256a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	2b00      	cmp	r3, #0
 8002570:	d113      	bne.n	800259a <HAL_PCD_IRQHandler+0x3a2>
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002576:	4613      	mov	r3, r2
 8002578:	00db      	lsls	r3, r3, #3
 800257a:	4413      	add	r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	3324      	adds	r3, #36	@ 0x24
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d108      	bne.n	800259a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6818      	ldr	r0, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002592:	461a      	mov	r2, r3
 8002594:	2101      	movs	r1, #1
 8002596:	f006 f9f9 	bl	800898c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	b2db      	uxtb	r3, r3
 800259e:	4619      	mov	r1, r3
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 fb03 	bl	8002bac <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d008      	beq.n	80025c2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80025b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b2:	015a      	lsls	r2, r3, #5
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	4413      	add	r3, r2
 80025b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025bc:	461a      	mov	r2, r3
 80025be:	2308      	movs	r3, #8
 80025c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	f003 0310 	and.w	r3, r3, #16
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d008      	beq.n	80025de <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	015a      	lsls	r2, r3, #5
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	4413      	add	r3, r2
 80025d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025d8:	461a      	mov	r2, r3
 80025da:	2310      	movs	r3, #16
 80025dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d008      	beq.n	80025fa <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80025e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ea:	015a      	lsls	r2, r3, #5
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	4413      	add	r3, r2
 80025f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025f4:	461a      	mov	r2, r3
 80025f6:	2340      	movs	r3, #64	@ 0x40
 80025f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d023      	beq.n	800264c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002604:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002606:	6a38      	ldr	r0, [r7, #32]
 8002608:	f005 fefc 	bl	8008404 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800260c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800260e:	4613      	mov	r3, r2
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4413      	add	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	3310      	adds	r3, #16
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	4413      	add	r3, r2
 800261c:	3304      	adds	r3, #4
 800261e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	78db      	ldrb	r3, [r3, #3]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d108      	bne.n	800263a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	2200      	movs	r2, #0
 800262c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800262e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002630:	b2db      	uxtb	r3, r3
 8002632:	4619      	mov	r1, r3
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 fb03 	bl	8002c40 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	015a      	lsls	r2, r3, #5
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	4413      	add	r3, r2
 8002642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002646:	461a      	mov	r2, r3
 8002648:	2302      	movs	r3, #2
 800264a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002656:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 fb42 	bl	8002ce2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	3301      	adds	r3, #1
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002666:	085b      	lsrs	r3, r3, #1
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800266c:	2b00      	cmp	r3, #0
 800266e:	f47f af2e 	bne.w	80024ce <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f006 f8c3 	bl	8008802 <USB_ReadInterrupts>
 800267c:	4603      	mov	r3, r0
 800267e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002682:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002686:	d122      	bne.n	80026ce <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	69fa      	ldr	r2, [r7, #28]
 8002692:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002696:	f023 0301 	bic.w	r3, r3, #1
 800269a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d108      	bne.n	80026b8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80026ae:	2100      	movs	r1, #0
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fcf5 	bl	80030a0 <HAL_PCDEx_LPM_Callback>
 80026b6:	e002      	b.n	80026be <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 faab 	bl	8002c14 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695a      	ldr	r2, [r3, #20]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80026cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f006 f895 	bl	8008802 <USB_ReadInterrupts>
 80026d8:	4603      	mov	r3, r0
 80026da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026e2:	d112      	bne.n	800270a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d102      	bne.n	80026fa <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 fa83 	bl	8002c00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002708:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f006 f877 	bl	8008802 <USB_ReadInterrupts>
 8002714:	4603      	mov	r3, r0
 8002716:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800271a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800271e:	d121      	bne.n	8002764 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695a      	ldr	r2, [r3, #20]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800272e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002736:	2b00      	cmp	r3, #0
 8002738:	d111      	bne.n	800275e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002748:	089b      	lsrs	r3, r3, #2
 800274a:	f003 020f 	and.w	r2, r3, #15
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002754:	2101      	movs	r1, #1
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 fca2 	bl	80030a0 <HAL_PCDEx_LPM_Callback>
 800275c:	e002      	b.n	8002764 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 fa4e 	bl	8002c00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f006 f84a 	bl	8008802 <USB_ReadInterrupts>
 800276e:	4603      	mov	r3, r0
 8002770:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002774:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002778:	f040 80b7 	bne.w	80028ea <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	69fa      	ldr	r2, [r7, #28]
 8002786:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800278a:	f023 0301 	bic.w	r3, r3, #1
 800278e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2110      	movs	r1, #16
 8002796:	4618      	mov	r0, r3
 8002798:	f005 fe34 	bl	8008404 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800279c:	2300      	movs	r3, #0
 800279e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027a0:	e046      	b.n	8002830 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80027a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027a4:	015a      	lsls	r2, r3, #5
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027ae:	461a      	mov	r2, r3
 80027b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80027b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80027b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b8:	015a      	lsls	r2, r3, #5
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	4413      	add	r3, r2
 80027be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027c6:	0151      	lsls	r1, r2, #5
 80027c8:	69fa      	ldr	r2, [r7, #28]
 80027ca:	440a      	add	r2, r1
 80027cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80027d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80027d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80027d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027d8:	015a      	lsls	r2, r3, #5
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	4413      	add	r3, r2
 80027de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027e2:	461a      	mov	r2, r3
 80027e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80027e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80027ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ec:	015a      	lsls	r2, r3, #5
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	4413      	add	r3, r2
 80027f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027fa:	0151      	lsls	r1, r2, #5
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	440a      	add	r2, r1
 8002800:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002804:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002808:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800280a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800280c:	015a      	lsls	r2, r3, #5
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	4413      	add	r3, r2
 8002812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800281a:	0151      	lsls	r1, r2, #5
 800281c:	69fa      	ldr	r2, [r7, #28]
 800281e:	440a      	add	r2, r1
 8002820:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002824:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002828:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800282a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800282c:	3301      	adds	r3, #1
 800282e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	791b      	ldrb	r3, [r3, #4]
 8002834:	461a      	mov	r2, r3
 8002836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002838:	4293      	cmp	r3, r2
 800283a:	d3b2      	bcc.n	80027a2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	69fa      	ldr	r2, [r7, #28]
 8002846:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800284a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800284e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	7bdb      	ldrb	r3, [r3, #15]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d016      	beq.n	8002886 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800285e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002862:	69fa      	ldr	r2, [r7, #28]
 8002864:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002868:	f043 030b 	orr.w	r3, r3, #11
 800286c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002878:	69fa      	ldr	r2, [r7, #28]
 800287a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800287e:	f043 030b 	orr.w	r3, r3, #11
 8002882:	6453      	str	r3, [r2, #68]	@ 0x44
 8002884:	e015      	b.n	80028b2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	69fa      	ldr	r2, [r7, #28]
 8002890:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002894:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002898:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800289c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	69fa      	ldr	r2, [r7, #28]
 80028a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028ac:	f043 030b 	orr.w	r3, r3, #11
 80028b0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028c0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80028c4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6818      	ldr	r0, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80028d4:	461a      	mov	r2, r3
 80028d6:	f006 f859 	bl	800898c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	695a      	ldr	r2, [r3, #20]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80028e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f005 ff87 	bl	8008802 <USB_ReadInterrupts>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028fe:	d123      	bne.n	8002948 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f006 f81d 	bl	8008944 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f005 fdf1 	bl	80084f6 <USB_GetDevSpeed>
 8002914:	4603      	mov	r3, r0
 8002916:	461a      	mov	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681c      	ldr	r4, [r3, #0]
 8002920:	f001 fea6 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 8002924:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800292a:	461a      	mov	r2, r3
 800292c:	4620      	mov	r0, r4
 800292e:	f005 fb1d 	bl	8007f6c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 f95a 	bl	8002bec <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695a      	ldr	r2, [r3, #20]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002946:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f005 ff58 	bl	8008802 <USB_ReadInterrupts>
 8002952:	4603      	mov	r3, r0
 8002954:	f003 0308 	and.w	r3, r3, #8
 8002958:	2b08      	cmp	r3, #8
 800295a:	d10a      	bne.n	8002972 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f93b 	bl	8002bd8 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	695a      	ldr	r2, [r3, #20]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f002 0208 	and.w	r2, r2, #8
 8002970:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f005 ff43 	bl	8008802 <USB_ReadInterrupts>
 800297c:	4603      	mov	r3, r0
 800297e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002982:	2b80      	cmp	r3, #128	@ 0x80
 8002984:	d123      	bne.n	80029ce <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002986:	6a3b      	ldr	r3, [r7, #32]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800298e:	6a3b      	ldr	r3, [r7, #32]
 8002990:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002992:	2301      	movs	r3, #1
 8002994:	627b      	str	r3, [r7, #36]	@ 0x24
 8002996:	e014      	b.n	80029c2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800299c:	4613      	mov	r3, r2
 800299e:	00db      	lsls	r3, r3, #3
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d105      	bne.n	80029bc <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80029b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	4619      	mov	r1, r3
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f962 	bl	8002c80 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	3301      	adds	r3, #1
 80029c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	791b      	ldrb	r3, [r3, #4]
 80029c6:	461a      	mov	r2, r3
 80029c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d3e4      	bcc.n	8002998 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f005 ff15 	bl	8008802 <USB_ReadInterrupts>
 80029d8:	4603      	mov	r3, r0
 80029da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029e2:	d13c      	bne.n	8002a5e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029e4:	2301      	movs	r3, #1
 80029e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80029e8:	e02b      	b.n	8002a42 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80029ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ec:	015a      	lsls	r2, r3, #5
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	4413      	add	r3, r2
 80029f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029fe:	4613      	mov	r3, r2
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	440b      	add	r3, r1
 8002a08:	3318      	adds	r3, #24
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d115      	bne.n	8002a3c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002a10:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	da12      	bge.n	8002a3c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	4413      	add	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	440b      	add	r3, r1
 8002a24:	3317      	adds	r3, #23
 8002a26:	2201      	movs	r2, #1
 8002a28:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	4619      	mov	r1, r3
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f922 	bl	8002c80 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	3301      	adds	r3, #1
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	791b      	ldrb	r3, [r3, #4]
 8002a46:	461a      	mov	r2, r3
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d3cd      	bcc.n	80029ea <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	695a      	ldr	r2, [r3, #20]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f005 fecd 	bl	8008802 <USB_ReadInterrupts>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a72:	d156      	bne.n	8002b22 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002a74:	2301      	movs	r3, #1
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a78:	e045      	b.n	8002b06 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7c:	015a      	lsls	r2, r3, #5
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	4413      	add	r3, r2
 8002a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a8e:	4613      	mov	r3, r2
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	440b      	add	r3, r1
 8002a98:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d12e      	bne.n	8002b00 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002aa2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	da2b      	bge.n	8002b00 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002ab4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d121      	bne.n	8002b00 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002abc:	6879      	ldr	r1, [r7, #4]
 8002abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002ace:	2201      	movs	r2, #1
 8002ad0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10a      	bne.n	8002b00 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	69fa      	ldr	r2, [r7, #28]
 8002af4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002af8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002afc:	6053      	str	r3, [r2, #4]
            break;
 8002afe:	e008      	b.n	8002b12 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b02:	3301      	adds	r3, #1
 8002b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	791b      	ldrb	r3, [r3, #4]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d3b3      	bcc.n	8002a7a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	695a      	ldr	r2, [r3, #20]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002b20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f005 fe6b 	bl	8008802 <USB_ReadInterrupts>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002b32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b36:	d10a      	bne.n	8002b4e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f88d 	bl	8002c58 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695a      	ldr	r2, [r3, #20]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f005 fe55 	bl	8008802 <USB_ReadInterrupts>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d115      	bne.n	8002b8e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d002      	beq.n	8002b7a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f879 	bl	8002c6c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	e000      	b.n	8002b8e <HAL_PCD_IRQHandler+0x996>
      return;
 8002b8c:	bf00      	nop
    }
  }
}
 8002b8e:	3734      	adds	r7, #52	@ 0x34
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd90      	pop	{r4, r7, pc}

08002b94 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002c8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	da0c      	bge.n	8002cae <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c94:	78fb      	ldrb	r3, [r7, #3]
 8002c96:	f003 020f 	and.w	r2, r3, #15
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	4413      	add	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	3310      	adds	r3, #16
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3304      	adds	r3, #4
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	e00c      	b.n	8002cc8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cae:	78fb      	ldrb	r3, [r7, #3]
 8002cb0:	f003 020f 	and.w	r2, r3, #15
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	4413      	add	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68f9      	ldr	r1, [r7, #12]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f005 fc36 	bl	8008540 <USB_EPStopXfer>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002cd8:	7afb      	ldrb	r3, [r7, #11]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b08a      	sub	sp, #40	@ 0x28
 8002ce6:	af02      	add	r7, sp, #8
 8002ce8:	6078      	str	r0, [r7, #4]
 8002cea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	3310      	adds	r3, #16
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	4413      	add	r3, r2
 8002d06:	3304      	adds	r3, #4
 8002d08:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	695a      	ldr	r2, [r3, #20]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d901      	bls.n	8002d1a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e06b      	b.n	8002df2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	691a      	ldr	r2, [r3, #16]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d902      	bls.n	8002d36 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3303      	adds	r3, #3
 8002d3a:	089b      	lsrs	r3, r3, #2
 8002d3c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d3e:	e02a      	b.n	8002d96 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	69fa      	ldr	r2, [r7, #28]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d902      	bls.n	8002d5c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	3303      	adds	r3, #3
 8002d60:	089b      	lsrs	r3, r3, #2
 8002d62:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	68d9      	ldr	r1, [r3, #12]
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	4603      	mov	r3, r0
 8002d78:	6978      	ldr	r0, [r7, #20]
 8002d7a:	f005 fc8b 	bl	8008694 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	441a      	add	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	695a      	ldr	r2, [r3, #20]
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	441a      	add	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	015a      	lsls	r2, r3, #5
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d809      	bhi.n	8002dc0 <PCD_WriteEmptyTxFifo+0xde>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	695a      	ldr	r2, [r3, #20]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d203      	bcs.n	8002dc0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1bf      	bne.n	8002d40 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	691a      	ldr	r2, [r3, #16]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d811      	bhi.n	8002df0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	f003 030f 	and.w	r3, r3, #15
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002de0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	43db      	mvns	r3, r3
 8002de6:	6939      	ldr	r1, [r7, #16]
 8002de8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002dec:	4013      	ands	r3, r2
 8002dee:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3720      	adds	r7, #32
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
	...

08002dfc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b088      	sub	sp, #32
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	333c      	adds	r3, #60	@ 0x3c
 8002e14:	3304      	adds	r3, #4
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	015a      	lsls	r2, r3, #5
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	4413      	add	r3, r2
 8002e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	799b      	ldrb	r3, [r3, #6]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d17b      	bne.n	8002f2a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	f003 0308 	and.w	r3, r3, #8
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d015      	beq.n	8002e68 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	4a61      	ldr	r2, [pc, #388]	@ (8002fc4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	f240 80b9 	bls.w	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 80b3 	beq.w	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	015a      	lsls	r2, r3, #5
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	4413      	add	r3, r2
 8002e5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e5e:	461a      	mov	r2, r3
 8002e60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e64:	6093      	str	r3, [r2, #8]
 8002e66:	e0a7      	b.n	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d009      	beq.n	8002e86 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	015a      	lsls	r2, r3, #5
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	4413      	add	r3, r2
 8002e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e7e:	461a      	mov	r2, r3
 8002e80:	2320      	movs	r3, #32
 8002e82:	6093      	str	r3, [r2, #8]
 8002e84:	e098      	b.n	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f040 8093 	bne.w	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	4a4b      	ldr	r2, [pc, #300]	@ (8002fc4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d90f      	bls.n	8002eba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	015a      	lsls	r2, r3, #5
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	4413      	add	r3, r2
 8002eac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002eb6:	6093      	str	r3, [r2, #8]
 8002eb8:	e07e      	b.n	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	00db      	lsls	r3, r3, #3
 8002ec0:	4413      	add	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	4413      	add	r3, r2
 8002ecc:	3304      	adds	r3, #4
 8002ece:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a1a      	ldr	r2, [r3, #32]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	0159      	lsls	r1, r3, #5
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	440b      	add	r3, r1
 8002edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee6:	1ad2      	subs	r2, r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d114      	bne.n	8002f1c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d109      	bne.n	8002f0e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6818      	ldr	r0, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f04:	461a      	mov	r2, r3
 8002f06:	2101      	movs	r1, #1
 8002f08:	f005 fd40 	bl	800898c <USB_EP0_OutStart>
 8002f0c:	e006      	b.n	8002f1c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	441a      	add	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	4619      	mov	r1, r3
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff fe36 	bl	8002b94 <HAL_PCD_DataOutStageCallback>
 8002f28:	e046      	b.n	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	4a26      	ldr	r2, [pc, #152]	@ (8002fc8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d124      	bne.n	8002f7c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f48:	461a      	mov	r2, r3
 8002f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f4e:	6093      	str	r3, [r2, #8]
 8002f50:	e032      	b.n	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	f003 0320 	and.w	r3, r3, #32
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d008      	beq.n	8002f6e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	015a      	lsls	r2, r3, #5
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	4413      	add	r3, r2
 8002f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f68:	461a      	mov	r2, r3
 8002f6a:	2320      	movs	r3, #32
 8002f6c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	4619      	mov	r1, r3
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff fe0d 	bl	8002b94 <HAL_PCD_DataOutStageCallback>
 8002f7a:	e01d      	b.n	8002fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d114      	bne.n	8002fac <PCD_EP_OutXfrComplete_int+0x1b0>
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	4613      	mov	r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	4413      	add	r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	440b      	add	r3, r1
 8002f90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d108      	bne.n	8002fac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6818      	ldr	r0, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	f005 fcf0 	bl	800898c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff fdee 	bl	8002b94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3720      	adds	r7, #32
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	4f54300a 	.word	0x4f54300a
 8002fc8:	4f54310a 	.word	0x4f54310a

08002fcc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	333c      	adds	r3, #60	@ 0x3c
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	015a      	lsls	r2, r3, #5
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	4a15      	ldr	r2, [pc, #84]	@ (8003054 <PCD_EP_OutSetupPacket_int+0x88>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d90e      	bls.n	8003020 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003008:	2b00      	cmp	r3, #0
 800300a:	d009      	beq.n	8003020 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	015a      	lsls	r2, r3, #5
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4413      	add	r3, r2
 8003014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003018:	461a      	mov	r2, r3
 800301a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800301e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff fdcf 	bl	8002bc4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4a0a      	ldr	r2, [pc, #40]	@ (8003054 <PCD_EP_OutSetupPacket_int+0x88>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d90c      	bls.n	8003048 <PCD_EP_OutSetupPacket_int+0x7c>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	799b      	ldrb	r3, [r3, #6]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d108      	bne.n	8003048 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6818      	ldr	r0, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003040:	461a      	mov	r2, r3
 8003042:	2101      	movs	r1, #1
 8003044:	f005 fca2 	bl	800898c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	4f54300a 	.word	0x4f54300a

08003058 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800308a:	f043 0303 	orr.w	r3, r3, #3
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	460b      	mov	r3, r1
 80030aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80030c0:	4b39      	ldr	r3, [pc, #228]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80030c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030c8:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d10b      	bne.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030d8:	d905      	bls.n	80030e6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80030da:	4b33      	ldr	r3, [pc, #204]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	4a32      	ldr	r2, [pc, #200]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80030e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030e4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	e057      	b.n	800319a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030f0:	d90a      	bls.n	8003108 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80030f2:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	4a2a      	ldr	r2, [pc, #168]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003100:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003104:	60d3      	str	r3, [r2, #12]
 8003106:	e007      	b.n	8003118 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003108:	4b27      	ldr	r3, [pc, #156]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003110:	4925      	ldr	r1, [pc, #148]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4313      	orrs	r3, r2
 8003116:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003118:	4b24      	ldr	r3, [pc, #144]	@ (80031ac <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a24      	ldr	r2, [pc, #144]	@ (80031b0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800311e:	fba2 2303 	umull	r2, r3, r2, r3
 8003122:	099b      	lsrs	r3, r3, #6
 8003124:	2232      	movs	r2, #50	@ 0x32
 8003126:	fb02 f303 	mul.w	r3, r2, r3
 800312a:	4a21      	ldr	r2, [pc, #132]	@ (80031b0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800312c:	fba2 2303 	umull	r2, r3, r2, r3
 8003130:	099b      	lsrs	r3, r3, #6
 8003132:	3301      	adds	r3, #1
 8003134:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003136:	e002      	b.n	800313e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	3b01      	subs	r3, #1
 800313c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800313e:	4b1a      	ldr	r3, [pc, #104]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d102      	bne.n	8003150 <HAL_PWREx_ControlVoltageScaling+0x98>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1f3      	bne.n	8003138 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d01b      	beq.n	800318e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003156:	4b15      	ldr	r3, [pc, #84]	@ (80031ac <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a15      	ldr	r2, [pc, #84]	@ (80031b0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	099b      	lsrs	r3, r3, #6
 8003162:	2232      	movs	r2, #50	@ 0x32
 8003164:	fb02 f303 	mul.w	r3, r2, r3
 8003168:	4a11      	ldr	r2, [pc, #68]	@ (80031b0 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	099b      	lsrs	r3, r3, #6
 8003170:	3301      	adds	r3, #1
 8003172:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003174:	e002      	b.n	800317c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	3b01      	subs	r3, #1
 800317a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800317c:	4b0a      	ldr	r3, [pc, #40]	@ (80031a8 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800317e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d102      	bne.n	800318e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f3      	bne.n	8003176 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e000      	b.n	800319a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3714      	adds	r7, #20
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	46020800 	.word	0x46020800
 80031ac:	20000000 	.word	0x20000000
 80031b0:	10624dd3 	.word	0x10624dd3

080031b4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80031b8:	4b04      	ldr	r3, [pc, #16]	@ (80031cc <HAL_PWREx_GetVoltageRange+0x18>)
 80031ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	46020800 	.word	0x46020800

080031d0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80031d8:	4b22      	ldr	r3, [pc, #136]	@ (8003264 <HAL_PWREx_ConfigSupply+0x94>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a22      	ldr	r2, [pc, #136]	@ (8003268 <HAL_PWREx_ConfigSupply+0x98>)
 80031de:	fba2 2303 	umull	r2, r3, r2, r3
 80031e2:	099b      	lsrs	r3, r3, #6
 80031e4:	2232      	movs	r2, #50	@ 0x32
 80031e6:	fb02 f303 	mul.w	r3, r2, r3
 80031ea:	4a1f      	ldr	r2, [pc, #124]	@ (8003268 <HAL_PWREx_ConfigSupply+0x98>)
 80031ec:	fba2 2303 	umull	r2, r3, r2, r3
 80031f0:	099b      	lsrs	r3, r3, #6
 80031f2:	3301      	adds	r3, #1
 80031f4:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d113      	bne.n	8003224 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80031fc:	4b1b      	ldr	r3, [pc, #108]	@ (800326c <HAL_PWREx_ConfigSupply+0x9c>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	4a1a      	ldr	r2, [pc, #104]	@ (800326c <HAL_PWREx_ConfigSupply+0x9c>)
 8003202:	f023 0302 	bic.w	r3, r3, #2
 8003206:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003208:	e002      	b.n	8003210 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	3b01      	subs	r3, #1
 800320e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003210:	4b16      	ldr	r3, [pc, #88]	@ (800326c <HAL_PWREx_ConfigSupply+0x9c>)
 8003212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b02      	cmp	r3, #2
 800321a:	d116      	bne.n	800324a <HAL_PWREx_ConfigSupply+0x7a>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1f3      	bne.n	800320a <HAL_PWREx_ConfigSupply+0x3a>
 8003222:	e012      	b.n	800324a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <HAL_PWREx_ConfigSupply+0x9c>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	4a10      	ldr	r2, [pc, #64]	@ (800326c <HAL_PWREx_ConfigSupply+0x9c>)
 800322a:	f043 0302 	orr.w	r3, r3, #2
 800322e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003230:	e002      	b.n	8003238 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	3b01      	subs	r3, #1
 8003236:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003238:	4b0c      	ldr	r3, [pc, #48]	@ (800326c <HAL_PWREx_ConfigSupply+0x9c>)
 800323a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <HAL_PWREx_ConfigSupply+0x7a>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f3      	bne.n	8003232 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d101      	bne.n	8003254 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e000      	b.n	8003256 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	20000000 	.word	0x20000000
 8003268:	10624dd3 	.word	0x10624dd3
 800326c:	46020800 	.word	0x46020800

08003270 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8003274:	4b05      	ldr	r3, [pc, #20]	@ (800328c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003276:	691b      	ldr	r3, [r3, #16]
 8003278:	4a04      	ldr	r2, [pc, #16]	@ (800328c <HAL_PWREx_EnableVddUSB+0x1c>)
 800327a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800327e:	6113      	str	r3, [r2, #16]
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	46020800 	.word	0x46020800

08003290 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003294:	4b05      	ldr	r3, [pc, #20]	@ (80032ac <HAL_PWREx_EnableVddIO2+0x1c>)
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	4a04      	ldr	r2, [pc, #16]	@ (80032ac <HAL_PWREx_EnableVddIO2+0x1c>)
 800329a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800329e:	6113      	str	r3, [r2, #16]
}
 80032a0:	bf00      	nop
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	46020800 	.word	0x46020800

080032b0 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 80032b4:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <HAL_PWREx_EnableVddA+0x1c>)
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	4a04      	ldr	r2, [pc, #16]	@ (80032cc <HAL_PWREx_EnableVddA+0x1c>)
 80032ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80032be:	6113      	str	r3, [r2, #16]
}
 80032c0:	bf00      	nop
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	46020800 	.word	0x46020800

080032d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08e      	sub	sp, #56	@ 0x38
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80032d8:	2300      	movs	r3, #0
 80032da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d102      	bne.n	80032ea <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	f000 bec8 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ea:	4b99      	ldr	r3, [pc, #612]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	f003 030c 	and.w	r3, r3, #12
 80032f2:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032f4:	4b96      	ldr	r3, [pc, #600]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80032f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f8:	f003 0303 	and.w	r3, r3, #3
 80032fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0310 	and.w	r3, r3, #16
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 816c 	beq.w	80035e4 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800330c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330e:	2b00      	cmp	r3, #0
 8003310:	d007      	beq.n	8003322 <HAL_RCC_OscConfig+0x52>
 8003312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003314:	2b0c      	cmp	r3, #12
 8003316:	f040 80de 	bne.w	80034d6 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800331a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800331c:	2b01      	cmp	r3, #1
 800331e:	f040 80da 	bne.w	80034d6 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d102      	bne.n	8003330 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	f000 bea5 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003334:	4b86      	ldr	r3, [pc, #536]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d004      	beq.n	800334a <HAL_RCC_OscConfig+0x7a>
 8003340:	4b83      	ldr	r3, [pc, #524]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003348:	e005      	b.n	8003356 <HAL_RCC_OscConfig+0x86>
 800334a:	4b81      	ldr	r3, [pc, #516]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800334c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003350:	041b      	lsls	r3, r3, #16
 8003352:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003356:	4293      	cmp	r3, r2
 8003358:	d255      	bcs.n	8003406 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800335a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10a      	bne.n	8003376 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003364:	4618      	mov	r0, r3
 8003366:	f001 f9d9 	bl	800471c <RCC_SetFlashLatencyFromMSIRange>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d002      	beq.n	8003376 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	f000 be82 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003376:	4b76      	ldr	r3, [pc, #472]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	4a75      	ldr	r2, [pc, #468]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800337c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003380:	6093      	str	r3, [r2, #8]
 8003382:	4b73      	ldr	r3, [pc, #460]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338e:	4970      	ldr	r1, [pc, #448]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003390:	4313      	orrs	r3, r2
 8003392:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800339c:	d309      	bcc.n	80033b2 <HAL_RCC_OscConfig+0xe2>
 800339e:	4b6c      	ldr	r3, [pc, #432]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f023 021f 	bic.w	r2, r3, #31
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	4969      	ldr	r1, [pc, #420]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	60cb      	str	r3, [r1, #12]
 80033b0:	e07e      	b.n	80034b0 <HAL_RCC_OscConfig+0x1e0>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	da0a      	bge.n	80033d0 <HAL_RCC_OscConfig+0x100>
 80033ba:	4b65      	ldr	r3, [pc, #404]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	015b      	lsls	r3, r3, #5
 80033c8:	4961      	ldr	r1, [pc, #388]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60cb      	str	r3, [r1, #12]
 80033ce:	e06f      	b.n	80034b0 <HAL_RCC_OscConfig+0x1e0>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033d8:	d30a      	bcc.n	80033f0 <HAL_RCC_OscConfig+0x120>
 80033da:	4b5d      	ldr	r3, [pc, #372]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	029b      	lsls	r3, r3, #10
 80033e8:	4959      	ldr	r1, [pc, #356]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	60cb      	str	r3, [r1, #12]
 80033ee:	e05f      	b.n	80034b0 <HAL_RCC_OscConfig+0x1e0>
 80033f0:	4b57      	ldr	r3, [pc, #348]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	03db      	lsls	r3, r3, #15
 80033fe:	4954      	ldr	r1, [pc, #336]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003400:	4313      	orrs	r3, r2
 8003402:	60cb      	str	r3, [r1, #12]
 8003404:	e054      	b.n	80034b0 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003406:	4b52      	ldr	r3, [pc, #328]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	4a51      	ldr	r2, [pc, #324]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800340c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003410:	6093      	str	r3, [r2, #8]
 8003412:	4b4f      	ldr	r3, [pc, #316]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341e:	494c      	ldr	r1, [pc, #304]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003420:	4313      	orrs	r3, r2
 8003422:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800342c:	d309      	bcc.n	8003442 <HAL_RCC_OscConfig+0x172>
 800342e:	4b48      	ldr	r3, [pc, #288]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f023 021f 	bic.w	r2, r3, #31
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	4945      	ldr	r1, [pc, #276]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800343c:	4313      	orrs	r3, r2
 800343e:	60cb      	str	r3, [r1, #12]
 8003440:	e028      	b.n	8003494 <HAL_RCC_OscConfig+0x1c4>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	2b00      	cmp	r3, #0
 8003448:	da0a      	bge.n	8003460 <HAL_RCC_OscConfig+0x190>
 800344a:	4b41      	ldr	r3, [pc, #260]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	015b      	lsls	r3, r3, #5
 8003458:	493d      	ldr	r1, [pc, #244]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800345a:	4313      	orrs	r3, r2
 800345c:	60cb      	str	r3, [r1, #12]
 800345e:	e019      	b.n	8003494 <HAL_RCC_OscConfig+0x1c4>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003468:	d30a      	bcc.n	8003480 <HAL_RCC_OscConfig+0x1b0>
 800346a:	4b39      	ldr	r3, [pc, #228]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	029b      	lsls	r3, r3, #10
 8003478:	4935      	ldr	r1, [pc, #212]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800347a:	4313      	orrs	r3, r2
 800347c:	60cb      	str	r3, [r1, #12]
 800347e:	e009      	b.n	8003494 <HAL_RCC_OscConfig+0x1c4>
 8003480:	4b33      	ldr	r3, [pc, #204]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	03db      	lsls	r3, r3, #15
 800348e:	4930      	ldr	r1, [pc, #192]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003490:	4313      	orrs	r3, r2
 8003492:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10a      	bne.n	80034b0 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349e:	4618      	mov	r0, r3
 80034a0:	f001 f93c 	bl	800471c <RCC_SetFlashLatencyFromMSIRange>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d002      	beq.n	80034b0 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	f000 bde5 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80034b0:	f001 f8de 	bl	8004670 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80034b4:	4b27      	ldr	r3, [pc, #156]	@ (8003554 <HAL_RCC_OscConfig+0x284>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fd fd4f 	bl	8000f5c <HAL_InitTick>
 80034be:	4603      	mov	r3, r0
 80034c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80034c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 808a 	beq.w	80035e2 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80034ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034d2:	f000 bdd2 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d066      	beq.n	80035ac <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80034de:	4b1c      	ldr	r3, [pc, #112]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80034ea:	f7fd fdc1 	bl	8001070 <HAL_GetTick>
 80034ee:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80034f0:	e009      	b.n	8003506 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034f2:	f7fd fdbd 	bl	8001070 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d902      	bls.n	8003506 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	f000 bdba 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003506:	4b12      	ldr	r3, [pc, #72]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0304 	and.w	r3, r3, #4
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0ef      	beq.n	80034f2 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003512:	4b0f      	ldr	r3, [pc, #60]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	4a0e      	ldr	r2, [pc, #56]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003518:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800351c:	6093      	str	r3, [r2, #8]
 800351e:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352a:	4909      	ldr	r1, [pc, #36]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800352c:	4313      	orrs	r3, r2
 800352e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003538:	d30e      	bcc.n	8003558 <HAL_RCC_OscConfig+0x288>
 800353a:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f023 021f 	bic.w	r2, r3, #31
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	4902      	ldr	r1, [pc, #8]	@ (8003550 <HAL_RCC_OscConfig+0x280>)
 8003548:	4313      	orrs	r3, r2
 800354a:	60cb      	str	r3, [r1, #12]
 800354c:	e04a      	b.n	80035e4 <HAL_RCC_OscConfig+0x314>
 800354e:	bf00      	nop
 8003550:	46020c00 	.word	0x46020c00
 8003554:	20000004 	.word	0x20000004
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	2b00      	cmp	r3, #0
 800355e:	da0a      	bge.n	8003576 <HAL_RCC_OscConfig+0x2a6>
 8003560:	4b98      	ldr	r3, [pc, #608]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	015b      	lsls	r3, r3, #5
 800356e:	4995      	ldr	r1, [pc, #596]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003570:	4313      	orrs	r3, r2
 8003572:	60cb      	str	r3, [r1, #12]
 8003574:	e036      	b.n	80035e4 <HAL_RCC_OscConfig+0x314>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800357e:	d30a      	bcc.n	8003596 <HAL_RCC_OscConfig+0x2c6>
 8003580:	4b90      	ldr	r3, [pc, #576]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	029b      	lsls	r3, r3, #10
 800358e:	498d      	ldr	r1, [pc, #564]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003590:	4313      	orrs	r3, r2
 8003592:	60cb      	str	r3, [r1, #12]
 8003594:	e026      	b.n	80035e4 <HAL_RCC_OscConfig+0x314>
 8003596:	4b8b      	ldr	r3, [pc, #556]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	03db      	lsls	r3, r3, #15
 80035a4:	4987      	ldr	r1, [pc, #540]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60cb      	str	r3, [r1, #12]
 80035aa:	e01b      	b.n	80035e4 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80035ac:	4b85      	ldr	r3, [pc, #532]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a84      	ldr	r2, [pc, #528]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80035b2:	f023 0301 	bic.w	r3, r3, #1
 80035b6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80035b8:	f7fd fd5a 	bl	8001070 <HAL_GetTick>
 80035bc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80035be:	e009      	b.n	80035d4 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035c0:	f7fd fd56 	bl	8001070 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d902      	bls.n	80035d4 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	f000 bd53 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80035d4:	4b7b      	ldr	r3, [pc, #492]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1ef      	bne.n	80035c0 <HAL_RCC_OscConfig+0x2f0>
 80035e0:	e000      	b.n	80035e4 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80035e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 808b 	beq.w	8003708 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80035f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_OscConfig+0x334>
 80035f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fa:	2b0c      	cmp	r3, #12
 80035fc:	d109      	bne.n	8003612 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80035fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003600:	2b03      	cmp	r3, #3
 8003602:	d106      	bne.n	8003612 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d17d      	bne.n	8003708 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	f000 bd34 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800361a:	d106      	bne.n	800362a <HAL_RCC_OscConfig+0x35a>
 800361c:	4b69      	ldr	r3, [pc, #420]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a68      	ldr	r2, [pc, #416]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003626:	6013      	str	r3, [r2, #0]
 8003628:	e041      	b.n	80036ae <HAL_RCC_OscConfig+0x3de>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003632:	d112      	bne.n	800365a <HAL_RCC_OscConfig+0x38a>
 8003634:	4b63      	ldr	r3, [pc, #396]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a62      	ldr	r2, [pc, #392]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800363a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800363e:	6013      	str	r3, [r2, #0]
 8003640:	4b60      	ldr	r3, [pc, #384]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a5f      	ldr	r2, [pc, #380]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003646:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800364a:	6013      	str	r3, [r2, #0]
 800364c:	4b5d      	ldr	r3, [pc, #372]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a5c      	ldr	r2, [pc, #368]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	e029      	b.n	80036ae <HAL_RCC_OscConfig+0x3de>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003662:	d112      	bne.n	800368a <HAL_RCC_OscConfig+0x3ba>
 8003664:	4b57      	ldr	r3, [pc, #348]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a56      	ldr	r2, [pc, #344]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800366a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800366e:	6013      	str	r3, [r2, #0]
 8003670:	4b54      	ldr	r3, [pc, #336]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a53      	ldr	r2, [pc, #332]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	4b51      	ldr	r3, [pc, #324]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a50      	ldr	r2, [pc, #320]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	e011      	b.n	80036ae <HAL_RCC_OscConfig+0x3de>
 800368a:	4b4e      	ldr	r3, [pc, #312]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a4d      	ldr	r2, [pc, #308]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003694:	6013      	str	r3, [r2, #0]
 8003696:	4b4b      	ldr	r3, [pc, #300]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a4a      	ldr	r2, [pc, #296]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800369c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	4b48      	ldr	r3, [pc, #288]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a47      	ldr	r2, [pc, #284]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80036a8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80036ac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d014      	beq.n	80036e0 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80036b6:	f7fd fcdb 	bl	8001070 <HAL_GetTick>
 80036ba:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036bc:	e009      	b.n	80036d2 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036be:	f7fd fcd7 	bl	8001070 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b64      	cmp	r3, #100	@ 0x64
 80036ca:	d902      	bls.n	80036d2 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	f000 bcd4 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036d2:	4b3c      	ldr	r3, [pc, #240]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0ef      	beq.n	80036be <HAL_RCC_OscConfig+0x3ee>
 80036de:	e013      	b.n	8003708 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80036e0:	f7fd fcc6 	bl	8001070 <HAL_GetTick>
 80036e4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036e6:	e009      	b.n	80036fc <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e8:	f7fd fcc2 	bl	8001070 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b64      	cmp	r3, #100	@ 0x64
 80036f4:	d902      	bls.n	80036fc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	f000 bcbf 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036fc:	4b31      	ldr	r3, [pc, #196]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1ef      	bne.n	80036e8 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d05f      	beq.n	80037d4 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003716:	2b04      	cmp	r3, #4
 8003718:	d005      	beq.n	8003726 <HAL_RCC_OscConfig+0x456>
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	2b0c      	cmp	r3, #12
 800371e:	d114      	bne.n	800374a <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003722:	2b02      	cmp	r3, #2
 8003724:	d111      	bne.n	800374a <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d102      	bne.n	8003734 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	f000 bca3 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003734:	4b23      	ldr	r3, [pc, #140]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	041b      	lsls	r3, r3, #16
 8003742:	4920      	ldr	r1, [pc, #128]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003744:	4313      	orrs	r3, r2
 8003746:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003748:	e044      	b.n	80037d4 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d024      	beq.n	800379c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8003752:	4b1c      	ldr	r3, [pc, #112]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1b      	ldr	r2, [pc, #108]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800375c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800375e:	f7fd fc87 	bl	8001070 <HAL_GetTick>
 8003762:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003764:	e009      	b.n	800377a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003766:	f7fd fc83 	bl	8001070 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d902      	bls.n	800377a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	f000 bc80 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377a:	4b12      	ldr	r3, [pc, #72]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0ef      	beq.n	8003766 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8003786:	4b0f      	ldr	r3, [pc, #60]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	041b      	lsls	r3, r3, #16
 8003794:	490b      	ldr	r1, [pc, #44]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 8003796:	4313      	orrs	r3, r2
 8003798:	610b      	str	r3, [r1, #16]
 800379a:	e01b      	b.n	80037d4 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800379c:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a08      	ldr	r2, [pc, #32]	@ (80037c4 <HAL_RCC_OscConfig+0x4f4>)
 80037a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037a6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80037a8:	f7fd fc62 	bl	8001070 <HAL_GetTick>
 80037ac:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037ae:	e00b      	b.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037b0:	f7fd fc5e 	bl	8001070 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d904      	bls.n	80037c8 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	f000 bc5b 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
 80037c4:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037c8:	4baf      	ldr	r3, [pc, #700]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1ed      	bne.n	80037b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80c8 	beq.w	8003972 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80037e2:	2300      	movs	r3, #0
 80037e4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037e8:	4ba7      	ldr	r3, [pc, #668]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80037ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ee:	f003 0304 	and.w	r3, r3, #4
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d111      	bne.n	800381a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037f6:	4ba4      	ldr	r3, [pc, #656]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80037f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037fc:	4aa2      	ldr	r2, [pc, #648]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003806:	4ba0      	ldr	r3, [pc, #640]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003808:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8003814:	2301      	movs	r3, #1
 8003816:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800381a:	4b9c      	ldr	r3, [pc, #624]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 800381c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d119      	bne.n	800385a <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8003826:	4b99      	ldr	r3, [pc, #612]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 8003828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382a:	4a98      	ldr	r2, [pc, #608]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 800382c:	f043 0301 	orr.w	r3, r3, #1
 8003830:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003832:	f7fd fc1d 	bl	8001070 <HAL_GetTick>
 8003836:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003838:	e009      	b.n	800384e <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800383a:	f7fd fc19 	bl	8001070 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d902      	bls.n	800384e <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	f000 bc16 	b.w	800407a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800384e:	4b8f      	ldr	r3, [pc, #572]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 8003850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d0ef      	beq.n	800383a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d05f      	beq.n	8003922 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8003862:	4b89      	ldr	r3, [pc, #548]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003868:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	699a      	ldr	r2, [r3, #24]
 800386e:	6a3b      	ldr	r3, [r7, #32]
 8003870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003874:	429a      	cmp	r2, r3
 8003876:	d037      	beq.n	80038e8 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003878:	6a3b      	ldr	r3, [r7, #32]
 800387a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d006      	beq.n	8003890 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8003882:	6a3b      	ldr	r3, [r7, #32]
 8003884:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e3f4      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d01b      	beq.n	80038d2 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800389a:	4b7b      	ldr	r3, [pc, #492]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 800389c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038a0:	4a79      	ldr	r2, [pc, #484]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80038a2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80038a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80038aa:	f7fd fbe1 	bl	8001070 <HAL_GetTick>
 80038ae:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b2:	f7fd fbdd 	bl	8001070 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b05      	cmp	r3, #5
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e3da      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80038c4:	4b70      	ldr	r3, [pc, #448]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80038c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1ef      	bne.n	80038b2 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80038d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80038d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038d8:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	4969      	ldr	r1, [pc, #420]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80038e8:	4b67      	ldr	r3, [pc, #412]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80038ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80038ee:	4a66      	ldr	r2, [pc, #408]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80038f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80038f8:	f7fd fbba 	bl	8001070 <HAL_GetTick>
 80038fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003900:	f7fd fbb6 	bl	8001070 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b05      	cmp	r3, #5
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e3b3      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003912:	4b5d      	ldr	r3, [pc, #372]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003914:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0ef      	beq.n	8003900 <HAL_RCC_OscConfig+0x630>
 8003920:	e01b      	b.n	800395a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003922:	4b59      	ldr	r3, [pc, #356]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003924:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003928:	4a57      	ldr	r2, [pc, #348]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 800392a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800392e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8003932:	f7fd fb9d 	bl	8001070 <HAL_GetTick>
 8003936:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003938:	e008      	b.n	800394c <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800393a:	f7fd fb99 	bl	8001070 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b05      	cmp	r3, #5
 8003946:	d901      	bls.n	800394c <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e396      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800394c:	4b4e      	ldr	r3, [pc, #312]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 800394e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003952:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1ef      	bne.n	800393a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800395a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800395e:	2b01      	cmp	r3, #1
 8003960:	d107      	bne.n	8003972 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003962:	4b49      	ldr	r3, [pc, #292]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003964:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003968:	4a47      	ldr	r2, [pc, #284]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 800396a:	f023 0304 	bic.w	r3, r3, #4
 800396e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0304 	and.w	r3, r3, #4
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 8111 	beq.w	8003ba2 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8003980:	2300      	movs	r3, #0
 8003982:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003986:	4b40      	ldr	r3, [pc, #256]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003988:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800398c:	f003 0304 	and.w	r3, r3, #4
 8003990:	2b00      	cmp	r3, #0
 8003992:	d111      	bne.n	80039b8 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003994:	4b3c      	ldr	r3, [pc, #240]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399a:	4a3b      	ldr	r2, [pc, #236]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 800399c:	f043 0304 	orr.w	r3, r3, #4
 80039a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80039a4:	4b38      	ldr	r3, [pc, #224]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 80039a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039aa:	f003 0304 	and.w	r3, r3, #4
 80039ae:	613b      	str	r3, [r7, #16]
 80039b0:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80039b2:	2301      	movs	r3, #1
 80039b4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80039b8:	4b34      	ldr	r3, [pc, #208]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 80039ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d118      	bne.n	80039f6 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80039c4:	4b31      	ldr	r3, [pc, #196]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 80039c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c8:	4a30      	ldr	r2, [pc, #192]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 80039ca:	f043 0301 	orr.w	r3, r3, #1
 80039ce:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039d0:	f7fd fb4e 	bl	8001070 <HAL_GetTick>
 80039d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d8:	f7fd fb4a 	bl	8001070 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e347      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80039ea:	4b28      	ldr	r3, [pc, #160]	@ (8003a8c <HAL_RCC_OscConfig+0x7bc>)
 80039ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f0      	beq.n	80039d8 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01f      	beq.n	8003a42 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d010      	beq.n	8003a30 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a14:	4a1c      	ldr	r2, [pc, #112]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a16:	f043 0304 	orr.w	r3, r3, #4
 8003a1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a24:	4a18      	ldr	r2, [pc, #96]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a26:	f043 0301 	orr.w	r3, r3, #1
 8003a2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a2e:	e018      	b.n	8003a62 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a30:	4b15      	ldr	r3, [pc, #84]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a36:	4a14      	ldr	r2, [pc, #80]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a40:	e00f      	b.n	8003a62 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a42:	4b11      	ldr	r3, [pc, #68]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a48:	4a0f      	ldr	r2, [pc, #60]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a4a:	f023 0301 	bic.w	r3, r3, #1
 8003a4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003a52:	4b0d      	ldr	r3, [pc, #52]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a58:	4a0b      	ldr	r2, [pc, #44]	@ (8003a88 <HAL_RCC_OscConfig+0x7b8>)
 8003a5a:	f023 0304 	bic.w	r3, r3, #4
 8003a5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d057      	beq.n	8003b1a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8003a6a:	f7fd fb01 	bl	8001070 <HAL_GetTick>
 8003a6e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a70:	e00e      	b.n	8003a90 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a72:	f7fd fafd 	bl	8001070 <HAL_GetTick>
 8003a76:	4602      	mov	r2, r0
 8003a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d905      	bls.n	8003a90 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e2f8      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
 8003a88:	46020c00 	.word	0x46020c00
 8003a8c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a90:	4b9c      	ldr	r3, [pc, #624]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0e9      	beq.n	8003a72 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d01b      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003aaa:	4b96      	ldr	r3, [pc, #600]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003aac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ab0:	4a94      	ldr	r2, [pc, #592]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ab6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003abc:	f7fd fad8 	bl	8001070 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e2d3      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003ad2:	4b8c      	ldr	r3, [pc, #560]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003ad4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0ed      	beq.n	8003abc <HAL_RCC_OscConfig+0x7ec>
 8003ae0:	e053      	b.n	8003b8a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003ae2:	4b88      	ldr	r3, [pc, #544]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ae8:	4a86      	ldr	r2, [pc, #536]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003af2:	e00a      	b.n	8003b0a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af4:	f7fd fabc 	bl	8001070 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e2b7      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003b0a:	4b7e      	ldr	r3, [pc, #504]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1ed      	bne.n	8003af4 <HAL_RCC_OscConfig+0x824>
 8003b18:	e037      	b.n	8003b8a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8003b1a:	f7fd faa9 	bl	8001070 <HAL_GetTick>
 8003b1e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b20:	e00a      	b.n	8003b38 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b22:	f7fd faa5 	bl	8001070 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e2a0      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b38:	4b72      	ldr	r3, [pc, #456]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1ed      	bne.n	8003b22 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003b46:	4b6f      	ldr	r3, [pc, #444]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d01a      	beq.n	8003b8a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003b54:	4b6b      	ldr	r3, [pc, #428]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b5a:	4a6a      	ldr	r2, [pc, #424]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003b64:	e00a      	b.n	8003b7c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b66:	f7fd fa83 	bl	8001070 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e27e      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003b7c:	4b61      	ldr	r3, [pc, #388]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1ed      	bne.n	8003b66 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b8a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d107      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b92:	4b5c      	ldr	r3, [pc, #368]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b98:	4a5a      	ldr	r2, [pc, #360]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003b9a:	f023 0304 	bic.w	r3, r3, #4
 8003b9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0320 	and.w	r3, r3, #32
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d036      	beq.n	8003c1c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d019      	beq.n	8003bea <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8003bb6:	4b53      	ldr	r3, [pc, #332]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a52      	ldr	r2, [pc, #328]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003bbc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003bc0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003bc2:	f7fd fa55 	bl	8001070 <HAL_GetTick>
 8003bc6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bca:	f7fd fa51 	bl	8001070 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e24e      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003bdc:	4b49      	ldr	r3, [pc, #292]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0f0      	beq.n	8003bca <HAL_RCC_OscConfig+0x8fa>
 8003be8:	e018      	b.n	8003c1c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8003bea:	4b46      	ldr	r3, [pc, #280]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a45      	ldr	r2, [pc, #276]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003bf0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bf4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003bf6:	f7fd fa3b 	bl	8001070 <HAL_GetTick>
 8003bfa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bfe:	f7fd fa37 	bl	8001070 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e234      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003c10:	4b3c      	ldr	r3, [pc, #240]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f0      	bne.n	8003bfe <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d036      	beq.n	8003c96 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d019      	beq.n	8003c64 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8003c30:	4b34      	ldr	r3, [pc, #208]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a33      	ldr	r2, [pc, #204]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c3a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003c3c:	f7fd fa18 	bl	8001070 <HAL_GetTick>
 8003c40:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003c44:	f7fd fa14 	bl	8001070 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e211      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8003c56:	4b2b      	ldr	r3, [pc, #172]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0f0      	beq.n	8003c44 <HAL_RCC_OscConfig+0x974>
 8003c62:	e018      	b.n	8003c96 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8003c64:	4b27      	ldr	r3, [pc, #156]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a26      	ldr	r2, [pc, #152]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c6e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003c70:	f7fd f9fe 	bl	8001070 <HAL_GetTick>
 8003c74:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003c78:	f7fd f9fa 	bl	8001070 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e1f7      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d07f      	beq.n	8003da2 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d062      	beq.n	8003d70 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8003caa:	4b16      	ldr	r3, [pc, #88]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	4a15      	ldr	r2, [pc, #84]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cb0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003cb4:	6093      	str	r3, [r2, #8]
 8003cb6:	4b13      	ldr	r3, [pc, #76]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc2:	4910      	ldr	r1, [pc, #64]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003cd0:	d309      	bcc.n	8003ce6 <HAL_RCC_OscConfig+0xa16>
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	f023 021f 	bic.w	r2, r3, #31
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	4909      	ldr	r1, [pc, #36]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60cb      	str	r3, [r1, #12]
 8003ce4:	e02a      	b.n	8003d3c <HAL_RCC_OscConfig+0xa6c>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	da0c      	bge.n	8003d08 <HAL_RCC_OscConfig+0xa38>
 8003cee:	4b05      	ldr	r3, [pc, #20]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	015b      	lsls	r3, r3, #5
 8003cfc:	4901      	ldr	r1, [pc, #4]	@ (8003d04 <HAL_RCC_OscConfig+0xa34>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60cb      	str	r3, [r1, #12]
 8003d02:	e01b      	b.n	8003d3c <HAL_RCC_OscConfig+0xa6c>
 8003d04:	46020c00 	.word	0x46020c00
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d10:	d30a      	bcc.n	8003d28 <HAL_RCC_OscConfig+0xa58>
 8003d12:	4ba1      	ldr	r3, [pc, #644]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	029b      	lsls	r3, r3, #10
 8003d20:	499d      	ldr	r1, [pc, #628]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60cb      	str	r3, [r1, #12]
 8003d26:	e009      	b.n	8003d3c <HAL_RCC_OscConfig+0xa6c>
 8003d28:	4b9b      	ldr	r3, [pc, #620]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	03db      	lsls	r3, r3, #15
 8003d36:	4998      	ldr	r1, [pc, #608]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8003d3c:	4b96      	ldr	r3, [pc, #600]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a95      	ldr	r2, [pc, #596]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d42:	f043 0310 	orr.w	r3, r3, #16
 8003d46:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003d48:	f7fd f992 	bl	8001070 <HAL_GetTick>
 8003d4c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003d50:	f7fd f98e 	bl	8001070 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e18b      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003d62:	4b8d      	ldr	r3, [pc, #564]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0320 	and.w	r3, r3, #32
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0xa80>
 8003d6e:	e018      	b.n	8003da2 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8003d70:	4b89      	ldr	r3, [pc, #548]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a88      	ldr	r2, [pc, #544]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d76:	f023 0310 	bic.w	r3, r3, #16
 8003d7a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003d7c:	f7fd f978 	bl	8001070 <HAL_GetTick>
 8003d80:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003d84:	f7fd f974 	bl	8001070 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e171      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003d96:	4b80      	ldr	r3, [pc, #512]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 8166 	beq.w	8004078 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8003dac:	2300      	movs	r3, #0
 8003dae:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003db2:	4b79      	ldr	r3, [pc, #484]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	f003 030c 	and.w	r3, r3, #12
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	f000 80f2 	beq.w	8003fa4 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	f040 80c5 	bne.w	8003f54 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003dca:	4b73      	ldr	r3, [pc, #460]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a72      	ldr	r2, [pc, #456]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003dd0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dd4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003dd6:	f7fd f94b 	bl	8001070 <HAL_GetTick>
 8003dda:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003ddc:	e008      	b.n	8003df0 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dde:	f7fd f947 	bl	8001070 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d901      	bls.n	8003df0 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e144      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003df0:	4b69      	ldr	r3, [pc, #420]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1f0      	bne.n	8003dde <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dfc:	4b66      	ldr	r3, [pc, #408]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e02:	f003 0304 	and.w	r3, r3, #4
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d111      	bne.n	8003e2e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8003e0a:	4b63      	ldr	r3, [pc, #396]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e10:	4a61      	ldr	r2, [pc, #388]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003e12:	f043 0304 	orr.w	r3, r3, #4
 8003e16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003e1a:	4b5f      	ldr	r3, [pc, #380]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8003e2e:	4b5b      	ldr	r3, [pc, #364]	@ (8003f9c <HAL_RCC_OscConfig+0xccc>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e3a:	d102      	bne.n	8003e42 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003e42:	4b56      	ldr	r3, [pc, #344]	@ (8003f9c <HAL_RCC_OscConfig+0xccc>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	4a55      	ldr	r2, [pc, #340]	@ (8003f9c <HAL_RCC_OscConfig+0xccc>)
 8003e48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e4c:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8003e4e:	4b52      	ldr	r3, [pc, #328]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e56:	f023 0303 	bic.w	r3, r3, #3
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e62:	3a01      	subs	r2, #1
 8003e64:	0212      	lsls	r2, r2, #8
 8003e66:	4311      	orrs	r1, r2
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	494a      	ldr	r1, [pc, #296]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	628b      	str	r3, [r1, #40]	@ 0x28
 8003e74:	4b48      	ldr	r3, [pc, #288]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003e76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e78:	4b49      	ldr	r3, [pc, #292]	@ (8003fa0 <HAL_RCC_OscConfig+0xcd0>)
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003e80:	3a01      	subs	r2, #1
 8003e82:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003e8a:	3a01      	subs	r2, #1
 8003e8c:	0252      	lsls	r2, r2, #9
 8003e8e:	b292      	uxth	r2, r2
 8003e90:	4311      	orrs	r1, r2
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e96:	3a01      	subs	r2, #1
 8003e98:	0412      	lsls	r2, r2, #16
 8003e9a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003e9e:	4311      	orrs	r1, r2
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003ea4:	3a01      	subs	r2, #1
 8003ea6:	0612      	lsls	r2, r2, #24
 8003ea8:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003eac:	430a      	orrs	r2, r1
 8003eae:	493a      	ldr	r1, [pc, #232]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003eb4:	4b38      	ldr	r3, [pc, #224]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb8:	4a37      	ldr	r2, [pc, #220]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003eba:	f023 0310 	bic.w	r3, r3, #16
 8003ebe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec4:	4a34      	ldr	r2, [pc, #208]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003eca:	4b33      	ldr	r3, [pc, #204]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ece:	4a32      	ldr	r2, [pc, #200]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003ed0:	f043 0310 	orr.w	r3, r3, #16
 8003ed4:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003ed6:	4b30      	ldr	r3, [pc, #192]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eda:	f023 020c 	bic.w	r2, r3, #12
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee2:	492d      	ldr	r1, [pc, #180]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8003ee8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d105      	bne.n	8003efc <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8003f9c <HAL_RCC_OscConfig+0xccc>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	4a29      	ldr	r2, [pc, #164]	@ (8003f9c <HAL_RCC_OscConfig+0xccc>)
 8003ef6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003efa:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8003efc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d107      	bne.n	8003f14 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003f04:	4b24      	ldr	r3, [pc, #144]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f0a:	4a23      	ldr	r2, [pc, #140]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f0c:	f023 0304 	bic.w	r3, r3, #4
 8003f10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003f14:	4b20      	ldr	r3, [pc, #128]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a1f      	ldr	r2, [pc, #124]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f1e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003f20:	f7fd f8a6 	bl	8001070 <HAL_GetTick>
 8003f24:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f28:	f7fd f8a2 	bl	8001070 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e09f      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003f3a:	4b17      	ldr	r3, [pc, #92]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0f0      	beq.n	8003f28 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003f46:	4b14      	ldr	r3, [pc, #80]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4a:	4a13      	ldr	r2, [pc, #76]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f50:	6293      	str	r3, [r2, #40]	@ 0x28
 8003f52:	e091      	b.n	8004078 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003f54:	4b10      	ldr	r3, [pc, #64]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a0f      	ldr	r2, [pc, #60]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f5e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003f60:	f7fd f886 	bl	8001070 <HAL_GetTick>
 8003f64:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f68:	f7fd f882 	bl	8001070 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e07f      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003f7a:	4b07      	ldr	r3, [pc, #28]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003f86:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8a:	4a03      	ldr	r2, [pc, #12]	@ (8003f98 <HAL_RCC_OscConfig+0xcc8>)
 8003f8c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003f90:	f023 0303 	bic.w	r3, r3, #3
 8003f94:	6293      	str	r3, [r2, #40]	@ 0x28
 8003f96:	e06f      	b.n	8004078 <HAL_RCC_OscConfig+0xda8>
 8003f98:	46020c00 	.word	0x46020c00
 8003f9c:	46020800 	.word	0x46020800
 8003fa0:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003fa4:	4b37      	ldr	r3, [pc, #220]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8003fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa8:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003faa:	4b36      	ldr	r3, [pc, #216]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8003fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fae:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d039      	beq.n	800402c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	f003 0203 	and.w	r2, r3, #3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d132      	bne.n	800402c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	0a1b      	lsrs	r3, r3, #8
 8003fca:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd2:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d129      	bne.n	800402c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d122      	bne.n	800402c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ff0:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d11a      	bne.n	800402c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	0a5b      	lsrs	r3, r3, #9
 8003ffa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004002:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004004:	429a      	cmp	r2, r3
 8004006:	d111      	bne.n	800402c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	0c1b      	lsrs	r3, r3, #16
 800400c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004014:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004016:	429a      	cmp	r2, r3
 8004018:	d108      	bne.n	800402c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	0e1b      	lsrs	r3, r3, #24
 800401e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004026:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e024      	b.n	800407a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004030:	4b14      	ldr	r3, [pc, #80]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	08db      	lsrs	r3, r3, #3
 8004036:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800403e:	429a      	cmp	r2, r3
 8004040:	d01a      	beq.n	8004078 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004042:	4b10      	ldr	r3, [pc, #64]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8004044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004046:	4a0f      	ldr	r2, [pc, #60]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8004048:	f023 0310 	bic.w	r3, r3, #16
 800404c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800404e:	f7fd f80f 	bl	8001070 <HAL_GetTick>
 8004052:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004054:	bf00      	nop
 8004056:	f7fd f80b 	bl	8001070 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	4293      	cmp	r3, r2
 8004060:	d0f9      	beq.n	8004056 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004066:	4a07      	ldr	r2, [pc, #28]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800406c:	4b05      	ldr	r3, [pc, #20]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 800406e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004070:	4a04      	ldr	r2, [pc, #16]	@ (8004084 <HAL_RCC_OscConfig+0xdb4>)
 8004072:	f043 0310 	orr.w	r3, r3, #16
 8004076:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3738      	adds	r7, #56	@ 0x38
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	46020c00 	.word	0x46020c00

08004088 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d101      	bne.n	800409c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e1d9      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800409c:	4b9b      	ldr	r3, [pc, #620]	@ (800430c <HAL_RCC_ClockConfig+0x284>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 030f 	and.w	r3, r3, #15
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d910      	bls.n	80040cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040aa:	4b98      	ldr	r3, [pc, #608]	@ (800430c <HAL_RCC_ClockConfig+0x284>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f023 020f 	bic.w	r2, r3, #15
 80040b2:	4996      	ldr	r1, [pc, #600]	@ (800430c <HAL_RCC_ClockConfig+0x284>)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ba:	4b94      	ldr	r3, [pc, #592]	@ (800430c <HAL_RCC_ClockConfig+0x284>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d001      	beq.n	80040cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e1c1      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d010      	beq.n	80040fa <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	4b8c      	ldr	r3, [pc, #560]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d908      	bls.n	80040fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80040e8:	4b89      	ldr	r3, [pc, #548]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80040ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	4986      	ldr	r1, [pc, #536]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b00      	cmp	r3, #0
 8004104:	d012      	beq.n	800412c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	691a      	ldr	r2, [r3, #16]
 800410a:	4b81      	ldr	r3, [pc, #516]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	091b      	lsrs	r3, r3, #4
 8004110:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004114:	429a      	cmp	r2, r3
 8004116:	d909      	bls.n	800412c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004118:	4b7d      	ldr	r3, [pc, #500]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	497a      	ldr	r1, [pc, #488]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004128:	4313      	orrs	r3, r2
 800412a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d010      	beq.n	800415a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68da      	ldr	r2, [r3, #12]
 800413c:	4b74      	ldr	r3, [pc, #464]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004144:	429a      	cmp	r2, r3
 8004146:	d908      	bls.n	800415a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004148:	4b71      	ldr	r3, [pc, #452]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	496e      	ldr	r1, [pc, #440]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004156:	4313      	orrs	r3, r2
 8004158:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d010      	beq.n	8004188 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	4b69      	ldr	r3, [pc, #420]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	429a      	cmp	r2, r3
 8004174:	d908      	bls.n	8004188 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004176:	4b66      	ldr	r3, [pc, #408]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	f023 020f 	bic.w	r2, r3, #15
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	4963      	ldr	r1, [pc, #396]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004184:	4313      	orrs	r3, r2
 8004186:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 80d2 	beq.w	800433a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004196:	2300      	movs	r3, #0
 8004198:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2b03      	cmp	r3, #3
 80041a0:	d143      	bne.n	800422a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a2:	4b5b      	ldr	r3, [pc, #364]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80041a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d110      	bne.n	80041d2 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80041b0:	4b57      	ldr	r3, [pc, #348]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80041b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041b6:	4a56      	ldr	r2, [pc, #344]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80041b8:	f043 0304 	orr.w	r3, r3, #4
 80041bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80041c0:	4b53      	ldr	r3, [pc, #332]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80041c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041c6:	f003 0304 	and.w	r3, r3, #4
 80041ca:	60bb      	str	r3, [r7, #8]
 80041cc:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80041ce:	2301      	movs	r3, #1
 80041d0:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80041d2:	f7fc ff4d 	bl	8001070 <HAL_GetTick>
 80041d6:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80041d8:	4b4e      	ldr	r3, [pc, #312]	@ (8004314 <HAL_RCC_ClockConfig+0x28c>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00f      	beq.n	8004204 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80041e4:	e008      	b.n	80041f8 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80041e6:	f7fc ff43 	bl	8001070 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e12b      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80041f8:	4b46      	ldr	r3, [pc, #280]	@ (8004314 <HAL_RCC_ClockConfig+0x28c>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d0f0      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004204:	7dfb      	ldrb	r3, [r7, #23]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d107      	bne.n	800421a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800420a:	4b41      	ldr	r3, [pc, #260]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800420c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004210:	4a3f      	ldr	r2, [pc, #252]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004212:	f023 0304 	bic.w	r3, r3, #4
 8004216:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800421a:	4b3d      	ldr	r3, [pc, #244]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d121      	bne.n	800426a <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e112      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	2b02      	cmp	r3, #2
 8004230:	d107      	bne.n	8004242 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004232:	4b37      	ldr	r3, [pc, #220]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d115      	bne.n	800426a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e106      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d107      	bne.n	800425a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800424a:	4b31      	ldr	r3, [pc, #196]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b00      	cmp	r3, #0
 8004254:	d109      	bne.n	800426a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e0fa      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800425a:	4b2d      	ldr	r3, [pc, #180]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e0f2      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800426a:	4b29      	ldr	r3, [pc, #164]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	f023 0203 	bic.w	r2, r3, #3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	4926      	ldr	r1, [pc, #152]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004278:	4313      	orrs	r3, r2
 800427a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800427c:	f7fc fef8 	bl	8001070 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	2b03      	cmp	r3, #3
 8004288:	d112      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800428a:	e00a      	b.n	80042a2 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800428c:	f7fc fef0 	bl	8001070 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800429a:	4293      	cmp	r3, r2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e0d6      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b0c      	cmp	r3, #12
 80042ac:	d1ee      	bne.n	800428c <HAL_RCC_ClockConfig+0x204>
 80042ae:	e044      	b.n	800433a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d112      	bne.n	80042de <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80042b8:	e00a      	b.n	80042d0 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ba:	f7fc fed9 	bl	8001070 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d901      	bls.n	80042d0 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e0bf      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80042d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	f003 030c 	and.w	r3, r3, #12
 80042d8:	2b08      	cmp	r3, #8
 80042da:	d1ee      	bne.n	80042ba <HAL_RCC_ClockConfig+0x232>
 80042dc:	e02d      	b.n	800433a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d123      	bne.n	800432e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80042e6:	e00a      	b.n	80042fe <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e8:	f7fc fec2 	bl	8001070 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e0a8      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80042fe:	4b04      	ldr	r3, [pc, #16]	@ (8004310 <HAL_RCC_ClockConfig+0x288>)
 8004300:	69db      	ldr	r3, [r3, #28]
 8004302:	f003 030c 	and.w	r3, r3, #12
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1ee      	bne.n	80042e8 <HAL_RCC_ClockConfig+0x260>
 800430a:	e016      	b.n	800433a <HAL_RCC_ClockConfig+0x2b2>
 800430c:	40022000 	.word	0x40022000
 8004310:	46020c00 	.word	0x46020c00
 8004314:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004318:	f7fc feaa 	bl	8001070 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004326:	4293      	cmp	r3, r2
 8004328:	d901      	bls.n	800432e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e090      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800432e:	4b4a      	ldr	r3, [pc, #296]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	f003 030c 	and.w	r3, r3, #12
 8004336:	2b04      	cmp	r3, #4
 8004338:	d1ee      	bne.n	8004318 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d010      	beq.n	8004368 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	4b43      	ldr	r3, [pc, #268]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	f003 030f 	and.w	r3, r3, #15
 8004352:	429a      	cmp	r2, r3
 8004354:	d208      	bcs.n	8004368 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004356:	4b40      	ldr	r3, [pc, #256]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	f023 020f 	bic.w	r2, r3, #15
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	493d      	ldr	r1, [pc, #244]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 8004364:	4313      	orrs	r3, r2
 8004366:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004368:	4b3c      	ldr	r3, [pc, #240]	@ (800445c <HAL_RCC_ClockConfig+0x3d4>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 030f 	and.w	r3, r3, #15
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d210      	bcs.n	8004398 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004376:	4b39      	ldr	r3, [pc, #228]	@ (800445c <HAL_RCC_ClockConfig+0x3d4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f023 020f 	bic.w	r2, r3, #15
 800437e:	4937      	ldr	r1, [pc, #220]	@ (800445c <HAL_RCC_ClockConfig+0x3d4>)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	4313      	orrs	r3, r2
 8004384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004386:	4b35      	ldr	r3, [pc, #212]	@ (800445c <HAL_RCC_ClockConfig+0x3d4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d001      	beq.n	8004398 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e05b      	b.n	8004450 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d010      	beq.n	80043c6 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	4b2b      	ldr	r3, [pc, #172]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d208      	bcs.n	80043c6 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80043b4:	4b28      	ldr	r3, [pc, #160]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	4925      	ldr	r1, [pc, #148]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d012      	beq.n	80043f8 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	691a      	ldr	r2, [r3, #16]
 80043d6:	4b20      	ldr	r3, [pc, #128]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	091b      	lsrs	r3, r3, #4
 80043dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d209      	bcs.n	80043f8 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80043e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	011b      	lsls	r3, r3, #4
 80043f2:	4919      	ldr	r1, [pc, #100]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0310 	and.w	r3, r3, #16
 8004400:	2b00      	cmp	r3, #0
 8004402:	d010      	beq.n	8004426 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	4b13      	ldr	r3, [pc, #76]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 800440a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004410:	429a      	cmp	r2, r3
 8004412:	d208      	bcs.n	8004426 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004414:	4b10      	ldr	r3, [pc, #64]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 8004416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004418:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	490d      	ldr	r1, [pc, #52]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 8004422:	4313      	orrs	r3, r2
 8004424:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004426:	f000 f821 	bl	800446c <HAL_RCC_GetSysClockFreq>
 800442a:	4602      	mov	r2, r0
 800442c:	4b0a      	ldr	r3, [pc, #40]	@ (8004458 <HAL_RCC_ClockConfig+0x3d0>)
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	f003 030f 	and.w	r3, r3, #15
 8004434:	490a      	ldr	r1, [pc, #40]	@ (8004460 <HAL_RCC_ClockConfig+0x3d8>)
 8004436:	5ccb      	ldrb	r3, [r1, r3]
 8004438:	fa22 f303 	lsr.w	r3, r2, r3
 800443c:	4a09      	ldr	r2, [pc, #36]	@ (8004464 <HAL_RCC_ClockConfig+0x3dc>)
 800443e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004440:	4b09      	ldr	r3, [pc, #36]	@ (8004468 <HAL_RCC_ClockConfig+0x3e0>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7fc fd89 	bl	8000f5c <HAL_InitTick>
 800444a:	4603      	mov	r3, r0
 800444c:	73fb      	strb	r3, [r7, #15]

  return status;
 800444e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	46020c00 	.word	0x46020c00
 800445c:	40022000 	.word	0x40022000
 8004460:	08008b1c 	.word	0x08008b1c
 8004464:	20000000 	.word	0x20000000
 8004468:	20000004 	.word	0x20000004

0800446c <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800446c:	b480      	push	{r7}
 800446e:	b08b      	sub	sp, #44	@ 0x2c
 8004470:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004472:	2300      	movs	r3, #0
 8004474:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004476:	2300      	movs	r3, #0
 8004478:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800447a:	4b78      	ldr	r3, [pc, #480]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	f003 030c 	and.w	r3, r3, #12
 8004482:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004484:	4b75      	ldr	r3, [pc, #468]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004488:	f003 0303 	and.w	r3, r3, #3
 800448c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <HAL_RCC_GetSysClockFreq+0x34>
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	2b0c      	cmp	r3, #12
 8004498:	d121      	bne.n	80044de <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d11e      	bne.n	80044de <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80044a0:	4b6e      	ldr	r3, [pc, #440]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d107      	bne.n	80044bc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80044ac:	4b6b      	ldr	r3, [pc, #428]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80044ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044b2:	0b1b      	lsrs	r3, r3, #12
 80044b4:	f003 030f 	and.w	r3, r3, #15
 80044b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ba:	e005      	b.n	80044c8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80044bc:	4b67      	ldr	r3, [pc, #412]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	0f1b      	lsrs	r3, r3, #28
 80044c2:	f003 030f 	and.w	r3, r3, #15
 80044c6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044c8:	4a65      	ldr	r2, [pc, #404]	@ (8004660 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80044ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d0:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d110      	bne.n	80044fa <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044da:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80044dc:	e00d      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044de:	4b5f      	ldr	r3, [pc, #380]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d102      	bne.n	80044f0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044ea:	4b5e      	ldr	r3, [pc, #376]	@ (8004664 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80044ec:	623b      	str	r3, [r7, #32]
 80044ee:	e004      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	d101      	bne.n	80044fa <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004664 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80044f8:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	2b0c      	cmp	r3, #12
 80044fe:	f040 80a5 	bne.w	800464c <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004502:	4b56      	ldr	r3, [pc, #344]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800450c:	4b53      	ldr	r3, [pc, #332]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800450e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004510:	0a1b      	lsrs	r3, r3, #8
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	3301      	adds	r3, #1
 8004518:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800451a:	4b50      	ldr	r3, [pc, #320]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800451c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451e:	091b      	lsrs	r3, r3, #4
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004526:	4b4d      	ldr	r3, [pc, #308]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452a:	08db      	lsrs	r3, r3, #3
 800452c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	fb02 f303 	mul.w	r3, r2, r3
 8004536:	ee07 3a90 	vmov	s15, r3
 800453a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800453e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	2b02      	cmp	r3, #2
 8004546:	d003      	beq.n	8004550 <HAL_RCC_GetSysClockFreq+0xe4>
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	2b03      	cmp	r3, #3
 800454c:	d022      	beq.n	8004594 <HAL_RCC_GetSysClockFreq+0x128>
 800454e:	e043      	b.n	80045d8 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	ee07 3a90 	vmov	s15, r3
 8004556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800455a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8004668 <HAL_RCC_GetSysClockFreq+0x1fc>
 800455e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004562:	4b3e      	ldr	r3, [pc, #248]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800456a:	ee07 3a90 	vmov	s15, r3
 800456e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004572:	ed97 6a01 	vldr	s12, [r7, #4]
 8004576:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800466c <HAL_RCC_GetSysClockFreq+0x200>
 800457a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800457e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004586:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800458a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800458e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004592:	e046      	b.n	8004622 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	ee07 3a90 	vmov	s15, r3
 800459a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800459e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8004668 <HAL_RCC_GetSysClockFreq+0x1fc>
 80045a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045a6:	4b2d      	ldr	r3, [pc, #180]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80045a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ae:	ee07 3a90 	vmov	s15, r3
 80045b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80045b6:	ed97 6a01 	vldr	s12, [r7, #4]
 80045ba:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800466c <HAL_RCC_GetSysClockFreq+0x200>
 80045be:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80045c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80045c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80045ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045d6:	e024      	b.n	8004622 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80045d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045da:	ee07 3a90 	vmov	s15, r3
 80045de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	ee07 3a90 	vmov	s15, r3
 80045e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045f0:	4b1a      	ldr	r3, [pc, #104]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80045f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f8:	ee07 3a90 	vmov	s15, r3
 80045fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004600:	ed97 6a01 	vldr	s12, [r7, #4]
 8004604:	eddf 5a19 	vldr	s11, [pc, #100]	@ 800466c <HAL_RCC_GetSysClockFreq+0x200>
 8004608:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800460c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004610:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004614:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800461c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004620:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8004622:	4b0e      	ldr	r3, [pc, #56]	@ (800465c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004626:	0e1b      	lsrs	r3, r3, #24
 8004628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800462c:	3301      	adds	r3, #1
 800462e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	ee07 3a90 	vmov	s15, r3
 8004636:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800463a:	edd7 6a07 	vldr	s13, [r7, #28]
 800463e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004642:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004646:	ee17 3a90 	vmov	r3, s15
 800464a:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800464c:	6a3b      	ldr	r3, [r7, #32]
}
 800464e:	4618      	mov	r0, r3
 8004650:	372c      	adds	r7, #44	@ 0x2c
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	46020c00 	.word	0x46020c00
 8004660:	08008b34 	.word	0x08008b34
 8004664:	00f42400 	.word	0x00f42400
 8004668:	4b742400 	.word	0x4b742400
 800466c:	46000000 	.word	0x46000000

08004670 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004674:	f7ff fefa 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8004678:	4602      	mov	r2, r0
 800467a:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <HAL_RCC_GetHCLKFreq+0x28>)
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	f003 030f 	and.w	r3, r3, #15
 8004682:	4906      	ldr	r1, [pc, #24]	@ (800469c <HAL_RCC_GetHCLKFreq+0x2c>)
 8004684:	5ccb      	ldrb	r3, [r1, r3]
 8004686:	fa22 f303 	lsr.w	r3, r2, r3
 800468a:	4a05      	ldr	r2, [pc, #20]	@ (80046a0 <HAL_RCC_GetHCLKFreq+0x30>)
 800468c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800468e:	4b04      	ldr	r3, [pc, #16]	@ (80046a0 <HAL_RCC_GetHCLKFreq+0x30>)
 8004690:	681b      	ldr	r3, [r3, #0]
}
 8004692:	4618      	mov	r0, r3
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	46020c00 	.word	0x46020c00
 800469c:	08008b1c 	.word	0x08008b1c
 80046a0:	20000000 	.word	0x20000000

080046a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80046a8:	f7ff ffe2 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 80046ac:	4602      	mov	r2, r0
 80046ae:	4b05      	ldr	r3, [pc, #20]	@ (80046c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	091b      	lsrs	r3, r3, #4
 80046b4:	f003 0307 	and.w	r3, r3, #7
 80046b8:	4903      	ldr	r1, [pc, #12]	@ (80046c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046ba:	5ccb      	ldrb	r3, [r1, r3]
 80046bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	46020c00 	.word	0x46020c00
 80046c8:	08008b2c 	.word	0x08008b2c

080046cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80046d0:	f7ff ffce 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 80046d4:	4602      	mov	r2, r0
 80046d6:	4b05      	ldr	r3, [pc, #20]	@ (80046ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	0a1b      	lsrs	r3, r3, #8
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	4903      	ldr	r1, [pc, #12]	@ (80046f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046e2:	5ccb      	ldrb	r3, [r1, r3]
 80046e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	46020c00 	.word	0x46020c00
 80046f0:	08008b2c 	.word	0x08008b2c

080046f4 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80046f8:	f7ff ffba 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 80046fc:	4602      	mov	r2, r0
 80046fe:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <HAL_RCC_GetPCLK3Freq+0x20>)
 8004700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004702:	091b      	lsrs	r3, r3, #4
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	4903      	ldr	r1, [pc, #12]	@ (8004718 <HAL_RCC_GetPCLK3Freq+0x24>)
 800470a:	5ccb      	ldrb	r3, [r1, r3]
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004710:	4618      	mov	r0, r3
 8004712:	bd80      	pop	{r7, pc}
 8004714:	46020c00 	.word	0x46020c00
 8004718:	08008b2c 	.word	0x08008b2c

0800471c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004724:	4b3e      	ldr	r3, [pc, #248]	@ (8004820 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004732:	f7fe fd3f 	bl	80031b4 <HAL_PWREx_GetVoltageRange>
 8004736:	6178      	str	r0, [r7, #20]
 8004738:	e019      	b.n	800476e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800473a:	4b39      	ldr	r3, [pc, #228]	@ (8004820 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800473c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004740:	4a37      	ldr	r2, [pc, #220]	@ (8004820 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004742:	f043 0304 	orr.w	r3, r3, #4
 8004746:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800474a:	4b35      	ldr	r3, [pc, #212]	@ (8004820 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800474c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	60fb      	str	r3, [r7, #12]
 8004756:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004758:	f7fe fd2c 	bl	80031b4 <HAL_PWREx_GetVoltageRange>
 800475c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800475e:	4b30      	ldr	r3, [pc, #192]	@ (8004820 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004764:	4a2e      	ldr	r2, [pc, #184]	@ (8004820 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004766:	f023 0304 	bic.w	r3, r3, #4
 800476a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004774:	d003      	beq.n	800477e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800477c:	d109      	bne.n	8004792 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004784:	d202      	bcs.n	800478c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8004786:	2301      	movs	r3, #1
 8004788:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800478a:	e033      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800478c:	2300      	movs	r3, #0
 800478e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8004790:	e030      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004798:	d208      	bcs.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047a0:	d102      	bne.n	80047a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80047a2:	2303      	movs	r3, #3
 80047a4:	613b      	str	r3, [r7, #16]
 80047a6:	e025      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e035      	b.n	8004818 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047b2:	d90f      	bls.n	80047d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d109      	bne.n	80047ce <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047c0:	d902      	bls.n	80047c8 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80047c2:	2300      	movs	r3, #0
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	e015      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80047c8:	2301      	movs	r3, #1
 80047ca:	613b      	str	r3, [r7, #16]
 80047cc:	e012      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80047ce:	2300      	movs	r3, #0
 80047d0:	613b      	str	r3, [r7, #16]
 80047d2:	e00f      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047da:	d109      	bne.n	80047f0 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e2:	d102      	bne.n	80047ea <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80047e4:	2301      	movs	r3, #1
 80047e6:	613b      	str	r3, [r7, #16]
 80047e8:	e004      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80047ea:	2302      	movs	r3, #2
 80047ec:	613b      	str	r3, [r7, #16]
 80047ee:	e001      	b.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80047f0:	2301      	movs	r3, #1
 80047f2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f023 020f 	bic.w	r2, r3, #15
 80047fc:	4909      	ldr	r1, [pc, #36]	@ (8004824 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	4313      	orrs	r3, r2
 8004802:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004804:	4b07      	ldr	r3, [pc, #28]	@ (8004824 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 030f 	and.w	r3, r3, #15
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	429a      	cmp	r2, r3
 8004810:	d001      	beq.n	8004816 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e000      	b.n	8004818 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3718      	adds	r7, #24
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	46020c00 	.word	0x46020c00
 8004824:	40022000 	.word	0x40022000

08004828 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800482c:	b0b8      	sub	sp, #224	@ 0xe0
 800482e:	af00      	add	r7, sp, #0
 8004830:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004834:	2300      	movs	r3, #0
 8004836:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800483a:	2300      	movs	r3, #0
 800483c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004840:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004848:	f002 0401 	and.w	r4, r2, #1
 800484c:	2500      	movs	r5, #0
 800484e:	ea54 0305 	orrs.w	r3, r4, r5
 8004852:	d00b      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004854:	4bca      	ldr	r3, [pc, #808]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800485a:	f023 0103 	bic.w	r1, r3, #3
 800485e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004864:	4ac6      	ldr	r2, [pc, #792]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004866:	430b      	orrs	r3, r1
 8004868:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800486c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004874:	f002 0802 	and.w	r8, r2, #2
 8004878:	f04f 0900 	mov.w	r9, #0
 800487c:	ea58 0309 	orrs.w	r3, r8, r9
 8004880:	d00b      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004882:	4bbf      	ldr	r3, [pc, #764]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004888:	f023 010c 	bic.w	r1, r3, #12
 800488c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004892:	4abb      	ldr	r2, [pc, #748]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004894:	430b      	orrs	r3, r1
 8004896:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800489a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800489e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a2:	f002 0a04 	and.w	sl, r2, #4
 80048a6:	f04f 0b00 	mov.w	fp, #0
 80048aa:	ea5a 030b 	orrs.w	r3, sl, fp
 80048ae:	d00b      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80048b0:	4bb3      	ldr	r3, [pc, #716]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80048b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048b6:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80048ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c0:	4aaf      	ldr	r2, [pc, #700]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80048c2:	430b      	orrs	r3, r1
 80048c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d0:	f002 0308 	and.w	r3, r2, #8
 80048d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048d8:	2300      	movs	r3, #0
 80048da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80048de:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048e2:	460b      	mov	r3, r1
 80048e4:	4313      	orrs	r3, r2
 80048e6:	d00b      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80048e8:	4ba5      	ldr	r3, [pc, #660]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80048ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f8:	4aa1      	ldr	r2, [pc, #644]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80048fa:	430b      	orrs	r3, r1
 80048fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004900:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004908:	f002 0310 	and.w	r3, r2, #16
 800490c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004910:	2300      	movs	r3, #0
 8004912:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004916:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800491a:	460b      	mov	r3, r1
 800491c:	4313      	orrs	r3, r2
 800491e:	d00b      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8004920:	4b97      	ldr	r3, [pc, #604]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004926:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800492a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800492e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004930:	4a93      	ldr	r2, [pc, #588]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004932:	430b      	orrs	r3, r1
 8004934:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004938:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800493c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004940:	f002 0320 	and.w	r3, r2, #32
 8004944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004948:	2300      	movs	r3, #0
 800494a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800494e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004952:	460b      	mov	r3, r1
 8004954:	4313      	orrs	r3, r2
 8004956:	d00b      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8004958:	4b89      	ldr	r3, [pc, #548]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800495a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800495e:	f023 0107 	bic.w	r1, r3, #7
 8004962:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004966:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004968:	4a85      	ldr	r2, [pc, #532]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800496a:	430b      	orrs	r3, r1
 800496c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004970:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004978:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800497c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004980:	2300      	movs	r3, #0
 8004982:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004986:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800498a:	460b      	mov	r3, r1
 800498c:	4313      	orrs	r3, r2
 800498e:	d00b      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8004990:	4b7b      	ldr	r3, [pc, #492]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004996:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800499a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800499e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049a0:	4a77      	ldr	r2, [pc, #476]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049a2:	430b      	orrs	r3, r1
 80049a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80049b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049b8:	2300      	movs	r3, #0
 80049ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80049be:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80049c2:	460b      	mov	r3, r1
 80049c4:	4313      	orrs	r3, r2
 80049c6:	d00b      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80049c8:	4b6d      	ldr	r3, [pc, #436]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049d2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80049d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049d8:	4a69      	ldr	r2, [pc, #420]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80049da:	430b      	orrs	r3, r1
 80049dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80049ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80049f0:	2300      	movs	r3, #0
 80049f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80049f6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80049fa:	460b      	mov	r3, r1
 80049fc:	4313      	orrs	r3, r2
 80049fe:	d00b      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8004a00:	4b5f      	ldr	r3, [pc, #380]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a06:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a10:	4a5b      	ldr	r2, [pc, #364]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a12:	430b      	orrs	r3, r1
 8004a14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a20:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004a24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a2e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004a32:	460b      	mov	r3, r1
 8004a34:	4313      	orrs	r3, r2
 8004a36:	d00b      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004a38:	4b51      	ldr	r3, [pc, #324]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a3e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8004a42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a48:	4a4d      	ldr	r2, [pc, #308]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a4a:	430b      	orrs	r3, r1
 8004a4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a58:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8004a5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a60:	2300      	movs	r3, #0
 8004a62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a66:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	d00b      	beq.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004a70:	4b43      	ldr	r3, [pc, #268]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a76:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8004a7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a80:	4a3f      	ldr	r2, [pc, #252]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004a82:	430b      	orrs	r3, r1
 8004a84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a90:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004a94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a98:	2300      	movs	r3, #0
 8004a9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a9e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	d00b      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004aa8:	4b35      	ldr	r3, [pc, #212]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004aae:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004ab2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ab6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ab8:	4a31      	ldr	r2, [pc, #196]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004aba:	430b      	orrs	r3, r1
 8004abc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8004ac0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004acc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ace:	2300      	movs	r3, #0
 8004ad0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ad2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	d00c      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8004adc:	4b28      	ldr	r3, [pc, #160]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004ade:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ae2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004ae6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004aea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aee:	4a24      	ldr	r2, [pc, #144]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004af0:	430b      	orrs	r3, r1
 8004af2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004af6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afe:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004b02:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b04:	2300      	movs	r3, #0
 8004b06:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b08:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	d04f      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004b12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1a:	2b80      	cmp	r3, #128	@ 0x80
 8004b1c:	d02d      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x352>
 8004b1e:	2b80      	cmp	r3, #128	@ 0x80
 8004b20:	d827      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004b22:	2b60      	cmp	r3, #96	@ 0x60
 8004b24:	d02e      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004b26:	2b60      	cmp	r3, #96	@ 0x60
 8004b28:	d823      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004b2a:	2b40      	cmp	r3, #64	@ 0x40
 8004b2c:	d006      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004b2e:	2b40      	cmp	r3, #64	@ 0x40
 8004b30:	d81f      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d009      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x322>
 8004b36:	2b20      	cmp	r3, #32
 8004b38:	d011      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004b3a:	e01a      	b.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004b3c:	4b10      	ldr	r3, [pc, #64]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b40:	4a0f      	ldr	r2, [pc, #60]	@ (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004b42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b46:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004b48:	e01d      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b4e:	3308      	adds	r3, #8
 8004b50:	4618      	mov	r0, r3
 8004b52:	f002 f9d1 	bl	8006ef8 <RCCEx_PLL2_Config>
 8004b56:	4603      	mov	r3, r0
 8004b58:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004b5c:	e013      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b5e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b62:	332c      	adds	r3, #44	@ 0x2c
 8004b64:	4618      	mov	r0, r3
 8004b66:	f002 fa5f 	bl	8007028 <RCCEx_PLL3_Config>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004b70:	e009      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004b78:	e005      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 8004b7a:	bf00      	nop
 8004b7c:	e003      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8004b7e:	bf00      	nop
 8004b80:	46020c00 	.word	0x46020c00
        break;
 8004b84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b86:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10d      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004b8e:	4bb6      	ldr	r3, [pc, #728]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004b90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004b94:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8004b98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ba0:	4ab1      	ldr	r2, [pc, #708]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004ba2:	430b      	orrs	r3, r1
 8004ba4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004ba8:	e003      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004baa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004bae:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004bb2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bba:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004bbe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bc4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004bc8:	460b      	mov	r3, r1
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	d053      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004bce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bda:	d033      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be0:	d82c      	bhi.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8004be2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004be6:	d02f      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004be8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bec:	d826      	bhi.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8004bee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf2:	d008      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf8:	d820      	bhi.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8004bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c02:	d011      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8004c04:	e01a      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004c06:	4b98      	ldr	r3, [pc, #608]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0a:	4a97      	ldr	r2, [pc, #604]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c10:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004c12:	e01a      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c18:	3308      	adds	r3, #8
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f002 f96c 	bl	8006ef8 <RCCEx_PLL2_Config>
 8004c20:	4603      	mov	r3, r0
 8004c22:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004c26:	e010      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004c28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c2c:	332c      	adds	r3, #44	@ 0x2c
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f002 f9fa 	bl	8007028 <RCCEx_PLL3_Config>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004c3a:	e006      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004c42:	e002      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8004c44:	bf00      	nop
 8004c46:	e000      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8004c48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c4a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10d      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8004c52:	4b85      	ldr	r3, [pc, #532]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004c54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004c58:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004c5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c64:	4a80      	ldr	r2, [pc, #512]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004c66:	430b      	orrs	r3, r1
 8004c68:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004c6c:	e003      	b.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c6e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004c72:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8004c76:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004c82:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c84:	2300      	movs	r3, #0
 8004c86:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c88:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	d046      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004c92:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004c9a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004c9e:	d028      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004ca0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004ca4:	d821      	bhi.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8004ca6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004caa:	d022      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004cac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cb0:	d81b      	bhi.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8004cb2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004cb6:	d01c      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004cb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004cbc:	d815      	bhi.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8004cbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cc2:	d008      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8004cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cc8:	d80f      	bhi.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d011      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004cce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cd2:	d00e      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004cd4:	e009      	b.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004cd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004cda:	3308      	adds	r3, #8
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f002 f90b 	bl	8006ef8 <RCCEx_PLL2_Config>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004ce8:	e004      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004cf0:	e000      	b.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8004cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d10d      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004cfc:	4b5a      	ldr	r3, [pc, #360]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004cfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d02:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004d06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d0e:	4a56      	ldr	r2, [pc, #344]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004d10:	430b      	orrs	r3, r1
 8004d12:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d16:	e003      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d18:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004d1c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8004d20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d28:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004d2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d2e:	2300      	movs	r3, #0
 8004d30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d32:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004d36:	460b      	mov	r3, r1
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	d03f      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8004d3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d81e      	bhi.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8004d48:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8004d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4e:	bf00      	nop
 8004d50:	08004d8f 	.word	0x08004d8f
 8004d54:	08004d65 	.word	0x08004d65
 8004d58:	08004d73 	.word	0x08004d73
 8004d5c:	08004d8f 	.word	0x08004d8f
 8004d60:	08004d8f 	.word	0x08004d8f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004d64:	4b40      	ldr	r3, [pc, #256]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d68:	4a3f      	ldr	r2, [pc, #252]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d6e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004d70:	e00e      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d76:	332c      	adds	r3, #44	@ 0x2c
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f002 f955 	bl	8007028 <RCCEx_PLL3_Config>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004d84:	e004      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004d8c:	e000      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8004d8e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004d90:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10d      	bne.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8004d98:	4b33      	ldr	r3, [pc, #204]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004d9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d9e:	f023 0107 	bic.w	r1, r3, #7
 8004da2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004daa:	4a2f      	ldr	r2, [pc, #188]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004dac:	430b      	orrs	r3, r1
 8004dae:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004db2:	e003      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004db4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004db8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004dbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc4:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004dc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dca:	2300      	movs	r3, #0
 8004dcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dce:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	d04d      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8004dd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004ddc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004de0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004de4:	d028      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8004de6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004dea:	d821      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004dec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004df0:	d024      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8004df2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004df6:	d81b      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004df8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dfc:	d00e      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8004dfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e02:	d815      	bhi.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d01b      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e0c:	d110      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004e0e:	4b16      	ldr	r3, [pc, #88]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e12:	4a15      	ldr	r2, [pc, #84]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e18:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004e1a:	e012      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e20:	332c      	adds	r3, #44	@ 0x2c
 8004e22:	4618      	mov	r0, r3
 8004e24:	f002 f900 	bl	8007028 <RCCEx_PLL3_Config>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004e2e:	e008      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004e36:	e004      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8004e38:	bf00      	nop
 8004e3a:	e002      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8004e3c:	bf00      	nop
 8004e3e:	e000      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8004e40:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004e42:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d110      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8004e4a:	4b07      	ldr	r3, [pc, #28]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004e4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004e50:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004e54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e5c:	4a02      	ldr	r2, [pc, #8]	@ (8004e68 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8004e5e:	430b      	orrs	r3, r1
 8004e60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004e64:	e006      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004e66:	bf00      	nop
 8004e68:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004e70:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004e80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e82:	2300      	movs	r3, #0
 8004e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e86:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	f000 80b5 	beq.w	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e92:	2300      	movs	r3, #0
 8004e94:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e98:	4b9d      	ldr	r3, [pc, #628]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004e9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e9e:	f003 0304 	and.w	r3, r3, #4
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d113      	bne.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ea6:	4b9a      	ldr	r3, [pc, #616]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eac:	4a98      	ldr	r2, [pc, #608]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004eae:	f043 0304 	orr.w	r3, r3, #4
 8004eb2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004eb6:	4b96      	ldr	r3, [pc, #600]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ebc:	f003 0304 	and.w	r3, r3, #4
 8004ec0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ec4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004ece:	4b91      	ldr	r3, [pc, #580]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed2:	4a90      	ldr	r2, [pc, #576]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004ed4:	f043 0301 	orr.w	r3, r3, #1
 8004ed8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004eda:	f7fc f8c9 	bl	8001070 <HAL_GetTick>
 8004ede:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004ee2:	e00b      	b.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ee4:	f7fc f8c4 	bl	8001070 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d903      	bls.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8004efa:	e005      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004efc:	4b85      	ldr	r3, [pc, #532]	@ (8005114 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d0ed      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8004f08:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d165      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f10:	4b7f      	ldr	r3, [pc, #508]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d023      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x746>
 8004f26:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004f2a:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8004f2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d01b      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f36:	4b76      	ldr	r3, [pc, #472]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f40:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f44:	4b72      	ldr	r3, [pc, #456]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f4a:	4a71      	ldr	r2, [pc, #452]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f54:	4b6e      	ldr	r3, [pc, #440]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f5a:	4a6d      	ldr	r2, [pc, #436]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f64:	4a6a      	ldr	r2, [pc, #424]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004f66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d019      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7a:	f7fc f879 	bl	8001070 <HAL_GetTick>
 8004f7e:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f82:	e00d      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f84:	f7fc f874 	bl	8001070 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f8e:	1ad2      	subs	r2, r2, r3
 8004f90:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d903      	bls.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8004f9e:	e006      	b.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fa0:	4b5b      	ldr	r3, [pc, #364]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004fa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fa6:	f003 0302 	and.w	r3, r3, #2
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0ea      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8004fae:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10d      	bne.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8004fb6:	4b56      	ldr	r3, [pc, #344]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fbc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fc0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004fc4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004fc8:	4a51      	ldr	r2, [pc, #324]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004fca:	430b      	orrs	r3, r1
 8004fcc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004fd0:	e008      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fd2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004fd6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8004fda:	e003      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fdc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004fe0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004fe4:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d107      	bne.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fec:	4b48      	ldr	r3, [pc, #288]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004fee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ff2:	4a47      	ldr	r2, [pc, #284]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8004ff4:	f023 0304 	bic.w	r3, r3, #4
 8004ff8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8004ffc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005004:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005008:	643b      	str	r3, [r7, #64]	@ 0x40
 800500a:	2300      	movs	r3, #0
 800500c:	647b      	str	r3, [r7, #68]	@ 0x44
 800500e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005012:	460b      	mov	r3, r1
 8005014:	4313      	orrs	r3, r2
 8005016:	d042      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005018:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800501c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005020:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005024:	d022      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x844>
 8005026:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800502a:	d81b      	bhi.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800502c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005030:	d011      	beq.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8005032:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005036:	d815      	bhi.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005038:	2b00      	cmp	r3, #0
 800503a:	d019      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800503c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005040:	d110      	bne.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005042:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005046:	3308      	adds	r3, #8
 8005048:	4618      	mov	r0, r3
 800504a:	f001 ff55 	bl	8006ef8 <RCCEx_PLL2_Config>
 800504e:	4603      	mov	r3, r0
 8005050:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005054:	e00d      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005056:	4b2e      	ldr	r3, [pc, #184]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800505a:	4a2d      	ldr	r2, [pc, #180]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800505c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005060:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005062:	e006      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800506a:	e002      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 800506c:	bf00      	nop
 800506e:	e000      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8005070:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005072:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10d      	bne.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800507a:	4b25      	ldr	r3, [pc, #148]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800507c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005080:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005084:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005088:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800508c:	4a20      	ldr	r2, [pc, #128]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800508e:	430b      	orrs	r3, r1
 8005090:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005094:	e003      	b.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005096:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800509a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800509e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80050a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a6:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80050aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050ac:	2300      	movs	r3, #0
 80050ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050b0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80050b4:	460b      	mov	r3, r1
 80050b6:	4313      	orrs	r3, r2
 80050b8:	d032      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80050ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80050be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050c6:	d00b      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80050c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050cc:	d804      	bhi.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d008      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80050d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d6:	d007      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80050de:	e004      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80050e0:	bf00      	nop
 80050e2:	e002      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80050e4:	bf00      	nop
 80050e6:	e000      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 80050e8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80050ea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d112      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80050f2:	4b07      	ldr	r3, [pc, #28]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80050f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050f8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005100:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005104:	4a02      	ldr	r2, [pc, #8]	@ (8005110 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005106:	430b      	orrs	r3, r1
 8005108:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800510c:	e008      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 800510e:	bf00      	nop
 8005110:	46020c00 	.word	0x46020c00
 8005114:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005118:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800511c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005120:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800512c:	633b      	str	r3, [r7, #48]	@ 0x30
 800512e:	2300      	movs	r3, #0
 8005130:	637b      	str	r3, [r7, #52]	@ 0x34
 8005132:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005136:	460b      	mov	r3, r1
 8005138:	4313      	orrs	r3, r2
 800513a:	d019      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800513c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005140:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005144:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005148:	d105      	bne.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800514a:	4b88      	ldr	r3, [pc, #544]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800514c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514e:	4a87      	ldr	r2, [pc, #540]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005154:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005156:	4b85      	ldr	r3, [pc, #532]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005158:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800515c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005160:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005164:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005168:	4a80      	ldr	r2, [pc, #512]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800516a:	430b      	orrs	r3, r1
 800516c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005170:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005178:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800517c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800517e:	2300      	movs	r3, #0
 8005180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005182:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005186:	460b      	mov	r3, r1
 8005188:	4313      	orrs	r3, r2
 800518a:	d00c      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800518c:	4b77      	ldr	r3, [pc, #476]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800518e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005192:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005196:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800519a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800519e:	4973      	ldr	r1, [pc, #460]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80051a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ae:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80051b2:	623b      	str	r3, [r7, #32]
 80051b4:	2300      	movs	r3, #0
 80051b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051b8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80051bc:	460b      	mov	r3, r1
 80051be:	4313      	orrs	r3, r2
 80051c0:	d00c      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80051c2:	4b6a      	ldr	r3, [pc, #424]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80051c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051d4:	4965      	ldr	r1, [pc, #404]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80051dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80051e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80051e8:	61bb      	str	r3, [r7, #24]
 80051ea:	2300      	movs	r3, #0
 80051ec:	61fb      	str	r3, [r7, #28]
 80051ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80051f2:	460b      	mov	r3, r1
 80051f4:	4313      	orrs	r3, r2
 80051f6:	d00c      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80051f8:	4b5c      	ldr	r3, [pc, #368]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80051fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051fe:	f023 0218 	bic.w	r2, r3, #24
 8005202:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005206:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800520a:	4958      	ldr	r1, [pc, #352]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800520c:	4313      	orrs	r3, r2
 800520e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005212:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800521e:	613b      	str	r3, [r7, #16]
 8005220:	2300      	movs	r3, #0
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005228:	460b      	mov	r3, r1
 800522a:	4313      	orrs	r3, r2
 800522c:	d032      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800522e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005232:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005236:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800523a:	d105      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800523c:	4b4b      	ldr	r3, [pc, #300]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800523e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005240:	4a4a      	ldr	r2, [pc, #296]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005242:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005246:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005248:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800524c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005250:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005254:	d108      	bne.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005256:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800525a:	3308      	adds	r3, #8
 800525c:	4618      	mov	r0, r3
 800525e:	f001 fe4b 	bl	8006ef8 <RCCEx_PLL2_Config>
 8005262:	4603      	mov	r3, r0
 8005264:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8005268:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10d      	bne.n	800528c <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005270:	4b3e      	ldr	r3, [pc, #248]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005272:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005276:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800527a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800527e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005282:	493a      	ldr	r1, [pc, #232]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005284:	4313      	orrs	r3, r2
 8005286:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800528a:	e003      	b.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800528c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005290:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005294:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529c:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80052a0:	60bb      	str	r3, [r7, #8]
 80052a2:	2300      	movs	r3, #0
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80052aa:	460b      	mov	r3, r1
 80052ac:	4313      	orrs	r3, r2
 80052ae:	d03a      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80052b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052bc:	d00e      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80052be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052c2:	d815      	bhi.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d017      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 80052c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052cc:	d110      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052ce:	4b27      	ldr	r3, [pc, #156]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80052d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d2:	4a26      	ldr	r2, [pc, #152]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80052d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052d8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80052da:	e00e      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80052dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052e0:	3308      	adds	r3, #8
 80052e2:	4618      	mov	r0, r3
 80052e4:	f001 fe08 	bl	8006ef8 <RCCEx_PLL2_Config>
 80052e8:	4603      	mov	r3, r0
 80052ea:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80052ee:	e004      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80052f6:	e000      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 80052f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 80052fa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10d      	bne.n	800531e <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005302:	4b1a      	ldr	r3, [pc, #104]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005308:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800530c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005310:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005314:	4915      	ldr	r1, [pc, #84]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800531c:	e003      	b.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800531e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005322:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005326:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800532a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	2300      	movs	r3, #0
 8005336:	607b      	str	r3, [r7, #4]
 8005338:	e9d7 1200 	ldrd	r1, r2, [r7]
 800533c:	460b      	mov	r3, r1
 800533e:	4313      	orrs	r3, r2
 8005340:	d00c      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005342:	4b0a      	ldr	r3, [pc, #40]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005344:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005348:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800534c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005350:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005354:	4905      	ldr	r1, [pc, #20]	@ (800536c <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005356:	4313      	orrs	r3, r2
 8005358:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800535c:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8005360:	4618      	mov	r0, r3
 8005362:	37e0      	adds	r7, #224	@ 0xe0
 8005364:	46bd      	mov	sp, r7
 8005366:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800536a:	bf00      	nop
 800536c:	46020c00 	.word	0x46020c00

08005370 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005370:	b480      	push	{r7}
 8005372:	b089      	sub	sp, #36	@ 0x24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005378:	4ba6      	ldr	r3, [pc, #664]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800537a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800537c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005380:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005382:	4ba4      	ldr	r3, [pc, #656]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005386:	f003 0303 	and.w	r3, r3, #3
 800538a:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800538c:	4ba1      	ldr	r3, [pc, #644]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800538e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005390:	0a1b      	lsrs	r3, r3, #8
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	3301      	adds	r3, #1
 8005398:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800539a:	4b9e      	ldr	r3, [pc, #632]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800539c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800539e:	091b      	lsrs	r3, r3, #4
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80053a6:	4b9b      	ldr	r3, [pc, #620]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80053a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053aa:	08db      	lsrs	r3, r3, #3
 80053ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	fb02 f303 	mul.w	r3, r2, r3
 80053b6:	ee07 3a90 	vmov	s15, r3
 80053ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053be:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d062      	beq.n	800548e <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	2b03      	cmp	r3, #3
 80053cc:	f200 8081 	bhi.w	80054d2 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d024      	beq.n	8005420 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d17a      	bne.n	80054d2 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	ee07 3a90 	vmov	s15, r3
 80053e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053e6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80053ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053ee:	4b89      	ldr	r3, [pc, #548]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80053f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053f6:	ee07 3a90 	vmov	s15, r3
 80053fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80053fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8005402:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800561c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005406:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800540a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800540e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005412:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800541a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800541e:	e08f      	b.n	8005540 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005420:	4b7c      	ldr	r3, [pc, #496]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d005      	beq.n	8005438 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800542c:	4b79      	ldr	r3, [pc, #484]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	0f1b      	lsrs	r3, r3, #28
 8005432:	f003 030f 	and.w	r3, r3, #15
 8005436:	e006      	b.n	8005446 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005438:	4b76      	ldr	r3, [pc, #472]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800543a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800543e:	041b      	lsls	r3, r3, #16
 8005440:	0f1b      	lsrs	r3, r3, #28
 8005442:	f003 030f 	and.w	r3, r3, #15
 8005446:	4a76      	ldr	r2, [pc, #472]	@ (8005620 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800544c:	ee07 3a90 	vmov	s15, r3
 8005450:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	ee07 3a90 	vmov	s15, r3
 800545a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800545e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	ee07 3a90 	vmov	s15, r3
 8005468:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800546c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005470:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800561c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005474:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005478:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800547c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005480:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005484:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005488:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800548c:	e058      	b.n	8005540 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	ee07 3a90 	vmov	s15, r3
 8005494:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005498:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005618 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800549c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054a0:	4b5c      	ldr	r3, [pc, #368]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80054a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a8:	ee07 3a90 	vmov	s15, r3
 80054ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80054b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80054b4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800561c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80054b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80054c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80054c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054cc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80054d0:	e036      	b.n	8005540 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80054d2:	4b50      	ldr	r3, [pc, #320]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80054de:	4b4d      	ldr	r3, [pc, #308]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	0f1b      	lsrs	r3, r3, #28
 80054e4:	f003 030f 	and.w	r3, r3, #15
 80054e8:	e006      	b.n	80054f8 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 80054ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80054ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80054f0:	041b      	lsls	r3, r3, #16
 80054f2:	0f1b      	lsrs	r3, r3, #28
 80054f4:	f003 030f 	and.w	r3, r3, #15
 80054f8:	4a49      	ldr	r2, [pc, #292]	@ (8005620 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80054fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054fe:	ee07 3a90 	vmov	s15, r3
 8005502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	ee07 3a90 	vmov	s15, r3
 800550c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005510:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	ee07 3a90 	vmov	s15, r3
 800551a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800551e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005522:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800561c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800552a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800552e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005532:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800553a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800553e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8005540:	4b34      	ldr	r3, [pc, #208]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d017      	beq.n	800557c <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800554c:	4b31      	ldr	r3, [pc, #196]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800554e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005550:	0a5b      	lsrs	r3, r3, #9
 8005552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005556:	ee07 3a90 	vmov	s15, r3
 800555a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800555e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005562:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005566:	edd7 6a07 	vldr	s13, [r7, #28]
 800556a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800556e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005572:	ee17 2a90 	vmov	r2, s15
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	601a      	str	r2, [r3, #0]
 800557a:	e002      	b.n	8005582 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8005582:	4b24      	ldr	r3, [pc, #144]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d017      	beq.n	80055be <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800558e:	4b21      	ldr	r3, [pc, #132]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005592:	0c1b      	lsrs	r3, r3, #16
 8005594:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005598:	ee07 3a90 	vmov	s15, r3
 800559c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80055a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055a4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80055a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80055ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055b4:	ee17 2a90 	vmov	r2, s15
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	605a      	str	r2, [r3, #4]
 80055bc:	e002      	b.n	80055c4 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80055c4:	4b13      	ldr	r3, [pc, #76]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d017      	beq.n	8005600 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80055d0:	4b10      	ldr	r3, [pc, #64]	@ (8005614 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80055d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055d4:	0e1b      	lsrs	r3, r3, #24
 80055d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055da:	ee07 3a90 	vmov	s15, r3
 80055de:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80055e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055e6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80055ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80055ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055f6:	ee17 2a90 	vmov	r2, s15
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80055fe:	e002      	b.n	8005606 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	609a      	str	r2, [r3, #8]
}
 8005606:	bf00      	nop
 8005608:	3724      	adds	r7, #36	@ 0x24
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr
 8005612:	bf00      	nop
 8005614:	46020c00 	.word	0x46020c00
 8005618:	4b742400 	.word	0x4b742400
 800561c:	46000000 	.word	0x46000000
 8005620:	08008b34 	.word	0x08008b34

08005624 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005624:	b480      	push	{r7}
 8005626:	b089      	sub	sp, #36	@ 0x24
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800562c:	4ba6      	ldr	r3, [pc, #664]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800562e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005634:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8005636:	4ba4      	ldr	r3, [pc, #656]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563a:	f003 0303 	and.w	r3, r3, #3
 800563e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8005640:	4ba1      	ldr	r3, [pc, #644]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005644:	0a1b      	lsrs	r3, r3, #8
 8005646:	f003 030f 	and.w	r3, r3, #15
 800564a:	3301      	adds	r3, #1
 800564c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800564e:	4b9e      	ldr	r3, [pc, #632]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005652:	091b      	lsrs	r3, r3, #4
 8005654:	f003 0301 	and.w	r3, r3, #1
 8005658:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800565a:	4b9b      	ldr	r3, [pc, #620]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800565c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565e:	08db      	lsrs	r3, r3, #3
 8005660:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	fb02 f303 	mul.w	r3, r2, r3
 800566a:	ee07 3a90 	vmov	s15, r3
 800566e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005672:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2b03      	cmp	r3, #3
 800567a:	d062      	beq.n	8005742 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	2b03      	cmp	r3, #3
 8005680:	f200 8081 	bhi.w	8005786 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d024      	beq.n	80056d4 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2b02      	cmp	r3, #2
 800568e:	d17a      	bne.n	8005786 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	ee07 3a90 	vmov	s15, r3
 8005696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800569a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800569e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056a2:	4b89      	ldr	r3, [pc, #548]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80056a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056aa:	ee07 3a90 	vmov	s15, r3
 80056ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80056b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80056b6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80058d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80056ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80056be:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80056c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80056ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80056d2:	e08f      	b.n	80057f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80056d4:	4b7c      	ldr	r3, [pc, #496]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d005      	beq.n	80056ec <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80056e0:	4b79      	ldr	r3, [pc, #484]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	0f1b      	lsrs	r3, r3, #28
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	e006      	b.n	80056fa <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 80056ec:	4b76      	ldr	r3, [pc, #472]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80056ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056f2:	041b      	lsls	r3, r3, #16
 80056f4:	0f1b      	lsrs	r3, r3, #28
 80056f6:	f003 030f 	and.w	r3, r3, #15
 80056fa:	4a76      	ldr	r2, [pc, #472]	@ (80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80056fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005700:	ee07 3a90 	vmov	s15, r3
 8005704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	ee07 3a90 	vmov	s15, r3
 800571c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005720:	ed97 6a02 	vldr	s12, [r7, #8]
 8005724:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80058d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8005728:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800572c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005730:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005734:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800573c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005740:	e058      	b.n	80057f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	ee07 3a90 	vmov	s15, r3
 8005748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800574c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8005750:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005754:	4b5c      	ldr	r3, [pc, #368]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005764:	ed97 6a02 	vldr	s12, [r7, #8]
 8005768:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80058d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800576c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005770:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8005774:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005778:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800577c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005780:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005784:	e036      	b.n	80057f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005786:	4b50      	ldr	r3, [pc, #320]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d005      	beq.n	800579e <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8005792:	4b4d      	ldr	r3, [pc, #308]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	0f1b      	lsrs	r3, r3, #28
 8005798:	f003 030f 	and.w	r3, r3, #15
 800579c:	e006      	b.n	80057ac <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800579e:	4b4a      	ldr	r3, [pc, #296]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80057a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80057a4:	041b      	lsls	r3, r3, #16
 80057a6:	0f1b      	lsrs	r3, r3, #28
 80057a8:	f003 030f 	and.w	r3, r3, #15
 80057ac:	4a49      	ldr	r2, [pc, #292]	@ (80058d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80057ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	ee07 3a90 	vmov	s15, r3
 80057c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	ee07 3a90 	vmov	s15, r3
 80057ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80057d6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80058d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80057da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80057ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80057f2:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80057f4:	4b34      	ldr	r3, [pc, #208]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80057f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d017      	beq.n	8005830 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005800:	4b31      	ldr	r3, [pc, #196]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005804:	0a5b      	lsrs	r3, r3, #9
 8005806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800580a:	ee07 3a90 	vmov	s15, r3
 800580e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8005812:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005816:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800581a:	edd7 6a07 	vldr	s13, [r7, #28]
 800581e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005826:	ee17 2a90 	vmov	r2, s15
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	601a      	str	r2, [r3, #0]
 800582e:	e002      	b.n	8005836 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8005836:	4b24      	ldr	r3, [pc, #144]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d017      	beq.n	8005872 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005842:	4b21      	ldr	r3, [pc, #132]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005846:	0c1b      	lsrs	r3, r3, #16
 8005848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800584c:	ee07 3a90 	vmov	s15, r3
 8005850:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8005854:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005858:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800585c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005868:	ee17 2a90 	vmov	r2, s15
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	605a      	str	r2, [r3, #4]
 8005870:	e002      	b.n	8005878 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8005878:	4b13      	ldr	r3, [pc, #76]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800587a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800587c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d017      	beq.n	80058b4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005884:	4b10      	ldr	r3, [pc, #64]	@ (80058c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8005886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005888:	0e1b      	lsrs	r3, r3, #24
 800588a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800588e:	ee07 3a90 	vmov	s15, r3
 8005892:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005896:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800589a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800589e:	edd7 6a07 	vldr	s13, [r7, #28]
 80058a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058aa:	ee17 2a90 	vmov	r2, s15
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80058b2:	e002      	b.n	80058ba <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	609a      	str	r2, [r3, #8]
}
 80058ba:	bf00      	nop
 80058bc:	3724      	adds	r7, #36	@ 0x24
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	46020c00 	.word	0x46020c00
 80058cc:	4b742400 	.word	0x4b742400
 80058d0:	46000000 	.word	0x46000000
 80058d4:	08008b34 	.word	0x08008b34

080058d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80058d8:	b480      	push	{r7}
 80058da:	b089      	sub	sp, #36	@ 0x24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80058e0:	4ba6      	ldr	r3, [pc, #664]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80058e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058e8:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80058ea:	4ba4      	ldr	r3, [pc, #656]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80058ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ee:	f003 0303 	and.w	r3, r3, #3
 80058f2:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80058f4:	4ba1      	ldr	r3, [pc, #644]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80058f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f8:	0a1b      	lsrs	r3, r3, #8
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	3301      	adds	r3, #1
 8005900:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8005902:	4b9e      	ldr	r3, [pc, #632]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	091b      	lsrs	r3, r3, #4
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800590e:	4b9b      	ldr	r3, [pc, #620]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005912:	08db      	lsrs	r3, r3, #3
 8005914:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	fb02 f303 	mul.w	r3, r2, r3
 800591e:	ee07 3a90 	vmov	s15, r3
 8005922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005926:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	2b03      	cmp	r3, #3
 800592e:	d062      	beq.n	80059f6 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	2b03      	cmp	r3, #3
 8005934:	f200 8081 	bhi.w	8005a3a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d024      	beq.n	8005988 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b02      	cmp	r3, #2
 8005942:	d17a      	bne.n	8005a3a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	ee07 3a90 	vmov	s15, r3
 800594a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800594e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005b80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005956:	4b89      	ldr	r3, [pc, #548]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800595e:	ee07 3a90 	vmov	s15, r3
 8005962:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005966:	ed97 6a02 	vldr	s12, [r7, #8]
 800596a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8005b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800596e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005972:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005976:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800597a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800597e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005982:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8005986:	e08f      	b.n	8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005988:	4b7c      	ldr	r3, [pc, #496]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d005      	beq.n	80059a0 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8005994:	4b79      	ldr	r3, [pc, #484]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	0f1b      	lsrs	r3, r3, #28
 800599a:	f003 030f 	and.w	r3, r3, #15
 800599e:	e006      	b.n	80059ae <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80059a0:	4b76      	ldr	r3, [pc, #472]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80059a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80059a6:	041b      	lsls	r3, r3, #16
 80059a8:	0f1b      	lsrs	r3, r3, #28
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	4a76      	ldr	r2, [pc, #472]	@ (8005b88 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80059b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059b4:	ee07 3a90 	vmov	s15, r3
 80059b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	ee07 3a90 	vmov	s15, r3
 80059c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	ee07 3a90 	vmov	s15, r3
 80059d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059d4:	ed97 6a02 	vldr	s12, [r7, #8]
 80059d8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8005b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80059dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80059ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059f0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80059f4:	e058      	b.n	8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	ee07 3a90 	vmov	s15, r3
 80059fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a00:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005b80 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8005a04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a08:	4b5c      	ldr	r3, [pc, #368]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a10:	ee07 3a90 	vmov	s15, r3
 8005a14:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a18:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a1c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8005b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005a20:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005a24:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a34:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005a38:	e036      	b.n	8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005a3a:	4b50      	ldr	r3, [pc, #320]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d005      	beq.n	8005a52 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8005a46:	4b4d      	ldr	r3, [pc, #308]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	0f1b      	lsrs	r3, r3, #28
 8005a4c:	f003 030f 	and.w	r3, r3, #15
 8005a50:	e006      	b.n	8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8005a52:	4b4a      	ldr	r3, [pc, #296]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005a54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a58:	041b      	lsls	r3, r3, #16
 8005a5a:	0f1b      	lsrs	r3, r3, #28
 8005a5c:	f003 030f 	and.w	r3, r3, #15
 8005a60:	4a49      	ldr	r2, [pc, #292]	@ (8005b88 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8005a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a66:	ee07 3a90 	vmov	s15, r3
 8005a6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	ee07 3a90 	vmov	s15, r3
 8005a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a86:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a8a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8005b84 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005aa6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005aa8:	4b34      	ldr	r3, [pc, #208]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d017      	beq.n	8005ae4 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005ab4:	4b31      	ldr	r3, [pc, #196]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ab8:	0a5b      	lsrs	r3, r3, #9
 8005aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005abe:	ee07 3a90 	vmov	s15, r3
 8005ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8005ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005aca:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ada:	ee17 2a90 	vmov	r2, s15
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	601a      	str	r2, [r3, #0]
 8005ae2:	e002      	b.n	8005aea <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005aea:	4b24      	ldr	r3, [pc, #144]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d017      	beq.n	8005b26 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005af6:	4b21      	ldr	r3, [pc, #132]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afa:	0c1b      	lsrs	r3, r3, #16
 8005afc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b00:	ee07 3a90 	vmov	s15, r3
 8005b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005b08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b0c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005b10:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b1c:	ee17 2a90 	vmov	r2, s15
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	605a      	str	r2, [r3, #4]
 8005b24:	e002      	b.n	8005b2c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005b2c:	4b13      	ldr	r3, [pc, #76]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d017      	beq.n	8005b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005b38:	4b10      	ldr	r3, [pc, #64]	@ (8005b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3c:	0e1b      	lsrs	r3, r3, #24
 8005b3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b42:	ee07 3a90 	vmov	s15, r3
 8005b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8005b4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b4e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005b52:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b5e:	ee17 2a90 	vmov	r2, s15
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005b66:	e002      	b.n	8005b6e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	609a      	str	r2, [r3, #8]
}
 8005b6e:	bf00      	nop
 8005b70:	3724      	adds	r7, #36	@ 0x24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	46020c00 	.word	0x46020c00
 8005b80:	4b742400 	.word	0x4b742400
 8005b84:	46000000 	.word	0x46000000
 8005b88:	08008b34 	.word	0x08008b34

08005b8c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08e      	sub	sp, #56	@ 0x38
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005b96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b9a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	d145      	bne.n	8005c2e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005ba2:	4baa      	ldr	r3, [pc, #680]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005ba4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ba8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bac:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005bae:	4ba7      	ldr	r3, [pc, #668]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d108      	bne.n	8005bce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bc2:	d104      	bne.n	8005bce <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005bc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bca:	f001 b987 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005bce:	4b9f      	ldr	r3, [pc, #636]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005bd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bdc:	d114      	bne.n	8005c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8005bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005be4:	d110      	bne.n	8005c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005be6:	4b99      	ldr	r3, [pc, #612]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005be8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bf4:	d103      	bne.n	8005bfe <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8005bf6:	23fa      	movs	r3, #250	@ 0xfa
 8005bf8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005bfa:	f001 b96f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8005bfe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005c02:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005c04:	f001 b96a 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8005c08:	4b90      	ldr	r3, [pc, #576]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c14:	d107      	bne.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8005c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c1c:	d103      	bne.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8005c1e:	4b8c      	ldr	r3, [pc, #560]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8005c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c22:	f001 b95b 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c2a:	f001 b957 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005c2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c32:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005c36:	430b      	orrs	r3, r1
 8005c38:	d151      	bne.n	8005cde <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005c3a:	4b84      	ldr	r3, [pc, #528]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005c3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c40:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8005c44:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c48:	2b80      	cmp	r3, #128	@ 0x80
 8005c4a:	d035      	beq.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	2b80      	cmp	r3, #128	@ 0x80
 8005c50:	d841      	bhi.n	8005cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c54:	2b60      	cmp	r3, #96	@ 0x60
 8005c56:	d02a      	beq.n	8005cae <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8005c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5a:	2b60      	cmp	r3, #96	@ 0x60
 8005c5c:	d83b      	bhi.n	8005cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	2b40      	cmp	r3, #64	@ 0x40
 8005c62:	d009      	beq.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	2b40      	cmp	r3, #64	@ 0x40
 8005c68:	d835      	bhi.n	8005cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00c      	beq.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	2b20      	cmp	r3, #32
 8005c74:	d012      	beq.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005c76:	e02e      	b.n	8005cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff fb77 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c86:	f001 b929 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c8a:	f107 0318 	add.w	r3, r7, #24
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f7ff fcc8 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c98:	f001 b920 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c9c:	f107 030c 	add.w	r3, r7, #12
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7ff fe19 	bl	80058d8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005caa:	f001 b917 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005cae:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005cb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cb4:	f001 b912 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005cb8:	4b64      	ldr	r3, [pc, #400]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cc4:	d103      	bne.n	8005cce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8005cc6:	4b63      	ldr	r3, [pc, #396]	@ (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8005cc8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005cca:	f001 b907 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cd2:	f001 b903 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cda:	f001 b8ff 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8005cde:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ce2:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005ce6:	430b      	orrs	r3, r1
 8005ce8:	d158      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005cea:	4b58      	ldr	r3, [pc, #352]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005cec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005cf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005cf4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cfc:	d03b      	beq.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d04:	d846      	bhi.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d0c:	d02e      	beq.n	8005d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d14:	d83e      	bhi.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d1c:	d00b      	beq.n	8005d36 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d24:	d836      	bhi.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00d      	beq.n	8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d32:	d012      	beq.n	8005d5a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8005d34:	e02e      	b.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7ff fb18 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d44:	f001 b8ca 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d48:	f107 0318 	add.w	r3, r7, #24
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7ff fc69 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d56:	f001 b8c1 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d5a:	f107 030c 	add.w	r3, r7, #12
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7ff fdba 	bl	80058d8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d68:	f001 b8b8 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005d6c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005d70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d72:	f001 b8b3 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d76:	4b35      	ldr	r3, [pc, #212]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d82:	d103      	bne.n	8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8005d84:	4b33      	ldr	r3, [pc, #204]	@ (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8005d86:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005d88:	f001 b8a8 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d90:	f001 b8a4 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d98:	f001 b8a0 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8005d9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005da0:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8005da4:	430b      	orrs	r3, r1
 8005da6:	d16e      	bne.n	8005e86 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005da8:	4b28      	ldr	r3, [pc, #160]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dae:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005db2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005dba:	d034      	beq.n	8005e26 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005dc2:	d85c      	bhi.n	8005e7e <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dca:	d00b      	beq.n	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dd2:	d854      	bhi.n	8005e7e <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d016      	beq.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005de0:	d009      	beq.n	8005df6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8005de2:	e04c      	b.n	8005e7e <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff fac1 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8005dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005df2:	f001 b873 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005df6:	f107 0318 	add.w	r3, r7, #24
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff fc12 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e04:	f001 b86a 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005e08:	4b10      	ldr	r3, [pc, #64]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e14:	d103      	bne.n	8005e1e <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 8005e16:	4b10      	ldr	r3, [pc, #64]	@ (8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005e18:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005e1a:	f001 b85f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e22:	f001 b85b 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005e26:	4b09      	ldr	r3, [pc, #36]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0320 	and.w	r3, r3, #32
 8005e2e:	2b20      	cmp	r3, #32
 8005e30:	d121      	bne.n	8005e76 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005e32:	4b06      	ldr	r3, [pc, #24]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00e      	beq.n	8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8005e3e:	4b03      	ldr	r3, [pc, #12]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	0e1b      	lsrs	r3, r3, #24
 8005e44:	f003 030f 	and.w	r3, r3, #15
 8005e48:	e00f      	b.n	8005e6a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8005e4a:	bf00      	nop
 8005e4c:	46020c00 	.word	0x46020c00
 8005e50:	0007a120 	.word	0x0007a120
 8005e54:	00f42400 	.word	0x00f42400
 8005e58:	02dc6c00 	.word	0x02dc6c00
 8005e5c:	4ba7      	ldr	r3, [pc, #668]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005e5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e62:	041b      	lsls	r3, r3, #16
 8005e64:	0e1b      	lsrs	r3, r3, #24
 8005e66:	f003 030f 	and.w	r3, r3, #15
 8005e6a:	4aa5      	ldr	r2, [pc, #660]	@ (8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8005e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e70:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005e72:	f001 b833 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8005e76:	2300      	movs	r3, #0
 8005e78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e7a:	f001 b82f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e82:	f001 b82b 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e8a:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8005e8e:	430b      	orrs	r3, r1
 8005e90:	d17f      	bne.n	8005f92 <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005e92:	4b9a      	ldr	r3, [pc, #616]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005e94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e9c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d165      	bne.n	8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005ea4:	4b95      	ldr	r3, [pc, #596]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005eaa:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005eae:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8005eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005eb6:	d034      	beq.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8005eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005ebe:	d853      	bhi.n	8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ec6:	d00b      	beq.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8005ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ece:	d84b      	bhi.n	8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d016      	beq.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8005ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005edc:	d009      	beq.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8005ede:	e043      	b.n	8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7ff fa43 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eec:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005eee:	f000 bff5 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ef2:	f107 0318 	add.w	r3, r7, #24
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7ff fb94 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005f00:	f000 bfec 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005f04:	4b7d      	ldr	r3, [pc, #500]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f10:	d103      	bne.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 8005f12:	4b7c      	ldr	r3, [pc, #496]	@ (8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8005f14:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8005f16:	f000 bfe1 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005f1e:	f000 bfdd 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005f22:	4b76      	ldr	r3, [pc, #472]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0320 	and.w	r3, r3, #32
 8005f2a:	2b20      	cmp	r3, #32
 8005f2c:	d118      	bne.n	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005f2e:	4b73      	ldr	r3, [pc, #460]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d005      	beq.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8005f3a:	4b70      	ldr	r3, [pc, #448]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	0e1b      	lsrs	r3, r3, #24
 8005f40:	f003 030f 	and.w	r3, r3, #15
 8005f44:	e006      	b.n	8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 8005f46:	4b6d      	ldr	r3, [pc, #436]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005f48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f4c:	041b      	lsls	r3, r3, #16
 8005f4e:	0e1b      	lsrs	r3, r3, #24
 8005f50:	f003 030f 	and.w	r3, r3, #15
 8005f54:	4a6a      	ldr	r2, [pc, #424]	@ (8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8005f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f5a:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8005f5c:	f000 bfbe 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005f64:	f000 bfba 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005f6c:	f000 bfb6 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8005f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f76:	d108      	bne.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff f9f7 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f86:	f000 bfa9 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f8e:	f000 bfa5 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8005f92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f96:	1e51      	subs	r1, r2, #1
 8005f98:	430b      	orrs	r3, r1
 8005f9a:	d136      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005f9c:	4b57      	ldr	r3, [pc, #348]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fa2:	f003 0303 	and.w	r3, r3, #3
 8005fa6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d104      	bne.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8005fae:	f7fe fb8d 	bl	80046cc <HAL_RCC_GetPCLK2Freq>
 8005fb2:	6378      	str	r0, [r7, #52]	@ 0x34
 8005fb4:	f000 bf92 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8005fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d104      	bne.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005fbe:	f7fe fa55 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8005fc2:	6378      	str	r0, [r7, #52]	@ 0x34
 8005fc4:	f000 bf8a 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005fc8:	4b4c      	ldr	r3, [pc, #304]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd4:	d106      	bne.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d103      	bne.n	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8005fdc:	4b4a      	ldr	r3, [pc, #296]	@ (8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8005fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fe0:	f000 bf7c 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005fe4:	4b45      	ldr	r3, [pc, #276]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8005fe6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fea:	f003 0302 	and.w	r3, r3, #2
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d107      	bne.n	8006002 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	2b03      	cmp	r3, #3
 8005ff6:	d104      	bne.n	8006002 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 8005ff8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ffe:	f000 bf6d 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8006002:	2300      	movs	r3, #0
 8006004:	637b      	str	r3, [r7, #52]	@ 0x34
 8006006:	f000 bf69 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800600a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800600e:	1e91      	subs	r1, r2, #2
 8006010:	430b      	orrs	r3, r1
 8006012:	d136      	bne.n	8006082 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006014:	4b39      	ldr	r3, [pc, #228]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800601a:	f003 030c 	and.w	r3, r3, #12
 800601e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006022:	2b00      	cmp	r3, #0
 8006024:	d104      	bne.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006026:	f7fe fb3d 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 800602a:	6378      	str	r0, [r7, #52]	@ 0x34
 800602c:	f000 bf56 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006032:	2b04      	cmp	r3, #4
 8006034:	d104      	bne.n	8006040 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006036:	f7fe fa19 	bl	800446c <HAL_RCC_GetSysClockFreq>
 800603a:	6378      	str	r0, [r7, #52]	@ 0x34
 800603c:	f000 bf4e 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006040:	4b2e      	ldr	r3, [pc, #184]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800604c:	d106      	bne.n	800605c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800604e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006050:	2b08      	cmp	r3, #8
 8006052:	d103      	bne.n	800605c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 8006054:	4b2c      	ldr	r3, [pc, #176]	@ (8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006056:	637b      	str	r3, [r7, #52]	@ 0x34
 8006058:	f000 bf40 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800605c:	4b27      	ldr	r3, [pc, #156]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800605e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b02      	cmp	r3, #2
 8006068:	d107      	bne.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 800606a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606c:	2b0c      	cmp	r3, #12
 800606e:	d104      	bne.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 8006070:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006074:	637b      	str	r3, [r7, #52]	@ 0x34
 8006076:	f000 bf31 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	637b      	str	r3, [r7, #52]	@ 0x34
 800607e:	f000 bf2d 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006082:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006086:	1f11      	subs	r1, r2, #4
 8006088:	430b      	orrs	r3, r1
 800608a:	d13f      	bne.n	800610c <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800608c:	4b1b      	ldr	r3, [pc, #108]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 800608e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006092:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006096:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800609a:	2b00      	cmp	r3, #0
 800609c:	d104      	bne.n	80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800609e:	f7fe fb01 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 80060a2:	6378      	str	r0, [r7, #52]	@ 0x34
 80060a4:	f000 bf1a 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80060a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060aa:	2b10      	cmp	r3, #16
 80060ac:	d104      	bne.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80060ae:	f7fe f9dd 	bl	800446c <HAL_RCC_GetSysClockFreq>
 80060b2:	6378      	str	r0, [r7, #52]	@ 0x34
 80060b4:	f000 bf12 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80060b8:	4b10      	ldr	r3, [pc, #64]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060c4:	d106      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 80060c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d103      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 80060cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80060ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80060d0:	f000 bf04 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80060d4:	4b09      	ldr	r3, [pc, #36]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80060d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b02      	cmp	r3, #2
 80060e0:	d107      	bne.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	2b30      	cmp	r3, #48	@ 0x30
 80060e6:	d104      	bne.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 80060e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ee:	f000 bef5 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80060f2:	2300      	movs	r3, #0
 80060f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060f6:	f000 bef1 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80060fa:	bf00      	nop
 80060fc:	46020c00 	.word	0x46020c00
 8006100:	08008b34 	.word	0x08008b34
 8006104:	02dc6c00 	.word	0x02dc6c00
 8006108:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800610c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006110:	f1a2 0108 	sub.w	r1, r2, #8
 8006114:	430b      	orrs	r3, r1
 8006116:	d136      	bne.n	8006186 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006118:	4ba4      	ldr	r3, [pc, #656]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800611a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800611e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006122:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006126:	2b00      	cmp	r3, #0
 8006128:	d104      	bne.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800612a:	f7fe fabb 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 800612e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006130:	f000 bed4 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	2b40      	cmp	r3, #64	@ 0x40
 8006138:	d104      	bne.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800613a:	f7fe f997 	bl	800446c <HAL_RCC_GetSysClockFreq>
 800613e:	6378      	str	r0, [r7, #52]	@ 0x34
 8006140:	f000 becc 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006144:	4b99      	ldr	r3, [pc, #612]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800614c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006150:	d106      	bne.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	2b80      	cmp	r3, #128	@ 0x80
 8006156:	d103      	bne.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8006158:	4b95      	ldr	r3, [pc, #596]	@ (80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800615a:	637b      	str	r3, [r7, #52]	@ 0x34
 800615c:	f000 bebe 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006160:	4b92      	ldr	r3, [pc, #584]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006162:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b02      	cmp	r3, #2
 800616c:	d107      	bne.n	800617e <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 800616e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006170:	2bc0      	cmp	r3, #192	@ 0xc0
 8006172:	d104      	bne.n	800617e <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 8006174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006178:	637b      	str	r3, [r7, #52]	@ 0x34
 800617a:	f000 beaf 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800617e:	2300      	movs	r3, #0
 8006180:	637b      	str	r3, [r7, #52]	@ 0x34
 8006182:	f000 beab 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006186:	e9d7 2300 	ldrd	r2, r3, [r7]
 800618a:	f1a2 0110 	sub.w	r1, r2, #16
 800618e:	430b      	orrs	r3, r1
 8006190:	d139      	bne.n	8006206 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006192:	4b86      	ldr	r3, [pc, #536]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006198:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800619c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800619e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d104      	bne.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80061a4:	f7fe fa7e 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 80061a8:	6378      	str	r0, [r7, #52]	@ 0x34
 80061aa:	f000 be97 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80061ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061b4:	d104      	bne.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80061b6:	f7fe f959 	bl	800446c <HAL_RCC_GetSysClockFreq>
 80061ba:	6378      	str	r0, [r7, #52]	@ 0x34
 80061bc:	f000 be8e 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80061c0:	4b7a      	ldr	r3, [pc, #488]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061cc:	d107      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 80061ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061d4:	d103      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 80061d6:	4b76      	ldr	r3, [pc, #472]	@ (80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 80061d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80061da:	f000 be7f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80061de:	4b73      	ldr	r3, [pc, #460]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80061e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061e4:	f003 0302 	and.w	r3, r3, #2
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d108      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 80061ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061f2:	d104      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 80061f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80061fa:	f000 be6f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80061fe:	2300      	movs	r3, #0
 8006200:	637b      	str	r3, [r7, #52]	@ 0x34
 8006202:	f000 be6b 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006206:	e9d7 2300 	ldrd	r2, r3, [r7]
 800620a:	f1a2 0120 	sub.w	r1, r2, #32
 800620e:	430b      	orrs	r3, r1
 8006210:	d158      	bne.n	80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006212:	4b66      	ldr	r3, [pc, #408]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800621e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006220:	2b00      	cmp	r3, #0
 8006222:	d104      	bne.n	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006224:	f7fe fa66 	bl	80046f4 <HAL_RCC_GetPCLK3Freq>
 8006228:	6378      	str	r0, [r7, #52]	@ 0x34
 800622a:	f000 be57 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	2b01      	cmp	r3, #1
 8006232:	d104      	bne.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006234:	f7fe f91a 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8006238:	6378      	str	r0, [r7, #52]	@ 0x34
 800623a:	f000 be4f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800623e:	4b5b      	ldr	r3, [pc, #364]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800624a:	d106      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 800624c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624e:	2b02      	cmp	r3, #2
 8006250:	d103      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 8006252:	4b57      	ldr	r3, [pc, #348]	@ (80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006254:	637b      	str	r3, [r7, #52]	@ 0x34
 8006256:	f000 be41 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800625a:	4b54      	ldr	r3, [pc, #336]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800625c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006260:	f003 0302 	and.w	r3, r3, #2
 8006264:	2b02      	cmp	r3, #2
 8006266:	d107      	bne.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8006268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626a:	2b03      	cmp	r3, #3
 800626c:	d104      	bne.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 800626e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006272:	637b      	str	r3, [r7, #52]	@ 0x34
 8006274:	f000 be32 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006278:	4b4c      	ldr	r3, [pc, #304]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0320 	and.w	r3, r3, #32
 8006280:	2b20      	cmp	r3, #32
 8006282:	d11b      	bne.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8006284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006286:	2b04      	cmp	r3, #4
 8006288:	d118      	bne.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800628a:	4b48      	ldr	r3, [pc, #288]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d005      	beq.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 8006296:	4b45      	ldr	r3, [pc, #276]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	0e1b      	lsrs	r3, r3, #24
 800629c:	f003 030f 	and.w	r3, r3, #15
 80062a0:	e006      	b.n	80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80062a2:	4b42      	ldr	r3, [pc, #264]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80062a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062a8:	041b      	lsls	r3, r3, #16
 80062aa:	0e1b      	lsrs	r3, r3, #24
 80062ac:	f003 030f 	and.w	r3, r3, #15
 80062b0:	4a40      	ldr	r2, [pc, #256]	@ (80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 80062b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80062b8:	f000 be10 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	637b      	str	r3, [r7, #52]	@ 0x34
 80062c0:	f000 be0c 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80062c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062c8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80062cc:	430b      	orrs	r3, r1
 80062ce:	d173      	bne.n	80063b8 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80062d0:	4b36      	ldr	r3, [pc, #216]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 80062d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062d6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80062da:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80062dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e2:	d104      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80062e4:	f7fe f8c2 	bl	800446c <HAL_RCC_GetSysClockFreq>
 80062e8:	6378      	str	r0, [r7, #52]	@ 0x34
 80062ea:	f000 bdf7 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062f4:	d108      	bne.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062f6:	f107 0318 	add.w	r3, r7, #24
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7ff f992 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	637b      	str	r3, [r7, #52]	@ 0x34
 8006304:	f000 bdea 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	2b00      	cmp	r3, #0
 800630c:	d104      	bne.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800630e:	f7fe f9af 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 8006312:	6378      	str	r0, [r7, #52]	@ 0x34
 8006314:	f000 bde2 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800631e:	d122      	bne.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006320:	4b22      	ldr	r3, [pc, #136]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0320 	and.w	r3, r3, #32
 8006328:	2b20      	cmp	r3, #32
 800632a:	d118      	bne.n	800635e <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800632c:	4b1f      	ldr	r3, [pc, #124]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d005      	beq.n	8006344 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8006338:	4b1c      	ldr	r3, [pc, #112]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	0e1b      	lsrs	r3, r3, #24
 800633e:	f003 030f 	and.w	r3, r3, #15
 8006342:	e006      	b.n	8006352 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8006344:	4b19      	ldr	r3, [pc, #100]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006346:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800634a:	041b      	lsls	r3, r3, #16
 800634c:	0e1b      	lsrs	r3, r3, #24
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	4a18      	ldr	r2, [pc, #96]	@ (80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8006354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006358:	637b      	str	r3, [r7, #52]	@ 0x34
 800635a:	f000 bdbf 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 800635e:	2300      	movs	r3, #0
 8006360:	637b      	str	r3, [r7, #52]	@ 0x34
 8006362:	f000 bdbb 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006366:	4b11      	ldr	r3, [pc, #68]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800636e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006372:	d107      	bne.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8006374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006376:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800637a:	d103      	bne.n	8006384 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 800637c:	4b0c      	ldr	r3, [pc, #48]	@ (80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800637e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006380:	f000 bdac 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006384:	4b09      	ldr	r3, [pc, #36]	@ (80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800638c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006390:	d107      	bne.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006398:	d103      	bne.n	80063a2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 800639a:	4b05      	ldr	r3, [pc, #20]	@ (80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800639c:	637b      	str	r3, [r7, #52]	@ 0x34
 800639e:	f000 bd9d 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80063a2:	2300      	movs	r3, #0
 80063a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80063a6:	f000 bd99 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80063aa:	bf00      	nop
 80063ac:	46020c00 	.word	0x46020c00
 80063b0:	00f42400 	.word	0x00f42400
 80063b4:	08008b34 	.word	0x08008b34
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80063b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063bc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80063c0:	430b      	orrs	r3, r1
 80063c2:	d158      	bne.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80063c4:	4bad      	ldr	r3, [pc, #692]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80063c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063ca:	f003 0307 	and.w	r3, r3, #7
 80063ce:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80063d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d2:	2b04      	cmp	r3, #4
 80063d4:	d84b      	bhi.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80063d6:	a201      	add	r2, pc, #4	@ (adr r2, 80063dc <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80063d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063dc:	08006415 	.word	0x08006415
 80063e0:	080063f1 	.word	0x080063f1
 80063e4:	08006403 	.word	0x08006403
 80063e8:	0800641f 	.word	0x0800641f
 80063ec:	08006429 	.word	0x08006429
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7fe ffbb 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063fe:	f000 bd6d 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006402:	f107 030c 	add.w	r3, r7, #12
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff fa66 	bl	80058d8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006410:	f000 bd64 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006414:	f7fe f92c 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 8006418:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800641a:	f000 bd5f 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800641e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006422:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006424:	f000 bd5a 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006428:	4b94      	ldr	r3, [pc, #592]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0320 	and.w	r3, r3, #32
 8006430:	2b20      	cmp	r3, #32
 8006432:	d118      	bne.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006434:	4b91      	ldr	r3, [pc, #580]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d005      	beq.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 8006440:	4b8e      	ldr	r3, [pc, #568]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	0e1b      	lsrs	r3, r3, #24
 8006446:	f003 030f 	and.w	r3, r3, #15
 800644a:	e006      	b.n	800645a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 800644c:	4b8b      	ldr	r3, [pc, #556]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800644e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006452:	041b      	lsls	r3, r3, #16
 8006454:	0e1b      	lsrs	r3, r3, #24
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	4a89      	ldr	r2, [pc, #548]	@ (8006680 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800645c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006460:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006462:	f000 bd3b 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800646a:	f000 bd37 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800646e:	2300      	movs	r3, #0
 8006470:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006472:	f000 bd33 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006476:	e9d7 2300 	ldrd	r2, r3, [r7]
 800647a:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800647e:	430b      	orrs	r3, r1
 8006480:	d167      	bne.n	8006552 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006482:	4b7e      	ldr	r3, [pc, #504]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006484:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006488:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800648c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800648e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006490:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006494:	d036      	beq.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8006496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006498:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800649c:	d855      	bhi.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 800649e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064a4:	d029      	beq.n	80064fa <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 80064a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064ac:	d84d      	bhi.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 80064ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064b4:	d013      	beq.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 80064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064bc:	d845      	bhi.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 80064be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d015      	beq.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 80064c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064ca:	d13e      	bne.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7fe ff4d 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064da:	f000 bcff 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064de:	f107 030c 	add.w	r3, r7, #12
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7ff f9f8 	bl	80058d8 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064ec:	f000 bcf6 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80064f0:	f7fe f8be 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 80064f4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80064f6:	f000 bcf1 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80064fa:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80064fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006500:	f000 bcec 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006504:	4b5d      	ldr	r3, [pc, #372]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b20      	cmp	r3, #32
 800650e:	d118      	bne.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006510:	4b5a      	ldr	r3, [pc, #360]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d005      	beq.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 800651c:	4b57      	ldr	r3, [pc, #348]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	0e1b      	lsrs	r3, r3, #24
 8006522:	f003 030f 	and.w	r3, r3, #15
 8006526:	e006      	b.n	8006536 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8006528:	4b54      	ldr	r3, [pc, #336]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800652a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800652e:	041b      	lsls	r3, r3, #16
 8006530:	0e1b      	lsrs	r3, r3, #24
 8006532:	f003 030f 	and.w	r3, r3, #15
 8006536:	4a52      	ldr	r2, [pc, #328]	@ (8006680 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8006538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800653c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800653e:	f000 bccd 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006546:	f000 bcc9 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800654e:	f000 bcc5 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006552:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006556:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800655a:	430b      	orrs	r3, r1
 800655c:	d14c      	bne.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800655e:	4b47      	ldr	r3, [pc, #284]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006560:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006564:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006568:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800656a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656c:	2b00      	cmp	r3, #0
 800656e:	d104      	bne.n	800657a <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006570:	f7fe f898 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 8006574:	6378      	str	r0, [r7, #52]	@ 0x34
 8006576:	f000 bcb1 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800657a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006580:	d104      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006582:	f7fd ff73 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8006586:	6378      	str	r0, [r7, #52]	@ 0x34
 8006588:	f000 bca8 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800658c:	4b3b      	ldr	r3, [pc, #236]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006598:	d107      	bne.n	80065aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800659a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065a0:	d103      	bne.n	80065aa <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 80065a2:	4b38      	ldr	r3, [pc, #224]	@ (8006684 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80065a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065a6:	f000 bc99 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80065aa:	4b34      	ldr	r3, [pc, #208]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f003 0320 	and.w	r3, r3, #32
 80065b2:	2b20      	cmp	r3, #32
 80065b4:	d11c      	bne.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80065b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065bc:	d118      	bne.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80065be:	4b2f      	ldr	r3, [pc, #188]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d005      	beq.n	80065d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 80065ca:	4b2c      	ldr	r3, [pc, #176]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	0e1b      	lsrs	r3, r3, #24
 80065d0:	f003 030f 	and.w	r3, r3, #15
 80065d4:	e006      	b.n	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 80065d6:	4b29      	ldr	r3, [pc, #164]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80065d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065dc:	041b      	lsls	r3, r3, #16
 80065de:	0e1b      	lsrs	r3, r3, #24
 80065e0:	f003 030f 	and.w	r3, r3, #15
 80065e4:	4a26      	ldr	r2, [pc, #152]	@ (8006680 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 80065e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ec:	f000 bc76 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065f4:	f000 bc72 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80065f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065fc:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8006600:	430b      	orrs	r3, r1
 8006602:	d152      	bne.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006604:	4b1d      	ldr	r3, [pc, #116]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800660a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800660e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006612:	2b00      	cmp	r3, #0
 8006614:	d104      	bne.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006616:	f7fe f845 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 800661a:	6378      	str	r0, [r7, #52]	@ 0x34
 800661c:	f000 bc5e 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006626:	d104      	bne.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006628:	f7fd ff20 	bl	800446c <HAL_RCC_GetSysClockFreq>
 800662c:	6378      	str	r0, [r7, #52]	@ 0x34
 800662e:	f000 bc55 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006632:	4b12      	ldr	r3, [pc, #72]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800663a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800663e:	d107      	bne.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8006640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006646:	d103      	bne.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8006648:	4b0e      	ldr	r3, [pc, #56]	@ (8006684 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800664a:	637b      	str	r3, [r7, #52]	@ 0x34
 800664c:	f000 bc46 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006650:	4b0a      	ldr	r3, [pc, #40]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0320 	and.w	r3, r3, #32
 8006658:	2b20      	cmp	r3, #32
 800665a:	d122      	bne.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006662:	d11e      	bne.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006664:	4b05      	ldr	r3, [pc, #20]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 8006670:	4b02      	ldr	r3, [pc, #8]	@ (800667c <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	0e1b      	lsrs	r3, r3, #24
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	e00c      	b.n	8006696 <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 800667c:	46020c00 	.word	0x46020c00
 8006680:	08008b34 	.word	0x08008b34
 8006684:	00f42400 	.word	0x00f42400
 8006688:	4ba1      	ldr	r3, [pc, #644]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800668a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800668e:	041b      	lsls	r3, r3, #16
 8006690:	0e1b      	lsrs	r3, r3, #24
 8006692:	f003 030f 	and.w	r3, r3, #15
 8006696:	4a9f      	ldr	r2, [pc, #636]	@ (8006914 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800669c:	637b      	str	r3, [r7, #52]	@ 0x34
 800669e:	f000 bc1d 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a6:	f000 bc19 	b.w	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80066aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066ae:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80066b2:	430b      	orrs	r3, r1
 80066b4:	d151      	bne.n	800675a <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80066b6:	4b96      	ldr	r3, [pc, #600]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80066b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066bc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066c0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80066c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c4:	2bc0      	cmp	r3, #192	@ 0xc0
 80066c6:	d024      	beq.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80066c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80066cc:	d842      	bhi.n	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 80066ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d0:	2b80      	cmp	r3, #128	@ 0x80
 80066d2:	d00d      	beq.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80066d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d6:	2b80      	cmp	r3, #128	@ 0x80
 80066d8:	d83c      	bhi.n	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 80066da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d003      	beq.n	80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	2b40      	cmp	r3, #64	@ 0x40
 80066e4:	d011      	beq.n	800670a <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 80066e6:	e035      	b.n	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 80066e8:	f7fe f804 	bl	80046f4 <HAL_RCC_GetPCLK3Freq>
 80066ec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80066ee:	e3f5      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066f0:	4b87      	ldr	r3, [pc, #540]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066fc:	d102      	bne.n	8006704 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 80066fe:	4b86      	ldr	r3, [pc, #536]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8006700:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006702:	e3eb      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006708:	e3e8      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800670a:	f7fd feaf 	bl	800446c <HAL_RCC_GetSysClockFreq>
 800670e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006710:	e3e4      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006712:	4b7f      	ldr	r3, [pc, #508]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0320 	and.w	r3, r3, #32
 800671a:	2b20      	cmp	r3, #32
 800671c:	d117      	bne.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800671e:	4b7c      	ldr	r3, [pc, #496]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d005      	beq.n	8006736 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 800672a:	4b79      	ldr	r3, [pc, #484]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	0e1b      	lsrs	r3, r3, #24
 8006730:	f003 030f 	and.w	r3, r3, #15
 8006734:	e006      	b.n	8006744 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8006736:	4b76      	ldr	r3, [pc, #472]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800673c:	041b      	lsls	r3, r3, #16
 800673e:	0e1b      	lsrs	r3, r3, #24
 8006740:	f003 030f 	and.w	r3, r3, #15
 8006744:	4a73      	ldr	r2, [pc, #460]	@ (8006914 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800674a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800674c:	e3c6      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800674e:	2300      	movs	r3, #0
 8006750:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006752:	e3c3      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 8006754:	2300      	movs	r3, #0
 8006756:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006758:	e3c0      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800675a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800675e:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8006762:	430b      	orrs	r3, r1
 8006764:	d147      	bne.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006766:	4b6a      	ldr	r3, [pc, #424]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006768:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800676c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006770:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006774:	2b00      	cmp	r3, #0
 8006776:	d103      	bne.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006778:	f7fd ff94 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 800677c:	6378      	str	r0, [r7, #52]	@ 0x34
 800677e:	e3ad      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006786:	d103      	bne.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006788:	f7fd fe70 	bl	800446c <HAL_RCC_GetSysClockFreq>
 800678c:	6378      	str	r0, [r7, #52]	@ 0x34
 800678e:	e3a5      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006790:	4b5f      	ldr	r3, [pc, #380]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006798:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800679c:	d106      	bne.n	80067ac <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 800679e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a4:	d102      	bne.n	80067ac <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 80067a6:	4b5c      	ldr	r3, [pc, #368]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80067a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067aa:	e397      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80067ac:	4b58      	ldr	r3, [pc, #352]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0320 	and.w	r3, r3, #32
 80067b4:	2b20      	cmp	r3, #32
 80067b6:	d11b      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80067be:	d117      	bne.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80067c0:	4b53      	ldr	r3, [pc, #332]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d005      	beq.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 80067cc:	4b50      	ldr	r3, [pc, #320]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	0e1b      	lsrs	r3, r3, #24
 80067d2:	f003 030f 	and.w	r3, r3, #15
 80067d6:	e006      	b.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80067d8:	4b4d      	ldr	r3, [pc, #308]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80067da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80067de:	041b      	lsls	r3, r3, #16
 80067e0:	0e1b      	lsrs	r3, r3, #24
 80067e2:	f003 030f 	and.w	r3, r3, #15
 80067e6:	4a4b      	ldr	r2, [pc, #300]	@ (8006914 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ee:	e375      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80067f4:	e372      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80067f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067fa:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80067fe:	430b      	orrs	r3, r1
 8006800:	d164      	bne.n	80068cc <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006802:	4b43      	ldr	r3, [pc, #268]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006804:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006808:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800680c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800680e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006810:	2b00      	cmp	r3, #0
 8006812:	d120      	bne.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006814:	4b3e      	ldr	r3, [pc, #248]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0320 	and.w	r3, r3, #32
 800681c:	2b20      	cmp	r3, #32
 800681e:	d117      	bne.n	8006850 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006820:	4b3b      	ldr	r3, [pc, #236]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d005      	beq.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800682c:	4b38      	ldr	r3, [pc, #224]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	0e1b      	lsrs	r3, r3, #24
 8006832:	f003 030f 	and.w	r3, r3, #15
 8006836:	e006      	b.n	8006846 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8006838:	4b35      	ldr	r3, [pc, #212]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800683a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800683e:	041b      	lsls	r3, r3, #16
 8006840:	0e1b      	lsrs	r3, r3, #24
 8006842:	f003 030f 	and.w	r3, r3, #15
 8006846:	4a33      	ldr	r2, [pc, #204]	@ (8006914 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800684c:	637b      	str	r3, [r7, #52]	@ 0x34
 800684e:	e345      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	637b      	str	r3, [r7, #52]	@ 0x34
 8006854:	e342      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8006856:	4b2e      	ldr	r3, [pc, #184]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006858:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800685c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006860:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006864:	d112      	bne.n	800688c <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8006866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006868:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800686c:	d10e      	bne.n	800688c <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800686e:	4b28      	ldr	r3, [pc, #160]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006870:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006878:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800687c:	d102      	bne.n	8006884 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 800687e:	23fa      	movs	r3, #250	@ 0xfa
 8006880:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006882:	e32b      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006884:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006888:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800688a:	e327      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800688c:	4b20      	ldr	r3, [pc, #128]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006898:	d106      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 800689a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068a0:	d102      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80068a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006918 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80068a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80068a6:	e319      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80068a8:	4b19      	ldr	r3, [pc, #100]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80068aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068ae:	f003 0302 	and.w	r3, r3, #2
 80068b2:	2b02      	cmp	r3, #2
 80068b4:	d107      	bne.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80068b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068bc:	d103      	bne.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 80068be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80068c4:	e30a      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80068c6:	2300      	movs	r3, #0
 80068c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80068ca:	e307      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80068cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068d0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80068d4:	430b      	orrs	r3, r1
 80068d6:	d16b      	bne.n	80069b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80068d8:	4b0d      	ldr	r3, [pc, #52]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80068da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068de:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80068e2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80068e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d127      	bne.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80068ea:	4b09      	ldr	r3, [pc, #36]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0320 	and.w	r3, r3, #32
 80068f2:	2b20      	cmp	r3, #32
 80068f4:	d11e      	bne.n	8006934 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80068f6:	4b06      	ldr	r3, [pc, #24]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00c      	beq.n	800691c <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 8006902:	4b03      	ldr	r3, [pc, #12]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	0e1b      	lsrs	r3, r3, #24
 8006908:	f003 030f 	and.w	r3, r3, #15
 800690c:	e00d      	b.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800690e:	bf00      	nop
 8006910:	46020c00 	.word	0x46020c00
 8006914:	08008b34 	.word	0x08008b34
 8006918:	00f42400 	.word	0x00f42400
 800691c:	4b94      	ldr	r3, [pc, #592]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800691e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006922:	041b      	lsls	r3, r3, #16
 8006924:	0e1b      	lsrs	r3, r3, #24
 8006926:	f003 030f 	and.w	r3, r3, #15
 800692a:	4a92      	ldr	r2, [pc, #584]	@ (8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 800692c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006930:	637b      	str	r3, [r7, #52]	@ 0x34
 8006932:	e2d3      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	637b      	str	r3, [r7, #52]	@ 0x34
 8006938:	e2d0      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800693a:	4b8d      	ldr	r3, [pc, #564]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800693c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006944:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006948:	d112      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006950:	d10e      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006952:	4b87      	ldr	r3, [pc, #540]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800695c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006960:	d102      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 8006962:	23fa      	movs	r3, #250	@ 0xfa
 8006964:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006966:	e2b9      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006968:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800696c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800696e:	e2b5      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006970:	4b7f      	ldr	r3, [pc, #508]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800697c:	d106      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 800697e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006984:	d102      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 8006986:	4b7c      	ldr	r3, [pc, #496]	@ (8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006988:	637b      	str	r3, [r7, #52]	@ 0x34
 800698a:	e2a7      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800698c:	4b78      	ldr	r3, [pc, #480]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800698e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b02      	cmp	r3, #2
 8006998:	d107      	bne.n	80069aa <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069a0:	d103      	bne.n	80069aa <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 80069a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80069a8:	e298      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80069ae:	e295      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80069b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069b4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80069b8:	430b      	orrs	r3, r1
 80069ba:	d147      	bne.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80069bc:	4b6c      	ldr	r3, [pc, #432]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80069be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069c2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80069c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80069c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d103      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80069ce:	f7fd fe69 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 80069d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80069d4:	e282      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80069d6:	4b66      	ldr	r3, [pc, #408]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80069d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069e4:	d112      	bne.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 80069e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069ec:	d10e      	bne.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80069ee:	4b60      	ldr	r3, [pc, #384]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80069f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069fc:	d102      	bne.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 80069fe:	23fa      	movs	r3, #250	@ 0xfa
 8006a00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006a02:	e26b      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006a04:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006a08:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006a0a:	e267      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006a0c:	4b58      	ldr	r3, [pc, #352]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a18:	d106      	bne.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 8006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006a20:	d102      	bne.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 8006a22:	4b55      	ldr	r3, [pc, #340]	@ (8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a26:	e259      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006a28:	4b51      	ldr	r3, [pc, #324]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006a2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d107      	bne.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 8006a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a38:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006a3c:	d103      	bne.n	8006a46 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8006a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a44:	e24a      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a4a:	e247      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8006a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a50:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8006a54:	430b      	orrs	r3, r1
 8006a56:	d12d      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8006a58:	4b45      	ldr	r3, [pc, #276]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a5e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006a62:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8006a64:	4b42      	ldr	r3, [pc, #264]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a70:	d105      	bne.n	8006a7e <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 8006a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d102      	bne.n	8006a7e <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 8006a78:	4b3f      	ldr	r3, [pc, #252]	@ (8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006a7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a7c:	e22e      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a84:	d107      	bne.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7fe fc70 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a92:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a94:	e222      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8006a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a9c:	d107      	bne.n	8006aae <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a9e:	f107 0318 	add.w	r3, r7, #24
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f7fe fdbe 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aac:	e216      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab2:	e213      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8006ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ab8:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8006abc:	430b      	orrs	r3, r1
 8006abe:	d15d      	bne.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ac6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006aca:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ace:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ad2:	d028      	beq.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 8006ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ada:	d845      	bhi.n	8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ade:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ae2:	d013      	beq.n	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 8006ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006aea:	d83d      	bhi.n	8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8006aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d004      	beq.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 8006af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006af8:	d004      	beq.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 8006afa:	e035      	b.n	8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8006afc:	f7fd fde6 	bl	80046cc <HAL_RCC_GetPCLK2Freq>
 8006b00:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006b02:	e1eb      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006b04:	f7fd fcb2 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8006b08:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006b0a:	e1e7      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b0c:	4b18      	ldr	r3, [pc, #96]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b18:	d102      	bne.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 8006b1a:	4b17      	ldr	r3, [pc, #92]	@ (8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8006b1c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b1e:	e1dd      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006b20:	2300      	movs	r3, #0
 8006b22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b24:	e1da      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006b26:	4b12      	ldr	r3, [pc, #72]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0320 	and.w	r3, r3, #32
 8006b2e:	2b20      	cmp	r3, #32
 8006b30:	d117      	bne.n	8006b62 <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b32:	4b0f      	ldr	r3, [pc, #60]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d005      	beq.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8006b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	0e1b      	lsrs	r3, r3, #24
 8006b44:	f003 030f 	and.w	r3, r3, #15
 8006b48:	e006      	b.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 8006b4a:	4b09      	ldr	r3, [pc, #36]	@ (8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8006b4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b50:	041b      	lsls	r3, r3, #16
 8006b52:	0e1b      	lsrs	r3, r3, #24
 8006b54:	f003 030f 	and.w	r3, r3, #15
 8006b58:	4a06      	ldr	r2, [pc, #24]	@ (8006b74 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8006b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b5e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b60:	e1bc      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006b62:	2300      	movs	r3, #0
 8006b64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b66:	e1b9      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006b6c:	e1b6      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006b6e:	bf00      	nop
 8006b70:	46020c00 	.word	0x46020c00
 8006b74:	08008b34 	.word	0x08008b34
 8006b78:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8006b7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b80:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8006b84:	430b      	orrs	r3, r1
 8006b86:	d156      	bne.n	8006c36 <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006b88:	4ba5      	ldr	r3, [pc, #660]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006b92:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b9a:	d028      	beq.n	8006bee <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ba2:	d845      	bhi.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8006ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006baa:	d013      	beq.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 8006bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bb2:	d83d      	bhi.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 8006bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d004      	beq.n	8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 8006bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bc0:	d004      	beq.n	8006bcc <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8006bc2:	e035      	b.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8006bc4:	f7fd fd6e 	bl	80046a4 <HAL_RCC_GetPCLK1Freq>
 8006bc8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006bca:	e187      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006bcc:	f7fd fc4e 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8006bd0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006bd2:	e183      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006bd4:	4b92      	ldr	r3, [pc, #584]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006be0:	d102      	bne.n	8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 8006be2:	4b90      	ldr	r3, [pc, #576]	@ (8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8006be4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006be6:	e179      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006bec:	e176      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006bee:	4b8c      	ldr	r3, [pc, #560]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b20      	cmp	r3, #32
 8006bf8:	d117      	bne.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006bfa:	4b89      	ldr	r3, [pc, #548]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d005      	beq.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 8006c06:	4b86      	ldr	r3, [pc, #536]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	0e1b      	lsrs	r3, r3, #24
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	e006      	b.n	8006c20 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 8006c12:	4b83      	ldr	r3, [pc, #524]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006c14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006c18:	041b      	lsls	r3, r3, #16
 8006c1a:	0e1b      	lsrs	r3, r3, #24
 8006c1c:	f003 030f 	and.w	r3, r3, #15
 8006c20:	4a81      	ldr	r2, [pc, #516]	@ (8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8006c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c26:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c28:	e158      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c2e:	e155      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006c30:	2300      	movs	r3, #0
 8006c32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c34:	e152      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8006c36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c3a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8006c3e:	430b      	orrs	r3, r1
 8006c40:	d177      	bne.n	8006d32 <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006c42:	4b77      	ldr	r3, [pc, #476]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006c44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c48:	f003 0318 	and.w	r3, r3, #24
 8006c4c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c50:	2b18      	cmp	r3, #24
 8006c52:	d86b      	bhi.n	8006d2c <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 8006c54:	a201      	add	r2, pc, #4	@ (adr r2, 8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 8006c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5a:	bf00      	nop
 8006c5c:	08006cc1 	.word	0x08006cc1
 8006c60:	08006d2d 	.word	0x08006d2d
 8006c64:	08006d2d 	.word	0x08006d2d
 8006c68:	08006d2d 	.word	0x08006d2d
 8006c6c:	08006d2d 	.word	0x08006d2d
 8006c70:	08006d2d 	.word	0x08006d2d
 8006c74:	08006d2d 	.word	0x08006d2d
 8006c78:	08006d2d 	.word	0x08006d2d
 8006c7c:	08006cc9 	.word	0x08006cc9
 8006c80:	08006d2d 	.word	0x08006d2d
 8006c84:	08006d2d 	.word	0x08006d2d
 8006c88:	08006d2d 	.word	0x08006d2d
 8006c8c:	08006d2d 	.word	0x08006d2d
 8006c90:	08006d2d 	.word	0x08006d2d
 8006c94:	08006d2d 	.word	0x08006d2d
 8006c98:	08006d2d 	.word	0x08006d2d
 8006c9c:	08006cd1 	.word	0x08006cd1
 8006ca0:	08006d2d 	.word	0x08006d2d
 8006ca4:	08006d2d 	.word	0x08006d2d
 8006ca8:	08006d2d 	.word	0x08006d2d
 8006cac:	08006d2d 	.word	0x08006d2d
 8006cb0:	08006d2d 	.word	0x08006d2d
 8006cb4:	08006d2d 	.word	0x08006d2d
 8006cb8:	08006d2d 	.word	0x08006d2d
 8006cbc:	08006ceb 	.word	0x08006ceb
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8006cc0:	f7fd fd18 	bl	80046f4 <HAL_RCC_GetPCLK3Freq>
 8006cc4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006cc6:	e109      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006cc8:	f7fd fbd0 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8006ccc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006cce:	e105      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cd0:	4b53      	ldr	r3, [pc, #332]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cdc:	d102      	bne.n	8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8006cde:	4b51      	ldr	r3, [pc, #324]	@ (8006e24 <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8006ce0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006ce2:	e0fb      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ce8:	e0f8      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006cea:	4b4d      	ldr	r3, [pc, #308]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0320 	and.w	r3, r3, #32
 8006cf2:	2b20      	cmp	r3, #32
 8006cf4:	d117      	bne.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006cf6:	4b4a      	ldr	r3, [pc, #296]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d005      	beq.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 8006d02:	4b47      	ldr	r3, [pc, #284]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	0e1b      	lsrs	r3, r3, #24
 8006d08:	f003 030f 	and.w	r3, r3, #15
 8006d0c:	e006      	b.n	8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8006d0e:	4b44      	ldr	r3, [pc, #272]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006d10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d14:	041b      	lsls	r3, r3, #16
 8006d16:	0e1b      	lsrs	r3, r3, #24
 8006d18:	f003 030f 	and.w	r3, r3, #15
 8006d1c:	4a42      	ldr	r2, [pc, #264]	@ (8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8006d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d22:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006d24:	e0da      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006d26:	2300      	movs	r3, #0
 8006d28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d2a:	e0d7      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d30:	e0d4      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8006d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d36:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8006d3a:	430b      	orrs	r3, r1
 8006d3c:	d155      	bne.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006d3e:	4b38      	ldr	r3, [pc, #224]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006d40:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d44:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006d48:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d50:	d013      	beq.n	8006d7a <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 8006d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d58:	d844      	bhi.n	8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8006d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d60:	d013      	beq.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 8006d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d68:	d83c      	bhi.n	8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d014      	beq.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 8006d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d76:	d014      	beq.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 8006d78:	e034      	b.n	8006de4 <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d7a:	f107 0318 	add.w	r3, r7, #24
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe fc50 	bl	8005624 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d88:	e0a8      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7fe faee 	bl	8005370 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d96:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d98:	e0a0      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006d9a:	f7fd fb67 	bl	800446c <HAL_RCC_GetSysClockFreq>
 8006d9e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006da0:	e09c      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006da2:	4b1f      	ldr	r3, [pc, #124]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0320 	and.w	r3, r3, #32
 8006daa:	2b20      	cmp	r3, #32
 8006dac:	d117      	bne.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006dae:	4b1c      	ldr	r3, [pc, #112]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8006dba:	4b19      	ldr	r3, [pc, #100]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	0e1b      	lsrs	r3, r3, #24
 8006dc0:	f003 030f 	and.w	r3, r3, #15
 8006dc4:	e006      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 8006dc6:	4b16      	ldr	r3, [pc, #88]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006dc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dcc:	041b      	lsls	r3, r3, #16
 8006dce:	0e1b      	lsrs	r3, r3, #24
 8006dd0:	f003 030f 	and.w	r3, r3, #15
 8006dd4:	4a14      	ldr	r2, [pc, #80]	@ (8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8006dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dda:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006ddc:	e07e      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006dde:	2300      	movs	r3, #0
 8006de0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006de2:	e07b      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006de8:	e078      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8006dea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dee:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8006df2:	430b      	orrs	r3, r1
 8006df4:	d138      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8006df6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006df8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e00:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8006e02:	4b07      	ldr	r3, [pc, #28]	@ (8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8006e04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d10d      	bne.n	8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8006e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10a      	bne.n	8006e2c <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 8006e16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e1c:	e05e      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006e1e:	bf00      	nop
 8006e20:	46020c00 	.word	0x46020c00
 8006e24:	00f42400 	.word	0x00f42400
 8006e28:	08008b34 	.word	0x08008b34
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8006e2c:	4b2e      	ldr	r3, [pc, #184]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8006e2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e3a:	d112      	bne.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e42:	d10e      	bne.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e44:	4b28      	ldr	r3, [pc, #160]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8006e46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e52:	d102      	bne.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 8006e54:	23fa      	movs	r3, #250	@ 0xfa
 8006e56:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e58:	e040      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006e5a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006e5e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006e60:	e03c      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e66:	e039      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8006e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e6c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006e70:	430b      	orrs	r3, r1
 8006e72:	d131      	bne.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006e74:	4b1c      	ldr	r3, [pc, #112]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8006e76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e7a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006e7e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8006e80:	4b19      	ldr	r3, [pc, #100]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e8c:	d105      	bne.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 8006e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d102      	bne.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 8006e94:	4b15      	ldr	r3, [pc, #84]	@ (8006eec <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 8006e96:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e98:	e020      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8006e9a:	4b13      	ldr	r3, [pc, #76]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ea2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ea6:	d106      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eae:	d102      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 8006eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 8006eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eb4:	e012      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8006eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ec2:	d106      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8006ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eca:	d102      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8006ecc:	4b09      	ldr	r3, [pc, #36]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8006ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ed0:	e004      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ed6:	e001      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8006edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3738      	adds	r7, #56	@ 0x38
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	46020c00 	.word	0x46020c00
 8006eec:	02dc6c00 	.word	0x02dc6c00
 8006ef0:	016e3600 	.word	0x016e3600
 8006ef4:	00f42400 	.word	0x00f42400

08006ef8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8006f00:	4b47      	ldr	r3, [pc, #284]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a46      	ldr	r2, [pc, #280]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f0a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006f0c:	f7fa f8b0 	bl	8001070 <HAL_GetTick>
 8006f10:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f12:	e008      	b.n	8006f26 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f14:	f7fa f8ac 	bl	8001070 <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d901      	bls.n	8006f26 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e077      	b.n	8007016 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f26:	4b3e      	ldr	r3, [pc, #248]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1f0      	bne.n	8006f14 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006f32:	4b3b      	ldr	r3, [pc, #236]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f36:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006f3a:	f023 0303 	bic.w	r3, r3, #3
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	6811      	ldr	r1, [r2, #0]
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	6852      	ldr	r2, [r2, #4]
 8006f46:	3a01      	subs	r2, #1
 8006f48:	0212      	lsls	r2, r2, #8
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	4934      	ldr	r1, [pc, #208]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006f52:	4b33      	ldr	r3, [pc, #204]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f56:	4b33      	ldr	r3, [pc, #204]	@ (8007024 <RCCEx_PLL2_Config+0x12c>)
 8006f58:	4013      	ands	r3, r2
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	6892      	ldr	r2, [r2, #8]
 8006f5e:	3a01      	subs	r2, #1
 8006f60:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	68d2      	ldr	r2, [r2, #12]
 8006f68:	3a01      	subs	r2, #1
 8006f6a:	0252      	lsls	r2, r2, #9
 8006f6c:	b292      	uxth	r2, r2
 8006f6e:	4311      	orrs	r1, r2
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	6912      	ldr	r2, [r2, #16]
 8006f74:	3a01      	subs	r2, #1
 8006f76:	0412      	lsls	r2, r2, #16
 8006f78:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006f7c:	4311      	orrs	r1, r2
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	6952      	ldr	r2, [r2, #20]
 8006f82:	3a01      	subs	r2, #1
 8006f84:	0612      	lsls	r2, r2, #24
 8006f86:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006f8a:	430a      	orrs	r2, r1
 8006f8c:	4924      	ldr	r1, [pc, #144]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006f92:	4b23      	ldr	r3, [pc, #140]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f96:	f023 020c 	bic.w	r2, r3, #12
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	4920      	ldr	r1, [pc, #128]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006fa4:	4b1e      	ldr	r3, [pc, #120]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6a1b      	ldr	r3, [r3, #32]
 8006fac:	491c      	ldr	r1, [pc, #112]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8006fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb6:	4a1a      	ldr	r2, [pc, #104]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fb8:	f023 0310 	bic.w	r3, r3, #16
 8006fbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006fbe:	4b18      	ldr	r3, [pc, #96]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fc6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	69d2      	ldr	r2, [r2, #28]
 8006fce:	00d2      	lsls	r2, r2, #3
 8006fd0:	4913      	ldr	r1, [pc, #76]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8006fd6:	4b12      	ldr	r3, [pc, #72]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fda:	4a11      	ldr	r2, [pc, #68]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fdc:	f043 0310 	orr.w	r3, r3, #16
 8006fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8006fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 8006fe8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006fec:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006fee:	f7fa f83f 	bl	8001070 <HAL_GetTick>
 8006ff2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006ff4:	e008      	b.n	8007008 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006ff6:	f7fa f83b 	bl	8001070 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	2b02      	cmp	r3, #2
 8007002:	d901      	bls.n	8007008 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e006      	b.n	8007016 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007008:	4b05      	ldr	r3, [pc, #20]	@ (8007020 <RCCEx_PLL2_Config+0x128>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0f0      	beq.n	8006ff6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007014:	2300      	movs	r3, #0

}
 8007016:	4618      	mov	r0, r3
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	46020c00 	.word	0x46020c00
 8007024:	80800000 	.word	0x80800000

08007028 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007030:	4b47      	ldr	r3, [pc, #284]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a46      	ldr	r2, [pc, #280]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007036:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800703a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800703c:	f7fa f818 	bl	8001070 <HAL_GetTick>
 8007040:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007042:	e008      	b.n	8007056 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007044:	f7fa f814 	bl	8001070 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b02      	cmp	r3, #2
 8007050:	d901      	bls.n	8007056 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e077      	b.n	8007146 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007056:	4b3e      	ldr	r3, [pc, #248]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1f0      	bne.n	8007044 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007062:	4b3b      	ldr	r3, [pc, #236]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007066:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800706a:	f023 0303 	bic.w	r3, r3, #3
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	6811      	ldr	r1, [r2, #0]
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	6852      	ldr	r2, [r2, #4]
 8007076:	3a01      	subs	r2, #1
 8007078:	0212      	lsls	r2, r2, #8
 800707a:	430a      	orrs	r2, r1
 800707c:	4934      	ldr	r1, [pc, #208]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 800707e:	4313      	orrs	r3, r2
 8007080:	630b      	str	r3, [r1, #48]	@ 0x30
 8007082:	4b33      	ldr	r3, [pc, #204]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007084:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007086:	4b33      	ldr	r3, [pc, #204]	@ (8007154 <RCCEx_PLL3_Config+0x12c>)
 8007088:	4013      	ands	r3, r2
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	6892      	ldr	r2, [r2, #8]
 800708e:	3a01      	subs	r2, #1
 8007090:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	68d2      	ldr	r2, [r2, #12]
 8007098:	3a01      	subs	r2, #1
 800709a:	0252      	lsls	r2, r2, #9
 800709c:	b292      	uxth	r2, r2
 800709e:	4311      	orrs	r1, r2
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6912      	ldr	r2, [r2, #16]
 80070a4:	3a01      	subs	r2, #1
 80070a6:	0412      	lsls	r2, r2, #16
 80070a8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80070ac:	4311      	orrs	r1, r2
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6952      	ldr	r2, [r2, #20]
 80070b2:	3a01      	subs	r2, #1
 80070b4:	0612      	lsls	r2, r2, #24
 80070b6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80070ba:	430a      	orrs	r2, r1
 80070bc:	4924      	ldr	r1, [pc, #144]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80070c2:	4b23      	ldr	r3, [pc, #140]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070c6:	f023 020c 	bic.w	r2, r3, #12
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	4920      	ldr	r1, [pc, #128]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80070d4:	4b1e      	ldr	r3, [pc, #120]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a1b      	ldr	r3, [r3, #32]
 80070dc:	491c      	ldr	r1, [pc, #112]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80070e2:	4b1b      	ldr	r3, [pc, #108]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070e6:	4a1a      	ldr	r2, [pc, #104]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070e8:	f023 0310 	bic.w	r3, r3, #16
 80070ec:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80070ee:	4b18      	ldr	r3, [pc, #96]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 80070f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070f6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	69d2      	ldr	r2, [r2, #28]
 80070fe:	00d2      	lsls	r2, r2, #3
 8007100:	4913      	ldr	r1, [pc, #76]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007102:	4313      	orrs	r3, r2
 8007104:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007106:	4b12      	ldr	r3, [pc, #72]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800710a:	4a11      	ldr	r2, [pc, #68]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 800710c:	f043 0310 	orr.w	r3, r3, #16
 8007110:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007112:	4b0f      	ldr	r3, [pc, #60]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a0e      	ldr	r2, [pc, #56]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 8007118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800711c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800711e:	f7f9 ffa7 	bl	8001070 <HAL_GetTick>
 8007122:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007124:	e008      	b.n	8007138 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007126:	f7f9 ffa3 	bl	8001070 <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	2b02      	cmp	r3, #2
 8007132:	d901      	bls.n	8007138 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e006      	b.n	8007146 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007138:	4b05      	ldr	r3, [pc, #20]	@ (8007150 <RCCEx_PLL3_Config+0x128>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0f0      	beq.n	8007126 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3710      	adds	r7, #16
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	46020c00 	.word	0x46020c00
 8007154:	80800000 	.word	0x80800000

08007158 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e042      	b.n	80071f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007170:	2b00      	cmp	r3, #0
 8007172:	d106      	bne.n	8007182 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7f9 fd25 	bl	8000bcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2224      	movs	r2, #36	@ 0x24
 8007186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f022 0201 	bic.w	r2, r2, #1
 8007198:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d002      	beq.n	80071a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f9ca 	bl	800753c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f825 	bl	80071f8 <UART_SetConfig>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d101      	bne.n	80071b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e01b      	b.n	80071f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80071c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689a      	ldr	r2, [r3, #8]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f042 0201 	orr.w	r2, r2, #1
 80071e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fa49 	bl	8007680 <UART_CheckIdleState>
 80071ee:	4603      	mov	r3, r0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071fc:	b094      	sub	sp, #80	@ 0x50
 80071fe:	af00      	add	r7, sp, #0
 8007200:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007202:	2300      	movs	r3, #0
 8007204:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	4b7e      	ldr	r3, [pc, #504]	@ (8007408 <UART_SetConfig+0x210>)
 800720e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007212:	689a      	ldr	r2, [r3, #8]
 8007214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	431a      	orrs	r2, r3
 800721a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	431a      	orrs	r2, r3
 8007220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007222:	69db      	ldr	r3, [r3, #28]
 8007224:	4313      	orrs	r3, r2
 8007226:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4977      	ldr	r1, [pc, #476]	@ (800740c <UART_SetConfig+0x214>)
 8007230:	4019      	ands	r1, r3
 8007232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007238:	430b      	orrs	r3, r1
 800723a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800723c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007248:	68d9      	ldr	r1, [r3, #12]
 800724a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	ea40 0301 	orr.w	r3, r0, r1
 8007252:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800725a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	4b6a      	ldr	r3, [pc, #424]	@ (8007408 <UART_SetConfig+0x210>)
 8007260:	429a      	cmp	r2, r3
 8007262:	d009      	beq.n	8007278 <UART_SetConfig+0x80>
 8007264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	4b69      	ldr	r3, [pc, #420]	@ (8007410 <UART_SetConfig+0x218>)
 800726a:	429a      	cmp	r2, r3
 800726c:	d004      	beq.n	8007278 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800726e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007270:	6a1a      	ldr	r2, [r3, #32]
 8007272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007274:	4313      	orrs	r3, r2
 8007276:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007282:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800728c:	430b      	orrs	r3, r1
 800728e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007296:	f023 000f 	bic.w	r0, r3, #15
 800729a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800729c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800729e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	ea40 0301 	orr.w	r3, r0, r1
 80072a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	4b59      	ldr	r3, [pc, #356]	@ (8007414 <UART_SetConfig+0x21c>)
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d102      	bne.n	80072b8 <UART_SetConfig+0xc0>
 80072b2:	2301      	movs	r3, #1
 80072b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072b6:	e029      	b.n	800730c <UART_SetConfig+0x114>
 80072b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	4b56      	ldr	r3, [pc, #344]	@ (8007418 <UART_SetConfig+0x220>)
 80072be:	429a      	cmp	r2, r3
 80072c0:	d102      	bne.n	80072c8 <UART_SetConfig+0xd0>
 80072c2:	2302      	movs	r3, #2
 80072c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072c6:	e021      	b.n	800730c <UART_SetConfig+0x114>
 80072c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	4b53      	ldr	r3, [pc, #332]	@ (800741c <UART_SetConfig+0x224>)
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d102      	bne.n	80072d8 <UART_SetConfig+0xe0>
 80072d2:	2304      	movs	r3, #4
 80072d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072d6:	e019      	b.n	800730c <UART_SetConfig+0x114>
 80072d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	4b50      	ldr	r3, [pc, #320]	@ (8007420 <UART_SetConfig+0x228>)
 80072de:	429a      	cmp	r2, r3
 80072e0:	d102      	bne.n	80072e8 <UART_SetConfig+0xf0>
 80072e2:	2308      	movs	r3, #8
 80072e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072e6:	e011      	b.n	800730c <UART_SetConfig+0x114>
 80072e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	4b4d      	ldr	r3, [pc, #308]	@ (8007424 <UART_SetConfig+0x22c>)
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d102      	bne.n	80072f8 <UART_SetConfig+0x100>
 80072f2:	2310      	movs	r3, #16
 80072f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072f6:	e009      	b.n	800730c <UART_SetConfig+0x114>
 80072f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	4b42      	ldr	r3, [pc, #264]	@ (8007408 <UART_SetConfig+0x210>)
 80072fe:	429a      	cmp	r2, r3
 8007300:	d102      	bne.n	8007308 <UART_SetConfig+0x110>
 8007302:	2320      	movs	r3, #32
 8007304:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007306:	e001      	b.n	800730c <UART_SetConfig+0x114>
 8007308:	2300      	movs	r3, #0
 800730a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800730c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	4b3d      	ldr	r3, [pc, #244]	@ (8007408 <UART_SetConfig+0x210>)
 8007312:	429a      	cmp	r2, r3
 8007314:	d005      	beq.n	8007322 <UART_SetConfig+0x12a>
 8007316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	4b3d      	ldr	r3, [pc, #244]	@ (8007410 <UART_SetConfig+0x218>)
 800731c:	429a      	cmp	r2, r3
 800731e:	f040 8085 	bne.w	800742c <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007322:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007324:	2200      	movs	r2, #0
 8007326:	623b      	str	r3, [r7, #32]
 8007328:	627a      	str	r2, [r7, #36]	@ 0x24
 800732a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800732e:	f7fe fc2d 	bl	8005b8c <HAL_RCCEx_GetPeriphCLKFreq>
 8007332:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007336:	2b00      	cmp	r3, #0
 8007338:	f000 80e8 	beq.w	800750c <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800733c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800733e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007340:	4a39      	ldr	r2, [pc, #228]	@ (8007428 <UART_SetConfig+0x230>)
 8007342:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007346:	461a      	mov	r2, r3
 8007348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800734a:	fbb3 f3f2 	udiv	r3, r3, r2
 800734e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007352:	685a      	ldr	r2, [r3, #4]
 8007354:	4613      	mov	r3, r2
 8007356:	005b      	lsls	r3, r3, #1
 8007358:	4413      	add	r3, r2
 800735a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800735c:	429a      	cmp	r2, r3
 800735e:	d305      	bcc.n	800736c <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007366:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007368:	429a      	cmp	r2, r3
 800736a:	d903      	bls.n	8007374 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007372:	e048      	b.n	8007406 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007374:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007376:	2200      	movs	r2, #0
 8007378:	61bb      	str	r3, [r7, #24]
 800737a:	61fa      	str	r2, [r7, #28]
 800737c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800737e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007380:	4a29      	ldr	r2, [pc, #164]	@ (8007428 <UART_SetConfig+0x230>)
 8007382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007386:	b29b      	uxth	r3, r3
 8007388:	2200      	movs	r2, #0
 800738a:	613b      	str	r3, [r7, #16]
 800738c:	617a      	str	r2, [r7, #20]
 800738e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007392:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007396:	f7f8 ff6f 	bl	8000278 <__aeabi_uldivmod>
 800739a:	4602      	mov	r2, r0
 800739c:	460b      	mov	r3, r1
 800739e:	4610      	mov	r0, r2
 80073a0:	4619      	mov	r1, r3
 80073a2:	f04f 0200 	mov.w	r2, #0
 80073a6:	f04f 0300 	mov.w	r3, #0
 80073aa:	020b      	lsls	r3, r1, #8
 80073ac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80073b0:	0202      	lsls	r2, r0, #8
 80073b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073b4:	6849      	ldr	r1, [r1, #4]
 80073b6:	0849      	lsrs	r1, r1, #1
 80073b8:	2000      	movs	r0, #0
 80073ba:	460c      	mov	r4, r1
 80073bc:	4605      	mov	r5, r0
 80073be:	eb12 0804 	adds.w	r8, r2, r4
 80073c2:	eb43 0905 	adc.w	r9, r3, r5
 80073c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	60bb      	str	r3, [r7, #8]
 80073ce:	60fa      	str	r2, [r7, #12]
 80073d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073d4:	4640      	mov	r0, r8
 80073d6:	4649      	mov	r1, r9
 80073d8:	f7f8 ff4e 	bl	8000278 <__aeabi_uldivmod>
 80073dc:	4602      	mov	r2, r0
 80073de:	460b      	mov	r3, r1
 80073e0:	4613      	mov	r3, r2
 80073e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073ea:	d308      	bcc.n	80073fe <UART_SetConfig+0x206>
 80073ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073f2:	d204      	bcs.n	80073fe <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80073f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80073fa:	60da      	str	r2, [r3, #12]
 80073fc:	e003      	b.n	8007406 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007404:	e082      	b.n	800750c <UART_SetConfig+0x314>
 8007406:	e081      	b.n	800750c <UART_SetConfig+0x314>
 8007408:	46002400 	.word	0x46002400
 800740c:	cfff69f3 	.word	0xcfff69f3
 8007410:	56002400 	.word	0x56002400
 8007414:	40013800 	.word	0x40013800
 8007418:	40004400 	.word	0x40004400
 800741c:	40004800 	.word	0x40004800
 8007420:	40004c00 	.word	0x40004c00
 8007424:	40005000 	.word	0x40005000
 8007428:	08008bf4 	.word	0x08008bf4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800742c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007434:	d13c      	bne.n	80074b0 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007438:	2200      	movs	r2, #0
 800743a:	603b      	str	r3, [r7, #0]
 800743c:	607a      	str	r2, [r7, #4]
 800743e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007442:	f7fe fba3 	bl	8005b8c <HAL_RCCEx_GetPeriphCLKFreq>
 8007446:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007448:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800744a:	2b00      	cmp	r3, #0
 800744c:	d05e      	beq.n	800750c <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800744e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007452:	4a39      	ldr	r2, [pc, #228]	@ (8007538 <UART_SetConfig+0x340>)
 8007454:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007458:	461a      	mov	r2, r3
 800745a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800745c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007460:	005a      	lsls	r2, r3, #1
 8007462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	085b      	lsrs	r3, r3, #1
 8007468:	441a      	add	r2, r3
 800746a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007472:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007476:	2b0f      	cmp	r3, #15
 8007478:	d916      	bls.n	80074a8 <UART_SetConfig+0x2b0>
 800747a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800747c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007480:	d212      	bcs.n	80074a8 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007484:	b29b      	uxth	r3, r3
 8007486:	f023 030f 	bic.w	r3, r3, #15
 800748a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800748c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748e:	085b      	lsrs	r3, r3, #1
 8007490:	b29b      	uxth	r3, r3
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	b29a      	uxth	r2, r3
 8007498:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800749a:	4313      	orrs	r3, r2
 800749c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800749e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80074a4:	60da      	str	r2, [r3, #12]
 80074a6:	e031      	b.n	800750c <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80074a8:	2301      	movs	r3, #1
 80074aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80074ae:	e02d      	b.n	800750c <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80074b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074b2:	2200      	movs	r2, #0
 80074b4:	469a      	mov	sl, r3
 80074b6:	4693      	mov	fp, r2
 80074b8:	4650      	mov	r0, sl
 80074ba:	4659      	mov	r1, fp
 80074bc:	f7fe fb66 	bl	8005b8c <HAL_RCCEx_GetPeriphCLKFreq>
 80074c0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80074c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d021      	beq.n	800750c <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074cc:	4a1a      	ldr	r2, [pc, #104]	@ (8007538 <UART_SetConfig+0x340>)
 80074ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074d2:	461a      	mov	r2, r3
 80074d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80074da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	085b      	lsrs	r3, r3, #1
 80074e0:	441a      	add	r2, r3
 80074e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ee:	2b0f      	cmp	r3, #15
 80074f0:	d909      	bls.n	8007506 <UART_SetConfig+0x30e>
 80074f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074f8:	d205      	bcs.n	8007506 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	60da      	str	r2, [r3, #12]
 8007504:	e002      	b.n	800750c <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800750c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750e:	2201      	movs	r2, #1
 8007510:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007516:	2201      	movs	r2, #1
 8007518:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800751c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751e:	2200      	movs	r2, #0
 8007520:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007524:	2200      	movs	r2, #0
 8007526:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007528:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800752c:	4618      	mov	r0, r3
 800752e:	3750      	adds	r7, #80	@ 0x50
 8007530:	46bd      	mov	sp, r7
 8007532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007536:	bf00      	nop
 8007538:	08008bf4 	.word	0x08008bf4

0800753c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007548:	f003 0308 	and.w	r3, r3, #8
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00a      	beq.n	8007566 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	430a      	orrs	r2, r1
 8007564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00a      	beq.n	8007588 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	430a      	orrs	r2, r1
 8007586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b00      	cmp	r3, #0
 8007592:	d00a      	beq.n	80075aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	430a      	orrs	r2, r1
 80075a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ae:	f003 0304 	and.w	r3, r3, #4
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00a      	beq.n	80075cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	430a      	orrs	r2, r1
 80075ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d0:	f003 0310 	and.w	r3, r3, #16
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d00a      	beq.n	80075ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	430a      	orrs	r2, r1
 80075ec:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075f2:	f003 0320 	and.w	r3, r3, #32
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00a      	beq.n	8007610 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	430a      	orrs	r2, r1
 800760e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007618:	2b00      	cmp	r3, #0
 800761a:	d01a      	beq.n	8007652 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	430a      	orrs	r2, r1
 8007630:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007636:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800763a:	d10a      	bne.n	8007652 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	430a      	orrs	r2, r1
 8007650:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00a      	beq.n	8007674 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	430a      	orrs	r2, r1
 8007672:	605a      	str	r2, [r3, #4]
  }
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b098      	sub	sp, #96	@ 0x60
 8007684:	af02      	add	r7, sp, #8
 8007686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007690:	f7f9 fcee 	bl	8001070 <HAL_GetTick>
 8007694:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0308 	and.w	r3, r3, #8
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d12f      	bne.n	8007704 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076a8:	9300      	str	r3, [sp, #0]
 80076aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076ac:	2200      	movs	r2, #0
 80076ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 f88e 	bl	80077d4 <UART_WaitOnFlagUntilTimeout>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d022      	beq.n	8007704 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	461a      	mov	r2, r3
 80076da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80076de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076e4:	e841 2300 	strex	r3, r2, [r1]
 80076e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e6      	bne.n	80076be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007700:	2303      	movs	r3, #3
 8007702:	e063      	b.n	80077cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 0304 	and.w	r3, r3, #4
 800770e:	2b04      	cmp	r3, #4
 8007710:	d149      	bne.n	80077a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007712:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800771a:	2200      	movs	r2, #0
 800771c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 f857 	bl	80077d4 <UART_WaitOnFlagUntilTimeout>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d03c      	beq.n	80077a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	623b      	str	r3, [r7, #32]
   return(result);
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007740:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	461a      	mov	r2, r3
 8007748:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800774a:	633b      	str	r3, [r7, #48]	@ 0x30
 800774c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e6      	bne.n	800772c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3308      	adds	r3, #8
 8007764:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	60fb      	str	r3, [r7, #12]
   return(result);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f023 0301 	bic.w	r3, r3, #1
 8007774:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3308      	adds	r3, #8
 800777c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800777e:	61fa      	str	r2, [r7, #28]
 8007780:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007782:	69b9      	ldr	r1, [r7, #24]
 8007784:	69fa      	ldr	r2, [r7, #28]
 8007786:	e841 2300 	strex	r3, r2, [r1]
 800778a:	617b      	str	r3, [r7, #20]
   return(result);
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1e5      	bne.n	800775e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2220      	movs	r2, #32
 8007796:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e012      	b.n	80077cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2220      	movs	r2, #32
 80077b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3758      	adds	r7, #88	@ 0x58
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	60f8      	str	r0, [r7, #12]
 80077dc:	60b9      	str	r1, [r7, #8]
 80077de:	603b      	str	r3, [r7, #0]
 80077e0:	4613      	mov	r3, r2
 80077e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077e4:	e04f      	b.n	8007886 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077ec:	d04b      	beq.n	8007886 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077ee:	f7f9 fc3f 	bl	8001070 <HAL_GetTick>
 80077f2:	4602      	mov	r2, r0
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	69ba      	ldr	r2, [r7, #24]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d302      	bcc.n	8007804 <UART_WaitOnFlagUntilTimeout+0x30>
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d101      	bne.n	8007808 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007804:	2303      	movs	r3, #3
 8007806:	e04e      	b.n	80078a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0304 	and.w	r3, r3, #4
 8007812:	2b00      	cmp	r3, #0
 8007814:	d037      	beq.n	8007886 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2b80      	cmp	r3, #128	@ 0x80
 800781a:	d034      	beq.n	8007886 <UART_WaitOnFlagUntilTimeout+0xb2>
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	2b40      	cmp	r3, #64	@ 0x40
 8007820:	d031      	beq.n	8007886 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	69db      	ldr	r3, [r3, #28]
 8007828:	f003 0308 	and.w	r3, r3, #8
 800782c:	2b08      	cmp	r3, #8
 800782e:	d110      	bne.n	8007852 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2208      	movs	r2, #8
 8007836:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 f838 	bl	80078ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2208      	movs	r2, #8
 8007842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e029      	b.n	80078a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800785c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007860:	d111      	bne.n	8007886 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800786a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f000 f81e 	bl	80078ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2220      	movs	r2, #32
 8007876:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e00f      	b.n	80078a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	69da      	ldr	r2, [r3, #28]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	4013      	ands	r3, r2
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	429a      	cmp	r2, r3
 8007894:	bf0c      	ite	eq
 8007896:	2301      	moveq	r3, #1
 8007898:	2300      	movne	r3, #0
 800789a:	b2db      	uxtb	r3, r3
 800789c:	461a      	mov	r2, r3
 800789e:	79fb      	ldrb	r3, [r7, #7]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d0a0      	beq.n	80077e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078a4:	2300      	movs	r3, #0
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3710      	adds	r7, #16
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b095      	sub	sp, #84	@ 0x54
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078be:	e853 3f00 	ldrex	r3, [r3]
 80078c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	461a      	mov	r2, r3
 80078d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80078d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078dc:	e841 2300 	strex	r3, r2, [r1]
 80078e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1e6      	bne.n	80078b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	3308      	adds	r3, #8
 80078ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	6a3b      	ldr	r3, [r7, #32]
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078fe:	f023 0301 	bic.w	r3, r3, #1
 8007902:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3308      	adds	r3, #8
 800790a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800790c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800790e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007910:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007912:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007914:	e841 2300 	strex	r3, r2, [r1]
 8007918:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800791a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1e3      	bne.n	80078e8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007924:	2b01      	cmp	r3, #1
 8007926:	d118      	bne.n	800795a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	e853 3f00 	ldrex	r3, [r3]
 8007934:	60bb      	str	r3, [r7, #8]
   return(result);
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f023 0310 	bic.w	r3, r3, #16
 800793c:	647b      	str	r3, [r7, #68]	@ 0x44
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007946:	61bb      	str	r3, [r7, #24]
 8007948:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794a:	6979      	ldr	r1, [r7, #20]
 800794c:	69ba      	ldr	r2, [r7, #24]
 800794e:	e841 2300 	strex	r3, r2, [r1]
 8007952:	613b      	str	r3, [r7, #16]
   return(result);
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1e6      	bne.n	8007928 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2220      	movs	r2, #32
 800795e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800796e:	bf00      	nop
 8007970:	3754      	adds	r7, #84	@ 0x54
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr

0800797a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800797a:	b480      	push	{r7}
 800797c:	b085      	sub	sp, #20
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007988:	2b01      	cmp	r3, #1
 800798a:	d101      	bne.n	8007990 <HAL_UARTEx_DisableFifoMode+0x16>
 800798c:	2302      	movs	r3, #2
 800798e:	e027      	b.n	80079e0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2224      	movs	r2, #36	@ 0x24
 800799c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f022 0201 	bic.w	r2, r2, #1
 80079b6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079be:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2220      	movs	r2, #32
 80079d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d101      	bne.n	8007a04 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007a00:	2302      	movs	r3, #2
 8007a02:	e02d      	b.n	8007a60 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2224      	movs	r2, #36	@ 0x24
 8007a10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f022 0201 	bic.w	r2, r2, #1
 8007a2a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 f84f 	bl	8007ae4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2220      	movs	r2, #32
 8007a52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3710      	adds	r7, #16
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b084      	sub	sp, #16
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d101      	bne.n	8007a80 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	e02d      	b.n	8007adc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2224      	movs	r2, #36	@ 0x24
 8007a8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f022 0201 	bic.w	r2, r2, #1
 8007aa6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	689b      	ldr	r3, [r3, #8]
 8007aae:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	430a      	orrs	r2, r1
 8007aba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f811 	bl	8007ae4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2220      	movs	r2, #32
 8007ace:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ada:	2300      	movs	r3, #0
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d108      	bne.n	8007b06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007b04:	e031      	b.n	8007b6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007b06:	2308      	movs	r3, #8
 8007b08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007b0a:	2308      	movs	r3, #8
 8007b0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	0e5b      	lsrs	r3, r3, #25
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	f003 0307 	and.w	r3, r3, #7
 8007b1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	0f5b      	lsrs	r3, r3, #29
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b2e:	7bbb      	ldrb	r3, [r7, #14]
 8007b30:	7b3a      	ldrb	r2, [r7, #12]
 8007b32:	4911      	ldr	r1, [pc, #68]	@ (8007b78 <UARTEx_SetNbDataToProcess+0x94>)
 8007b34:	5c8a      	ldrb	r2, [r1, r2]
 8007b36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b3a:	7b3a      	ldrb	r2, [r7, #12]
 8007b3c:	490f      	ldr	r1, [pc, #60]	@ (8007b7c <UARTEx_SetNbDataToProcess+0x98>)
 8007b3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b40:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
 8007b4e:	7b7a      	ldrb	r2, [r7, #13]
 8007b50:	4909      	ldr	r1, [pc, #36]	@ (8007b78 <UARTEx_SetNbDataToProcess+0x94>)
 8007b52:	5c8a      	ldrb	r2, [r1, r2]
 8007b54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b58:	7b7a      	ldrb	r2, [r7, #13]
 8007b5a:	4908      	ldr	r1, [pc, #32]	@ (8007b7c <UARTEx_SetNbDataToProcess+0x98>)
 8007b5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b6a:	bf00      	nop
 8007b6c:	3714      	adds	r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	08008c0c 	.word	0x08008c0c
 8007b7c:	08008c14 	.word	0x08008c14

08007b80 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b08b      	sub	sp, #44	@ 0x2c
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	fa93 f3a3 	rbit	r3, r3
 8007b9a:	613b      	str	r3, [r7, #16]
  return result;
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d101      	bne.n	8007baa <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8007ba6:	2320      	movs	r3, #32
 8007ba8:	e003      	b.n	8007bb2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	fab3 f383 	clz	r3, r3
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	005b      	lsls	r3, r3, #1
 8007bb4:	2103      	movs	r1, #3
 8007bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bba:	43db      	mvns	r3, r3
 8007bbc:	401a      	ands	r2, r3
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	fa93 f3a3 	rbit	r3, r3
 8007bc8:	61fb      	str	r3, [r7, #28]
  return result;
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8007bd4:	2320      	movs	r3, #32
 8007bd6:	e003      	b.n	8007be0 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bda:	fab3 f383 	clz	r3, r3
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	005b      	lsls	r3, r3, #1
 8007be2:	6879      	ldr	r1, [r7, #4]
 8007be4:	fa01 f303 	lsl.w	r3, r1, r3
 8007be8:	431a      	orrs	r2, r3
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 8007bee:	bf00      	nop
 8007bf0:	372c      	adds	r7, #44	@ 0x2c
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b085      	sub	sp, #20
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	60f8      	str	r0, [r7, #12]
 8007c02:	60b9      	str	r1, [r7, #8]
 8007c04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	685a      	ldr	r2, [r3, #4]
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	43db      	mvns	r3, r3
 8007c0e:	401a      	ands	r2, r3
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	6879      	ldr	r1, [r7, #4]
 8007c14:	fb01 f303 	mul.w	r3, r1, r3
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	605a      	str	r2, [r3, #4]
}
 8007c1e:	bf00      	nop
 8007c20:	3714      	adds	r7, #20
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr

08007c2a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8007c2a:	b480      	push	{r7}
 8007c2c:	b08b      	sub	sp, #44	@ 0x2c
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	60f8      	str	r0, [r7, #12]
 8007c32:	60b9      	str	r1, [r7, #8]
 8007c34:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	689a      	ldr	r2, [r3, #8]
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	fa93 f3a3 	rbit	r3, r3
 8007c44:	613b      	str	r3, [r7, #16]
  return result;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8007c50:	2320      	movs	r3, #32
 8007c52:	e003      	b.n	8007c5c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	fab3 f383 	clz	r3, r3
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	005b      	lsls	r3, r3, #1
 8007c5e:	2103      	movs	r1, #3
 8007c60:	fa01 f303 	lsl.w	r3, r1, r3
 8007c64:	43db      	mvns	r3, r3
 8007c66:	401a      	ands	r2, r3
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	fa93 f3a3 	rbit	r3, r3
 8007c72:	61fb      	str	r3, [r7, #28]
  return result;
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8007c7e:	2320      	movs	r3, #32
 8007c80:	e003      	b.n	8007c8a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8007c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c84:	fab3 f383 	clz	r3, r3
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	005b      	lsls	r3, r3, #1
 8007c8c:	6879      	ldr	r1, [r7, #4]
 8007c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c92:	431a      	orrs	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)));
}
 8007c98:	bf00      	nop
 8007c9a:	372c      	adds	r7, #44	@ 0x2c
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b08b      	sub	sp, #44	@ 0x2c
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	68da      	ldr	r2, [r3, #12]
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	fa93 f3a3 	rbit	r3, r3
 8007cbe:	613b      	str	r3, [r7, #16]
  return result;
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8007cca:	2320      	movs	r3, #32
 8007ccc:	e003      	b.n	8007cd6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	fab3 f383 	clz	r3, r3
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	005b      	lsls	r3, r3, #1
 8007cd8:	2103      	movs	r1, #3
 8007cda:	fa01 f303 	lsl.w	r3, r1, r3
 8007cde:	43db      	mvns	r3, r3
 8007ce0:	401a      	ands	r2, r3
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	fa93 f3a3 	rbit	r3, r3
 8007cec:	61fb      	str	r3, [r7, #28]
  return result;
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8007cf8:	2320      	movs	r3, #32
 8007cfa:	e003      	b.n	8007d04 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfe:	fab3 f383 	clz	r3, r3
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	005b      	lsls	r3, r3, #1
 8007d06:	6879      	ldr	r1, [r7, #4]
 8007d08:	fa01 f303 	lsl.w	r3, r1, r3
 8007d0c:	431a      	orrs	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 8007d12:	bf00      	nop
 8007d14:	372c      	adds	r7, #44	@ 0x2c
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8007d1e:	b480      	push	{r7}
 8007d20:	b08b      	sub	sp, #44	@ 0x2c
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	60f8      	str	r0, [r7, #12]
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6a1a      	ldr	r2, [r3, #32]
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	fa93 f3a3 	rbit	r3, r3
 8007d38:	613b      	str	r3, [r7, #16]
  return result;
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8007d44:	2320      	movs	r3, #32
 8007d46:	e003      	b.n	8007d50 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	fab3 f383 	clz	r3, r3
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	009b      	lsls	r3, r3, #2
 8007d52:	210f      	movs	r1, #15
 8007d54:	fa01 f303 	lsl.w	r3, r1, r3
 8007d58:	43db      	mvns	r3, r3
 8007d5a:	401a      	ands	r2, r3
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d60:	6a3b      	ldr	r3, [r7, #32]
 8007d62:	fa93 f3a3 	rbit	r3, r3
 8007d66:	61fb      	str	r3, [r7, #28]
  return result;
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d101      	bne.n	8007d76 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8007d72:	2320      	movs	r3, #32
 8007d74:	e003      	b.n	8007d7e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8007d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d78:	fab3 f383 	clz	r3, r3
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	009b      	lsls	r3, r3, #2
 8007d80:	6879      	ldr	r1, [r7, #4]
 8007d82:	fa01 f303 	lsl.w	r3, r1, r3
 8007d86:	431a      	orrs	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)));
}
 8007d8c:	bf00      	nop
 8007d8e:	372c      	adds	r7, #44	@ 0x2c
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b08b      	sub	sp, #44	@ 0x2c
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60f8      	str	r0, [r7, #12]
 8007da0:	60b9      	str	r1, [r7, #8]
 8007da2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	0a1b      	lsrs	r3, r3, #8
 8007dac:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	fa93 f3a3 	rbit	r3, r3
 8007db4:	613b      	str	r3, [r7, #16]
  return result;
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d101      	bne.n	8007dc4 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8007dc0:	2320      	movs	r3, #32
 8007dc2:	e003      	b.n	8007dcc <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8007dc4:	69bb      	ldr	r3, [r7, #24]
 8007dc6:	fab3 f383 	clz	r3, r3
 8007dca:	b2db      	uxtb	r3, r3
 8007dcc:	009b      	lsls	r3, r3, #2
 8007dce:	210f      	movs	r1, #15
 8007dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd4:	43db      	mvns	r3, r3
 8007dd6:	401a      	ands	r2, r3
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	0a1b      	lsrs	r3, r3, #8
 8007ddc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dde:	6a3b      	ldr	r3, [r7, #32]
 8007de0:	fa93 f3a3 	rbit	r3, r3
 8007de4:	61fb      	str	r3, [r7, #28]
  return result;
 8007de6:	69fb      	ldr	r3, [r7, #28]
 8007de8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8007df0:	2320      	movs	r3, #32
 8007df2:	e003      	b.n	8007dfc <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8007df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df6:	fab3 f383 	clz	r3, r3
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	6879      	ldr	r1, [r7, #4]
 8007e00:	fa01 f303 	lsl.w	r3, r1, r3
 8007e04:	431a      	orrs	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)));
}
 8007e0a:	bf00      	nop
 8007e0c:	372c      	adds	r7, #44	@ 0x2c
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b08a      	sub	sp, #40	@ 0x28
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
 8007e1e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	fa93 f3a3 	rbit	r3, r3
 8007e2c:	617b      	str	r3, [r7, #20]
  return result;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <LL_GPIO_Init+0x26>
    return 32U;
 8007e38:	2320      	movs	r3, #32
 8007e3a:	e003      	b.n	8007e44 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	fab3 f383 	clz	r3, r3
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8007e46:	e058      	b.n	8007efa <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	2101      	movs	r1, #1
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e50:	fa01 f303 	lsl.w	r3, r1, r3
 8007e54:	4013      	ands	r3, r2
 8007e56:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d04a      	beq.n	8007ef4 <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d003      	beq.n	8007e6e <LL_GPIO_Init+0x58>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d10e      	bne.n	8007e8c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	461a      	mov	r2, r3
 8007e74:	6a39      	ldr	r1, [r7, #32]
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f7ff fed7 	bl	8007c2a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	6819      	ldr	r1, [r3, #0]
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	461a      	mov	r2, r3
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f7ff feb7 	bl	8007bfa <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	461a      	mov	r2, r3
 8007e92:	6a39      	ldr	r1, [r7, #32]
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f7ff ff05 	bl	8007ca4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d121      	bne.n	8007ee6 <LL_GPIO_Init+0xd0>
 8007ea2:	6a3b      	ldr	r3, [r7, #32]
 8007ea4:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	fa93 f3a3 	rbit	r3, r3
 8007eac:	60bb      	str	r3, [r7, #8]
  return result;
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d101      	bne.n	8007ebc <LL_GPIO_Init+0xa6>
    return 32U;
 8007eb8:	2320      	movs	r3, #32
 8007eba:	e003      	b.n	8007ec4 <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	fab3 f383 	clz	r3, r3
 8007ec2:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 8007ec4:	2b07      	cmp	r3, #7
 8007ec6:	d807      	bhi.n	8007ed8 <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	695b      	ldr	r3, [r3, #20]
 8007ecc:	461a      	mov	r2, r3
 8007ece:	6a39      	ldr	r1, [r7, #32]
 8007ed0:	6878      	ldr	r0, [r7, #4]
 8007ed2:	f7ff ff24 	bl	8007d1e <LL_GPIO_SetAFPin_0_7>
 8007ed6:	e006      	b.n	8007ee6 <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	461a      	mov	r2, r3
 8007ede:	6a39      	ldr	r1, [r7, #32]
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7ff ff59 	bl	8007d98 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	461a      	mov	r2, r3
 8007eec:	6a39      	ldr	r1, [r7, #32]
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f7ff fe46 	bl	8007b80 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f00:	fa22 f303 	lsr.w	r3, r2, r3
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d19f      	bne.n	8007e48 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3728      	adds	r7, #40	@ 0x28
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f12:	b084      	sub	sp, #16
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	f107 001c 	add.w	r0, r7, #28
 8007f20:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 fd89 	bl	8008a48 <USB_CoreReset>
 8007f36:	4603      	mov	r3, r0
 8007f38:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007f3a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d106      	bne.n	8007f50 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f46:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	639a      	str	r2, [r3, #56]	@ 0x38
 8007f4e:	e005      	b.n	8007f5c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f54:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f68:	b004      	add	sp, #16
 8007f6a:	4770      	bx	lr

08007f6c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b087      	sub	sp, #28
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	4613      	mov	r3, r2
 8007f78:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007f7a:	79fb      	ldrb	r3, [r7, #7]
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d165      	bne.n	800804c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	4a41      	ldr	r2, [pc, #260]	@ (8008088 <USB_SetTurnaroundTime+0x11c>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d906      	bls.n	8007f96 <USB_SetTurnaroundTime+0x2a>
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	4a40      	ldr	r2, [pc, #256]	@ (800808c <USB_SetTurnaroundTime+0x120>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d202      	bcs.n	8007f96 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007f90:	230f      	movs	r3, #15
 8007f92:	617b      	str	r3, [r7, #20]
 8007f94:	e062      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	4a3c      	ldr	r2, [pc, #240]	@ (800808c <USB_SetTurnaroundTime+0x120>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d306      	bcc.n	8007fac <USB_SetTurnaroundTime+0x40>
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	4a3b      	ldr	r2, [pc, #236]	@ (8008090 <USB_SetTurnaroundTime+0x124>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d202      	bcs.n	8007fac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007fa6:	230e      	movs	r3, #14
 8007fa8:	617b      	str	r3, [r7, #20]
 8007faa:	e057      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	4a38      	ldr	r2, [pc, #224]	@ (8008090 <USB_SetTurnaroundTime+0x124>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d306      	bcc.n	8007fc2 <USB_SetTurnaroundTime+0x56>
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	4a37      	ldr	r2, [pc, #220]	@ (8008094 <USB_SetTurnaroundTime+0x128>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d202      	bcs.n	8007fc2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007fbc:	230d      	movs	r3, #13
 8007fbe:	617b      	str	r3, [r7, #20]
 8007fc0:	e04c      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	4a33      	ldr	r2, [pc, #204]	@ (8008094 <USB_SetTurnaroundTime+0x128>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d306      	bcc.n	8007fd8 <USB_SetTurnaroundTime+0x6c>
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	4a32      	ldr	r2, [pc, #200]	@ (8008098 <USB_SetTurnaroundTime+0x12c>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d802      	bhi.n	8007fd8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007fd2:	230c      	movs	r3, #12
 8007fd4:	617b      	str	r3, [r7, #20]
 8007fd6:	e041      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	4a2f      	ldr	r2, [pc, #188]	@ (8008098 <USB_SetTurnaroundTime+0x12c>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d906      	bls.n	8007fee <USB_SetTurnaroundTime+0x82>
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	4a2e      	ldr	r2, [pc, #184]	@ (800809c <USB_SetTurnaroundTime+0x130>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d802      	bhi.n	8007fee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007fe8:	230b      	movs	r3, #11
 8007fea:	617b      	str	r3, [r7, #20]
 8007fec:	e036      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800809c <USB_SetTurnaroundTime+0x130>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d906      	bls.n	8008004 <USB_SetTurnaroundTime+0x98>
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	4a29      	ldr	r2, [pc, #164]	@ (80080a0 <USB_SetTurnaroundTime+0x134>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d802      	bhi.n	8008004 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007ffe:	230a      	movs	r3, #10
 8008000:	617b      	str	r3, [r7, #20]
 8008002:	e02b      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	4a26      	ldr	r2, [pc, #152]	@ (80080a0 <USB_SetTurnaroundTime+0x134>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d906      	bls.n	800801a <USB_SetTurnaroundTime+0xae>
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	4a25      	ldr	r2, [pc, #148]	@ (80080a4 <USB_SetTurnaroundTime+0x138>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d202      	bcs.n	800801a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008014:	2309      	movs	r3, #9
 8008016:	617b      	str	r3, [r7, #20]
 8008018:	e020      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	4a21      	ldr	r2, [pc, #132]	@ (80080a4 <USB_SetTurnaroundTime+0x138>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d306      	bcc.n	8008030 <USB_SetTurnaroundTime+0xc4>
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	4a20      	ldr	r2, [pc, #128]	@ (80080a8 <USB_SetTurnaroundTime+0x13c>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d802      	bhi.n	8008030 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800802a:	2308      	movs	r3, #8
 800802c:	617b      	str	r3, [r7, #20]
 800802e:	e015      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	4a1d      	ldr	r2, [pc, #116]	@ (80080a8 <USB_SetTurnaroundTime+0x13c>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d906      	bls.n	8008046 <USB_SetTurnaroundTime+0xda>
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	4a1c      	ldr	r2, [pc, #112]	@ (80080ac <USB_SetTurnaroundTime+0x140>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d202      	bcs.n	8008046 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008040:	2307      	movs	r3, #7
 8008042:	617b      	str	r3, [r7, #20]
 8008044:	e00a      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008046:	2306      	movs	r3, #6
 8008048:	617b      	str	r3, [r7, #20]
 800804a:	e007      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800804c:	79fb      	ldrb	r3, [r7, #7]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d102      	bne.n	8008058 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008052:	2309      	movs	r3, #9
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	e001      	b.n	800805c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008058:	2309      	movs	r3, #9
 800805a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	68da      	ldr	r2, [r3, #12]
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	029b      	lsls	r3, r3, #10
 8008070:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008074:	431a      	orrs	r2, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800807a:	2300      	movs	r3, #0
}
 800807c:	4618      	mov	r0, r3
 800807e:	371c      	adds	r7, #28
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	00d8acbf 	.word	0x00d8acbf
 800808c:	00e4e1c0 	.word	0x00e4e1c0
 8008090:	00f42400 	.word	0x00f42400
 8008094:	01067380 	.word	0x01067380
 8008098:	011a499f 	.word	0x011a499f
 800809c:	01312cff 	.word	0x01312cff
 80080a0:	014ca43f 	.word	0x014ca43f
 80080a4:	016e3600 	.word	0x016e3600
 80080a8:	01a6ab1f 	.word	0x01a6ab1f
 80080ac:	01e84800 	.word	0x01e84800

080080b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	f023 0201 	bic.w	r2, r3, #1
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr

080080d2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80080d2:	b580      	push	{r7, lr}
 80080d4:	b084      	sub	sp, #16
 80080d6:	af00      	add	r7, sp, #0
 80080d8:	6078      	str	r0, [r7, #4]
 80080da:	460b      	mov	r3, r1
 80080dc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80080de:	2300      	movs	r3, #0
 80080e0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80080ee:	78fb      	ldrb	r3, [r7, #3]
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d115      	bne.n	8008120 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008100:	200a      	movs	r0, #10
 8008102:	f7f8 ffc1 	bl	8001088 <HAL_Delay>
      ms += 10U;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	330a      	adds	r3, #10
 800810a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fc0b 	bl	8008928 <USB_GetMode>
 8008112:	4603      	mov	r3, r0
 8008114:	2b01      	cmp	r3, #1
 8008116:	d01e      	beq.n	8008156 <USB_SetCurrentMode+0x84>
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2bc7      	cmp	r3, #199	@ 0xc7
 800811c:	d9f0      	bls.n	8008100 <USB_SetCurrentMode+0x2e>
 800811e:	e01a      	b.n	8008156 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d115      	bne.n	8008152 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008132:	200a      	movs	r0, #10
 8008134:	f7f8 ffa8 	bl	8001088 <HAL_Delay>
      ms += 10U;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	330a      	adds	r3, #10
 800813c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 fbf2 	bl	8008928 <USB_GetMode>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d005      	beq.n	8008156 <USB_SetCurrentMode+0x84>
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2bc7      	cmp	r3, #199	@ 0xc7
 800814e:	d9f0      	bls.n	8008132 <USB_SetCurrentMode+0x60>
 8008150:	e001      	b.n	8008156 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e005      	b.n	8008162 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2bc8      	cmp	r3, #200	@ 0xc8
 800815a:	d101      	bne.n	8008160 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e000      	b.n	8008162 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
	...

0800816c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800816c:	b084      	sub	sp, #16
 800816e:	b580      	push	{r7, lr}
 8008170:	b086      	sub	sp, #24
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
 8008176:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800817a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800817e:	2300      	movs	r3, #0
 8008180:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008186:	2300      	movs	r3, #0
 8008188:	613b      	str	r3, [r7, #16]
 800818a:	e009      	b.n	80081a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	3340      	adds	r3, #64	@ 0x40
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4413      	add	r3, r2
 8008196:	2200      	movs	r2, #0
 8008198:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	3301      	adds	r3, #1
 800819e:	613b      	str	r3, [r7, #16]
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	2b0e      	cmp	r3, #14
 80081a4:	d9f2      	bls.n	800818c <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80081a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d11c      	bne.n	80081e8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	68fa      	ldr	r2, [r7, #12]
 80081b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081bc:	f043 0302 	orr.w	r3, r3, #2
 80081c0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	601a      	str	r2, [r3, #0]
 80081e6:	e005      	b.n	80081f4 <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ec:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081fa:	461a      	mov	r2, r3
 80081fc:	2300      	movs	r3, #0
 80081fe:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008200:	2103      	movs	r1, #3
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f95e 	bl	80084c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008208:	2110      	movs	r1, #16
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 f8fa 	bl	8008404 <USB_FlushTxFifo>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f924 	bl	8008468 <USB_FlushRxFifo>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008230:	461a      	mov	r2, r3
 8008232:	2300      	movs	r3, #0
 8008234:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800823c:	461a      	mov	r2, r3
 800823e:	2300      	movs	r3, #0
 8008240:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008248:	461a      	mov	r2, r3
 800824a:	2300      	movs	r3, #0
 800824c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800824e:	2300      	movs	r3, #0
 8008250:	613b      	str	r3, [r7, #16]
 8008252:	e043      	b.n	80082dc <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	015a      	lsls	r2, r3, #5
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	4413      	add	r3, r2
 800825c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008266:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800826a:	d118      	bne.n	800829e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d10a      	bne.n	8008288 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	015a      	lsls	r2, r3, #5
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	4413      	add	r3, r2
 800827a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800827e:	461a      	mov	r2, r3
 8008280:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008284:	6013      	str	r3, [r2, #0]
 8008286:	e013      	b.n	80082b0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	015a      	lsls	r2, r3, #5
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	4413      	add	r3, r2
 8008290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008294:	461a      	mov	r2, r3
 8008296:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800829a:	6013      	str	r3, [r2, #0]
 800829c:	e008      	b.n	80082b0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	015a      	lsls	r2, r3, #5
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	4413      	add	r3, r2
 80082a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082aa:	461a      	mov	r2, r3
 80082ac:	2300      	movs	r3, #0
 80082ae:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	015a      	lsls	r2, r3, #5
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4413      	add	r3, r2
 80082b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082bc:	461a      	mov	r2, r3
 80082be:	2300      	movs	r3, #0
 80082c0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	015a      	lsls	r2, r3, #5
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	4413      	add	r3, r2
 80082ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ce:	461a      	mov	r2, r3
 80082d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80082d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	3301      	adds	r3, #1
 80082da:	613b      	str	r3, [r7, #16]
 80082dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80082e0:	461a      	mov	r2, r3
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d3b5      	bcc.n	8008254 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082e8:	2300      	movs	r3, #0
 80082ea:	613b      	str	r3, [r7, #16]
 80082ec:	e043      	b.n	8008376 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	015a      	lsls	r2, r3, #5
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008300:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008304:	d118      	bne.n	8008338 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d10a      	bne.n	8008322 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	015a      	lsls	r2, r3, #5
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	4413      	add	r3, r2
 8008314:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008318:	461a      	mov	r2, r3
 800831a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800831e:	6013      	str	r3, [r2, #0]
 8008320:	e013      	b.n	800834a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	4413      	add	r3, r2
 800832a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800832e:	461a      	mov	r2, r3
 8008330:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008334:	6013      	str	r3, [r2, #0]
 8008336:	e008      	b.n	800834a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	015a      	lsls	r2, r3, #5
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4413      	add	r3, r2
 8008340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008344:	461a      	mov	r2, r3
 8008346:	2300      	movs	r3, #0
 8008348:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	015a      	lsls	r2, r3, #5
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	4413      	add	r3, r2
 8008352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008356:	461a      	mov	r2, r3
 8008358:	2300      	movs	r3, #0
 800835a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	015a      	lsls	r2, r3, #5
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	4413      	add	r3, r2
 8008364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008368:	461a      	mov	r2, r3
 800836a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800836e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	3301      	adds	r3, #1
 8008374:	613b      	str	r3, [r7, #16]
 8008376:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800837a:	461a      	mov	r2, r3
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	4293      	cmp	r3, r2
 8008380:	d3b5      	bcc.n	80082ee <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008394:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80083a2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80083a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d105      	bne.n	80083b8 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	699b      	ldr	r3, [r3, #24]
 80083b0:	f043 0210 	orr.w	r2, r3, #16
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	699a      	ldr	r2, [r3, #24]
 80083bc:	4b10      	ldr	r3, [pc, #64]	@ (8008400 <USB_DevInit+0x294>)
 80083be:	4313      	orrs	r3, r2
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80083c4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d005      	beq.n	80083d8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	699b      	ldr	r3, [r3, #24]
 80083d0:	f043 0208 	orr.w	r2, r3, #8
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80083d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d107      	bne.n	80083f0 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083e8:	f043 0304 	orr.w	r3, r3, #4
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80083f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3718      	adds	r7, #24
 80083f6:	46bd      	mov	sp, r7
 80083f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083fc:	b004      	add	sp, #16
 80083fe:	4770      	bx	lr
 8008400:	803c3800 	.word	0x803c3800

08008404 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
 800840c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800840e:	2300      	movs	r3, #0
 8008410:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	3301      	adds	r3, #1
 8008416:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800841e:	d901      	bls.n	8008424 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e01b      	b.n	800845c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	2b00      	cmp	r3, #0
 800842a:	daf2      	bge.n	8008412 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800842c:	2300      	movs	r3, #0
 800842e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	019b      	lsls	r3, r3, #6
 8008434:	f043 0220 	orr.w	r2, r3, #32
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	3301      	adds	r3, #1
 8008440:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008448:	d901      	bls.n	800844e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800844a:	2303      	movs	r3, #3
 800844c:	e006      	b.n	800845c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	f003 0320 	and.w	r3, r3, #32
 8008456:	2b20      	cmp	r3, #32
 8008458:	d0f0      	beq.n	800843c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008470:	2300      	movs	r3, #0
 8008472:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	3301      	adds	r3, #1
 8008478:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008480:	d901      	bls.n	8008486 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e018      	b.n	80084b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	2b00      	cmp	r3, #0
 800848c:	daf2      	bge.n	8008474 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800848e:	2300      	movs	r3, #0
 8008490:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2210      	movs	r2, #16
 8008496:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	3301      	adds	r3, #1
 800849c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084a4:	d901      	bls.n	80084aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80084a6:	2303      	movs	r3, #3
 80084a8:	e006      	b.n	80084b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	f003 0310 	and.w	r3, r3, #16
 80084b2:	2b10      	cmp	r3, #16
 80084b4:	d0f0      	beq.n	8008498 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80084b6:	2300      	movs	r3, #0
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3714      	adds	r7, #20
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	460b      	mov	r3, r1
 80084ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	78fb      	ldrb	r3, [r7, #3]
 80084de:	68f9      	ldr	r1, [r7, #12]
 80084e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80084e4:	4313      	orrs	r3, r2
 80084e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3714      	adds	r7, #20
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80084f6:	b480      	push	{r7}
 80084f8:	b087      	sub	sp, #28
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f003 0306 	and.w	r3, r3, #6
 800850e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d102      	bne.n	800851c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008516:	2300      	movs	r3, #0
 8008518:	75fb      	strb	r3, [r7, #23]
 800851a:	e00a      	b.n	8008532 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2b02      	cmp	r3, #2
 8008520:	d002      	beq.n	8008528 <USB_GetDevSpeed+0x32>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2b06      	cmp	r3, #6
 8008526:	d102      	bne.n	800852e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008528:	2302      	movs	r3, #2
 800852a:	75fb      	strb	r3, [r7, #23]
 800852c:	e001      	b.n	8008532 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800852e:	230f      	movs	r3, #15
 8008530:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008532:	7dfb      	ldrb	r3, [r7, #23]
}
 8008534:	4618      	mov	r0, r3
 8008536:	371c      	adds	r7, #28
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800854a:	2300      	movs	r3, #0
 800854c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	785b      	ldrb	r3, [r3, #1]
 800855a:	2b01      	cmp	r3, #1
 800855c:	d14a      	bne.n	80085f4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	015a      	lsls	r2, r3, #5
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	4413      	add	r3, r2
 8008568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008572:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008576:	f040 8086 	bne.w	8008686 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	015a      	lsls	r2, r3, #5
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	4413      	add	r3, r2
 8008584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	7812      	ldrb	r2, [r2, #0]
 800858e:	0151      	lsls	r1, r2, #5
 8008590:	693a      	ldr	r2, [r7, #16]
 8008592:	440a      	add	r2, r1
 8008594:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008598:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800859c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	015a      	lsls	r2, r3, #5
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	4413      	add	r3, r2
 80085a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	683a      	ldr	r2, [r7, #0]
 80085b0:	7812      	ldrb	r2, [r2, #0]
 80085b2:	0151      	lsls	r1, r2, #5
 80085b4:	693a      	ldr	r2, [r7, #16]
 80085b6:	440a      	add	r2, r1
 80085b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80085c0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	3301      	adds	r3, #1
 80085c6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f242 7210 	movw	r2, #10000	@ 0x2710
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d902      	bls.n	80085d8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	75fb      	strb	r3, [r7, #23]
          break;
 80085d6:	e056      	b.n	8008686 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	015a      	lsls	r2, r3, #5
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	4413      	add	r3, r2
 80085e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085f0:	d0e7      	beq.n	80085c2 <USB_EPStopXfer+0x82>
 80085f2:	e048      	b.n	8008686 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	015a      	lsls	r2, r3, #5
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	4413      	add	r3, r2
 80085fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008608:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800860c:	d13b      	bne.n	8008686 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	015a      	lsls	r2, r3, #5
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	4413      	add	r3, r2
 8008618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	683a      	ldr	r2, [r7, #0]
 8008620:	7812      	ldrb	r2, [r2, #0]
 8008622:	0151      	lsls	r1, r2, #5
 8008624:	693a      	ldr	r2, [r7, #16]
 8008626:	440a      	add	r2, r1
 8008628:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800862c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008630:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	781b      	ldrb	r3, [r3, #0]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	4413      	add	r3, r2
 800863c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	7812      	ldrb	r2, [r2, #0]
 8008646:	0151      	lsls	r1, r2, #5
 8008648:	693a      	ldr	r2, [r7, #16]
 800864a:	440a      	add	r2, r1
 800864c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008650:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008654:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	3301      	adds	r3, #1
 800865a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008662:	4293      	cmp	r3, r2
 8008664:	d902      	bls.n	800866c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	75fb      	strb	r3, [r7, #23]
          break;
 800866a:	e00c      	b.n	8008686 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	015a      	lsls	r2, r3, #5
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	4413      	add	r3, r2
 8008676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008680:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008684:	d0e7      	beq.n	8008656 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008686:	7dfb      	ldrb	r3, [r7, #23]
}
 8008688:	4618      	mov	r0, r3
 800868a:	371c      	adds	r7, #28
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008694:	b480      	push	{r7}
 8008696:	b089      	sub	sp, #36	@ 0x24
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	4611      	mov	r1, r2
 80086a0:	461a      	mov	r2, r3
 80086a2:	460b      	mov	r3, r1
 80086a4:	71fb      	strb	r3, [r7, #7]
 80086a6:	4613      	mov	r3, r2
 80086a8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80086b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d123      	bne.n	8008702 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80086ba:	88bb      	ldrh	r3, [r7, #4]
 80086bc:	3303      	adds	r3, #3
 80086be:	089b      	lsrs	r3, r3, #2
 80086c0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80086c2:	2300      	movs	r3, #0
 80086c4:	61bb      	str	r3, [r7, #24]
 80086c6:	e018      	b.n	80086fa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	031a      	lsls	r2, r3, #12
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80086d4:	461a      	mov	r2, r3
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	6013      	str	r3, [r2, #0]
      pSrc++;
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	3301      	adds	r3, #1
 80086e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086e2:	69fb      	ldr	r3, [r7, #28]
 80086e4:	3301      	adds	r3, #1
 80086e6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	3301      	adds	r3, #1
 80086ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	3301      	adds	r3, #1
 80086f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80086f4:	69bb      	ldr	r3, [r7, #24]
 80086f6:	3301      	adds	r3, #1
 80086f8:	61bb      	str	r3, [r7, #24]
 80086fa:	69ba      	ldr	r2, [r7, #24]
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d3e2      	bcc.n	80086c8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3724      	adds	r7, #36	@ 0x24
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008710:	b480      	push	{r7}
 8008712:	b08b      	sub	sp, #44	@ 0x2c
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	4613      	mov	r3, r2
 800871c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008726:	88fb      	ldrh	r3, [r7, #6]
 8008728:	089b      	lsrs	r3, r3, #2
 800872a:	b29b      	uxth	r3, r3
 800872c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800872e:	88fb      	ldrh	r3, [r7, #6]
 8008730:	f003 0303 	and.w	r3, r3, #3
 8008734:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008736:	2300      	movs	r3, #0
 8008738:	623b      	str	r3, [r7, #32]
 800873a:	e014      	b.n	8008766 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008746:	601a      	str	r2, [r3, #0]
    pDest++;
 8008748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874a:	3301      	adds	r3, #1
 800874c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800874e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008750:	3301      	adds	r3, #1
 8008752:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008756:	3301      	adds	r3, #1
 8008758:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800875a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875c:	3301      	adds	r3, #1
 800875e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008760:	6a3b      	ldr	r3, [r7, #32]
 8008762:	3301      	adds	r3, #1
 8008764:	623b      	str	r3, [r7, #32]
 8008766:	6a3a      	ldr	r2, [r7, #32]
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	429a      	cmp	r2, r3
 800876c:	d3e6      	bcc.n	800873c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800876e:	8bfb      	ldrh	r3, [r7, #30]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d01e      	beq.n	80087b2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008774:	2300      	movs	r3, #0
 8008776:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800877e:	461a      	mov	r2, r3
 8008780:	f107 0310 	add.w	r3, r7, #16
 8008784:	6812      	ldr	r2, [r2, #0]
 8008786:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	6a3b      	ldr	r3, [r7, #32]
 800878c:	b2db      	uxtb	r3, r3
 800878e:	00db      	lsls	r3, r3, #3
 8008790:	fa22 f303 	lsr.w	r3, r2, r3
 8008794:	b2da      	uxtb	r2, r3
 8008796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008798:	701a      	strb	r2, [r3, #0]
      i++;
 800879a:	6a3b      	ldr	r3, [r7, #32]
 800879c:	3301      	adds	r3, #1
 800879e:	623b      	str	r3, [r7, #32]
      pDest++;
 80087a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a2:	3301      	adds	r3, #1
 80087a4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80087a6:	8bfb      	ldrh	r3, [r7, #30]
 80087a8:	3b01      	subs	r3, #1
 80087aa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80087ac:	8bfb      	ldrh	r3, [r7, #30]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1ea      	bne.n	8008788 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80087b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	372c      	adds	r7, #44	@ 0x2c
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80087da:	f023 0303 	bic.w	r3, r3, #3
 80087de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80087ee:	f043 0302 	orr.w	r3, r3, #2
 80087f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008802:	b480      	push	{r7}
 8008804:	b085      	sub	sp, #20
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	695b      	ldr	r3, [r3, #20]
 800880e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	699b      	ldr	r3, [r3, #24]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	4013      	ands	r3, r2
 8008818:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800881a:	68fb      	ldr	r3, [r7, #12]
}
 800881c:	4618      	mov	r0, r3
 800881e:	3714      	adds	r7, #20
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr

08008828 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800883a:	699b      	ldr	r3, [r3, #24]
 800883c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008844:	69db      	ldr	r3, [r3, #28]
 8008846:	68ba      	ldr	r2, [r7, #8]
 8008848:	4013      	ands	r3, r2
 800884a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	0c1b      	lsrs	r3, r3, #16
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800886e:	699b      	ldr	r3, [r3, #24]
 8008870:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008878:	69db      	ldr	r3, [r3, #28]
 800887a:	68ba      	ldr	r2, [r7, #8]
 800887c:	4013      	ands	r3, r2
 800887e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	b29b      	uxth	r3, r3
}
 8008884:	4618      	mov	r0, r3
 8008886:	3714      	adds	r7, #20
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr

08008890 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008890:	b480      	push	{r7}
 8008892:	b085      	sub	sp, #20
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80088a0:	78fb      	ldrb	r3, [r7, #3]
 80088a2:	015a      	lsls	r2, r3, #5
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4413      	add	r3, r2
 80088a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088b6:	695b      	ldr	r3, [r3, #20]
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	4013      	ands	r3, r2
 80088bc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80088be:	68bb      	ldr	r3, [r7, #8]
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3714      	adds	r7, #20
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b087      	sub	sp, #28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	460b      	mov	r3, r1
 80088d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088ee:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80088f0:	78fb      	ldrb	r3, [r7, #3]
 80088f2:	f003 030f 	and.w	r3, r3, #15
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	fa22 f303 	lsr.w	r3, r2, r3
 80088fc:	01db      	lsls	r3, r3, #7
 80088fe:	b2db      	uxtb	r3, r3
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	4313      	orrs	r3, r2
 8008904:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008906:	78fb      	ldrb	r3, [r7, #3]
 8008908:	015a      	lsls	r2, r3, #5
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	4413      	add	r3, r2
 800890e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	693a      	ldr	r2, [r7, #16]
 8008916:	4013      	ands	r3, r2
 8008918:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800891a:	68bb      	ldr	r3, [r7, #8]
}
 800891c:	4618      	mov	r0, r3
 800891e:	371c      	adds	r7, #28
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	695b      	ldr	r3, [r3, #20]
 8008934:	f003 0301 	and.w	r3, r3, #1
}
 8008938:	4618      	mov	r0, r3
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800895e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008962:	f023 0307 	bic.w	r3, r3, #7
 8008966:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008976:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800897a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	3714      	adds	r7, #20
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr
	...

0800898c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800898c:	b480      	push	{r7}
 800898e:	b087      	sub	sp, #28
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	460b      	mov	r3, r1
 8008996:	607a      	str	r2, [r7, #4]
 8008998:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	333c      	adds	r3, #60	@ 0x3c
 80089a2:	3304      	adds	r3, #4
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	4a26      	ldr	r2, [pc, #152]	@ (8008a44 <USB_EP0_OutStart+0xb8>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d90a      	bls.n	80089c6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089c0:	d101      	bne.n	80089c6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80089c2:	2300      	movs	r3, #0
 80089c4:	e037      	b.n	8008a36 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089cc:	461a      	mov	r2, r3
 80089ce:	2300      	movs	r3, #0
 80089d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80089e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089f4:	f043 0318 	orr.w	r3, r3, #24
 80089f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a00:	691b      	ldr	r3, [r3, #16]
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a08:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008a0c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008a0e:	7afb      	ldrb	r3, [r7, #11]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d10f      	bne.n	8008a34 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	697a      	ldr	r2, [r7, #20]
 8008a2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a2e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008a32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a34:	2300      	movs	r3, #0
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	371c      	adds	r7, #28
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	4f54300a 	.word	0x4f54300a

08008a48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a50:	2300      	movs	r3, #0
 8008a52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	3301      	adds	r3, #1
 8008a58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a60:	d901      	bls.n	8008a66 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e01b      	b.n	8008a9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	daf2      	bge.n	8008a54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	f043 0201 	orr.w	r2, r3, #1
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	3301      	adds	r3, #1
 8008a82:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a8a:	d901      	bls.n	8008a90 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008a8c:	2303      	movs	r3, #3
 8008a8e:	e006      	b.n	8008a9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	f003 0301 	and.w	r3, r3, #1
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d0f0      	beq.n	8008a7e <USB_CoreReset+0x36>

  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <memset>:
 8008aaa:	4402      	add	r2, r0
 8008aac:	4603      	mov	r3, r0
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d100      	bne.n	8008ab4 <memset+0xa>
 8008ab2:	4770      	bx	lr
 8008ab4:	f803 1b01 	strb.w	r1, [r3], #1
 8008ab8:	e7f9      	b.n	8008aae <memset+0x4>
	...

08008abc <__libc_init_array>:
 8008abc:	b570      	push	{r4, r5, r6, lr}
 8008abe:	4d0d      	ldr	r5, [pc, #52]	@ (8008af4 <__libc_init_array+0x38>)
 8008ac0:	2600      	movs	r6, #0
 8008ac2:	4c0d      	ldr	r4, [pc, #52]	@ (8008af8 <__libc_init_array+0x3c>)
 8008ac4:	1b64      	subs	r4, r4, r5
 8008ac6:	10a4      	asrs	r4, r4, #2
 8008ac8:	42a6      	cmp	r6, r4
 8008aca:	d109      	bne.n	8008ae0 <__libc_init_array+0x24>
 8008acc:	4d0b      	ldr	r5, [pc, #44]	@ (8008afc <__libc_init_array+0x40>)
 8008ace:	2600      	movs	r6, #0
 8008ad0:	4c0b      	ldr	r4, [pc, #44]	@ (8008b00 <__libc_init_array+0x44>)
 8008ad2:	f000 f817 	bl	8008b04 <_init>
 8008ad6:	1b64      	subs	r4, r4, r5
 8008ad8:	10a4      	asrs	r4, r4, #2
 8008ada:	42a6      	cmp	r6, r4
 8008adc:	d105      	bne.n	8008aea <__libc_init_array+0x2e>
 8008ade:	bd70      	pop	{r4, r5, r6, pc}
 8008ae0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ae4:	3601      	adds	r6, #1
 8008ae6:	4798      	blx	r3
 8008ae8:	e7ee      	b.n	8008ac8 <__libc_init_array+0xc>
 8008aea:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aee:	3601      	adds	r6, #1
 8008af0:	4798      	blx	r3
 8008af2:	e7f2      	b.n	8008ada <__libc_init_array+0x1e>
 8008af4:	08008c24 	.word	0x08008c24
 8008af8:	08008c24 	.word	0x08008c24
 8008afc:	08008c24 	.word	0x08008c24
 8008b00:	08008c28 	.word	0x08008c28

08008b04 <_init>:
 8008b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b06:	bf00      	nop
 8008b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b0a:	bc08      	pop	{r3}
 8008b0c:	469e      	mov	lr, r3
 8008b0e:	4770      	bx	lr

08008b10 <_fini>:
 8008b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b12:	bf00      	nop
 8008b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b16:	bc08      	pop	{r3}
 8008b18:	469e      	mov	lr, r3
 8008b1a:	4770      	bx	lr
