TimeQuest Timing Analyzer report for hsc
Fri Nov 12 14:48:59 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 14. Slow 1200mV 85C Model Setup: 'n/a'
 15. Slow 1200mV 85C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'SYSTEM_CLK'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'n/a'
 19. Slow 1200mV 85C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'SYSTEM_CLK'
 23. Slow 1200mV 85C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 25. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'SYSTEM_CLK'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 85C Model Metastability Report
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 49. Slow 1200mV 0C Model Setup: 'n/a'
 50. Slow 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'SYSTEM_CLK'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Hold: 'n/a'
 54. Slow 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'SYSTEM_CLK'
 58. Slow 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 60. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 63. Slow 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'SYSTEM_CLK'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Output Enable Times
 73. Minimum Output Enable Times
 74. Output Disable Times
 75. Minimum Output Disable Times
 76. Slow 1200mV 0C Model Metastability Report
 77. Fast 1200mV 0C Model Setup Summary
 78. Fast 1200mV 0C Model Hold Summary
 79. Fast 1200mV 0C Model Recovery Summary
 80. Fast 1200mV 0C Model Removal Summary
 81. Fast 1200mV 0C Model Minimum Pulse Width Summary
 82. Fast 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 83. Fast 1200mV 0C Model Setup: 'n/a'
 84. Fast 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Setup: 'SYSTEM_CLK'
 86. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Hold: 'n/a'
 88. Fast 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 89. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'SYSTEM_CLK'
 91. Fast 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 94. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 97. Fast 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'SYSTEM_CLK'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. Fast 1200mV 0C Model Metastability Report
111. Multicorner Timing Analysis Summary
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Board Trace Model Assignments
117. Input Transition Times
118. Signal Integrity Metrics (Slow 1200mv 0c Model)
119. Signal Integrity Metrics (Slow 1200mv 85c Model)
120. Signal Integrity Metrics (Fast 1200mv 0c Model)
121. Setup Transfers
122. Hold Transfers
123. Recovery Transfers
124. Removal Transfers
125. Report TCCS
126. Report RSKM
127. Unconstrained Paths
128. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; hsc                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  40.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; hsc.sdc       ; OK     ; Fri Nov 12 14:48:54 2021 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Clock Name                                                                  ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                                        ; Targets                                                                         ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; altera_reserved_tck                                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                               ; { altera_reserved_tck }                                                         ;
; SYSTEM_CLK                                                                  ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                               ; { ext_clk }                                                                     ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; SYSTEM_CLK ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; SYSTEM_CLK ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] } ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                  ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; 63.37 MHz   ; 63.37 MHz       ; altera_reserved_tck                                                         ;                                                               ;
; 114.22 MHz  ; 114.22 MHz      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;                                                               ;
; 289.18 MHz  ; 289.18 MHz      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 1063.83 MHz ; 250.0 MHz       ; SYSTEM_CLK                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; -0.361 ; -11.555       ;
; n/a                                                                         ; -0.087 ; -0.480        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.542 ; 0.000         ;
; SYSTEM_CLK                                                                  ; 39.060 ; 0.000         ;
; altera_reserved_tck                                                         ; 42.110 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; n/a                                                                         ; -2.440 ; -58.013       ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.401  ; 0.000         ;
; altera_reserved_tck                                                         ; 0.453  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.466  ; 0.000         ;
; SYSTEM_CLK                                                                  ; 0.504  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.128  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 6.209  ; 0.000         ;
; altera_reserved_tck                                                         ; 47.865 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 1.634 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 1.698 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.089 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.675  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.692 ; 0.000         ;
; SYSTEM_CLK                                                                  ; 19.764 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.486 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                           ;
+--------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.361 ; fx3_db[25] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.776      ;
; -0.354 ; fx3_db[14] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.769      ;
; -0.323 ; fx3_db[26] ; usb_controller:u3_usb_controller|rx_data~27                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.284      ;
; -0.293 ; fx3_db[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.066     ; 7.248      ;
; -0.291 ; fx3_db[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.066     ; 7.246      ;
; -0.280 ; fx3_db[29] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.241      ;
; -0.280 ; fx3_db[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.241      ;
; -0.277 ; fx3_db[13] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[34]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.244      ;
; -0.276 ; fx3_db[13] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.691      ;
; -0.269 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[42]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.064     ; 7.226      ;
; -0.268 ; fx3_db[30] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.345      ; 7.681      ;
; -0.265 ; fx3_db[29] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[50]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.232      ;
; -0.264 ; fx3_db[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.225      ;
; -0.264 ; fx3_db[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.225      ;
; -0.261 ; fx3_db[25] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[46]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.222      ;
; -0.261 ; fx3_db[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.222      ;
; -0.248 ; fx3_db[29] ; usb_controller:u3_usb_controller|rx_data~30                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.209      ;
; -0.241 ; fx3_db[13] ; usb_controller:u3_usb_controller|rx_data~14                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.207      ;
; -0.231 ; fx3_db[26] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[47]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.066     ; 7.186      ;
; -0.231 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data~32                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.192      ;
; -0.230 ; fx3_db[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.191      ;
; -0.228 ; fx3_db[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.064     ; 7.185      ;
; -0.224 ; fx3_db[28] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[49]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.190      ;
; -0.220 ; fx3_db[6]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.346      ; 7.634      ;
; -0.218 ; fx3_db[26] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.633      ;
; -0.217 ; fx3_db[7]  ; usb_controller:u3_usb_controller|rx_data~8                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.179      ;
; -0.206 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[52]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.063     ; 7.164      ;
; -0.195 ; fx3_db[25] ; usb_controller:u3_usb_controller|rx_data~26                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.156      ;
; -0.177 ; fx3_db[20] ; usb_controller:u3_usb_controller|rx_data~21                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.144      ;
; -0.174 ; fx3_db[29] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.345      ; 7.587      ;
; -0.172 ; fx3_db[23] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.587      ;
; -0.168 ; fx3_db[22] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[43]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.058     ; 7.131      ;
; -0.163 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.130      ;
; -0.155 ; fx3_db[0]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.346      ; 7.569      ;
; -0.153 ; fx3_db[14] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[35]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.120      ;
; -0.152 ; fx3_db[22] ; usb_controller:u3_usb_controller|rx_data~23                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.119      ;
; -0.151 ; fx3_db[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.113      ;
; -0.149 ; fx3_db[14] ; usb_controller:u3_usb_controller|rx_data~15                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.115      ;
; -0.149 ; fx3_db[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.116      ;
; -0.148 ; fx3_db[12] ; usb_controller:u3_usb_controller|rx_data~13                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.114      ;
; -0.141 ; fx3_db[19] ; usb_controller:u3_usb_controller|rx_data~20                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.108      ;
; -0.138 ; fx3_db[9]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[30]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.065     ; 7.094      ;
; -0.123 ; fx3_db[6]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[27]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.064     ; 7.080      ;
; -0.122 ; fx3_flagd  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.077     ; 7.066      ;
; -0.120 ; fx3_db[7]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[28]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.087      ;
; -0.118 ; fx3_db[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.080      ;
; -0.117 ; fx3_flagc  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.063     ; 7.075      ;
; -0.116 ; fx3_flagd  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.063     ; 7.074      ;
; -0.115 ; fx3_db[5]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[26]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.081      ;
; -0.108 ; fx3_db[31] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.345      ; 7.521      ;
; -0.106 ; fx3_db[11] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.521      ;
; -0.103 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data~1                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.065      ;
; -0.101 ; fx3_db[12] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.516      ;
; -0.101 ; fx3_db[19] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.516      ;
; -0.097 ; fx3_db[11] ; usb_controller:u3_usb_controller|rx_data~12                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.063      ;
; -0.095 ; fx3_db[12] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[33]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.063     ; 7.053      ;
; -0.090 ; fx3_db[19] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[40]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.057      ;
; -0.088 ; fx3_db[4]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.049      ;
; -0.077 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.061     ; 7.037      ;
; -0.076 ; fx3_db[16] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[37]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.042      ;
; -0.076 ; fx3_db[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.056     ; 7.041      ;
; -0.075 ; fx3_db[30] ; usb_controller:u3_usb_controller|rx_data~31                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.036      ;
; -0.070 ; fx3_db[10] ; usb_controller:u3_usb_controller|rx_data~11                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.036      ;
; -0.070 ; fx3_db[16] ; usb_controller:u3_usb_controller|rx_data~17                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.037      ;
; -0.069 ; fx3_db[21] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.484      ;
; -0.069 ; fx3_db[23] ; usb_controller:u3_usb_controller|rx_data~24                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.036      ;
; -0.068 ; fx3_db[9]  ; usb_controller:u3_usb_controller|rx_data~10                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.034      ;
; -0.068 ; fx3_db[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.030      ;
; -0.067 ; fx3_db[11] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[32]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.034      ;
; -0.067 ; fx3_db[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.066     ; 7.022      ;
; -0.067 ; fx3_db[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.066     ; 7.022      ;
; -0.067 ; fx3_db[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.034      ;
; -0.066 ; fx3_db[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.053     ; 7.034      ;
; -0.065 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data~22                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.054     ; 7.032      ;
; -0.064 ; fx3_db[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.026      ;
; -0.063 ; fx3_db[30] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[51]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.076     ; 7.008      ;
; -0.062 ; fx3_db[23] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[44]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.053     ; 7.030      ;
; -0.057 ; fx3_db[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 7.018      ;
; -0.052 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[21]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.071     ; 7.002      ;
; -0.051 ; fx3_db[1]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[22]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 7.017      ;
; -0.045 ; fx3_db[6]  ; usb_controller:u3_usb_controller|rx_data~7                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 7.007      ;
; -0.040 ; fx3_db[1]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.061     ; 7.000      ;
; -0.039 ; fx3_flagc  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.077     ; 6.983      ;
; -0.037 ; fx3_db[2]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.346      ; 7.451      ;
; -0.037 ; fx3_db[10] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.452      ;
; -0.031 ; fx3_db[22] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.446      ;
; -0.031 ; fx3_db[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.053     ; 6.999      ;
; -0.030 ; fx3_db[7]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.346      ; 7.444      ;
; -0.029 ; fx3_db[20] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.347      ; 7.444      ;
; -0.029 ; fx3_db[28] ; usb_controller:u3_usb_controller|rx_data~29                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 6.990      ;
; -0.024 ; fx3_db[1]  ; usb_controller:u3_usb_controller|rx_data~2                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 6.986      ;
; -0.024 ; fx3_db[20] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[41]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.055     ; 6.990      ;
; -0.023 ; fx3_db[1]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.066     ; 6.978      ;
; -0.020 ; fx3_db[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.064     ; 6.977      ;
; -0.018 ; fx3_db[3]  ; usb_controller:u3_usb_controller|rx_data~4                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 6.980      ;
; -0.018 ; fx3_db[5]  ; usb_controller:u3_usb_controller|rx_data~6                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.059     ; 6.980      ;
; -0.017 ; fx3_db[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.061     ; 6.977      ;
; -0.016 ; fx3_db[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.060     ; 6.977      ;
; -0.013 ; fx3_db[12] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.061     ; 6.973      ;
; -0.010 ; fx3_db[4]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.346      ; 7.424      ;
+--------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                         ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node    ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.087 ; usb_controller:u3_usb_controller|tx_data[28]    ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.644     ;
; -0.081 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.637     ;
; -0.077 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.633     ;
; -0.057 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.613     ;
; -0.047 ; usb_controller:u3_usb_controller|tx_data[27]    ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.604     ;
; -0.045 ; usb_controller:u3_usb_controller|tx_data[29]    ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.602     ;
; -0.036 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.592     ;
; -0.022 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.578     ;
; -0.016 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.572     ;
; -0.007 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.563     ;
; -0.005 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.561     ;
; 0.043  ; usb_controller:u3_usb_controller|tx_data[8]     ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.508     ;
; 0.044  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.512     ;
; 0.047  ; usb_controller:u3_usb_controller|tx_data[13]    ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.504     ;
; 0.063  ; usb_controller:u3_usb_controller|tx_data[24]    ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.494     ;
; 0.069  ; usb_controller:u3_usb_controller|slrd           ; fx3_slrd_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.438     ; 11.493     ;
; 0.100  ; usb_controller:u3_usb_controller|faddr[0]       ; fx3_a[0]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.441     ; 11.459     ;
; 0.107  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.449     ;
; 0.107  ; usb_controller:u3_usb_controller|tx_data[31]~en ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.450     ;
; 0.109  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.447     ;
; 0.112  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.444     ;
; 0.113  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.443     ;
; 0.121  ; usb_controller:u3_usb_controller|tx_data[14]    ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.430     ;
; 0.129  ; usb_controller:u3_usb_controller|tx_data[0]     ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.426     ;
; 0.132  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.424     ;
; 0.141  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.415     ;
; 0.142  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.414     ;
; 0.147  ; usb_controller:u3_usb_controller|tx_data[30]    ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.410     ;
; 0.155  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.401     ;
; 0.163  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.393     ;
; 0.169  ; usb_controller:u3_usb_controller|tx_data[23]    ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.382     ;
; 0.171  ; usb_controller:u3_usb_controller|tx_data[31]    ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.386     ;
; 0.177  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.379     ;
; 0.179  ; usb_controller:u3_usb_controller|tx_data[6]     ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.376     ;
; 0.189  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.367     ;
; 0.199  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.357     ;
; 0.200  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.356     ;
; 0.203  ; usb_controller:u3_usb_controller|tx_data[20]    ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.348     ;
; 0.204  ; usb_controller:u3_usb_controller|tx_data[19]    ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.347     ;
; 0.204  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.352     ;
; 0.206  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.350     ;
; 0.209  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.347     ;
; 0.212  ; usb_controller:u3_usb_controller|tx_data[22]    ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.339     ;
; 0.218  ; usb_controller:u3_usb_controller|tx_data[21]    ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.333     ;
; 0.219  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.337     ;
; 0.224  ; usb_controller:u3_usb_controller|tx_data[16]    ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.327     ;
; 0.229  ; usb_controller:u3_usb_controller|tx_data[7]     ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.326     ;
; 0.231  ; usb_controller:u3_usb_controller|tx_data[5]     ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.324     ;
; 0.233  ; usb_controller:u3_usb_controller|tx_data[2]     ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.322     ;
; 0.242  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.314     ;
; 0.243  ; usb_controller:u3_usb_controller|tx_data[21]~en ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 11.317     ;
; 0.244  ; usb_controller:u3_usb_controller|slwr           ; fx3_slwr_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.437     ; 11.319     ;
; 0.252  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.304     ;
; 0.255  ; usb_controller:u3_usb_controller|tx_data[3]     ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.300     ;
; 0.271  ; usb_controller:u3_usb_controller|tx_data[25]    ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.286     ;
; 0.280  ; usb_controller:u3_usb_controller|faddr[1]       ; fx3_a[1]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.441     ; 11.279     ;
; 0.282  ; usb_controller:u3_usb_controller|tx_data[12]    ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.269     ;
; 0.289  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.267     ;
; 0.290  ; usb_controller:u3_usb_controller|tx_data[17]    ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.261     ;
; 0.311  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.245     ;
; 0.313  ; usb_controller:u3_usb_controller|tx_data[15]    ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.238     ;
; 0.334  ; usb_controller:u3_usb_controller|tx_data[26]    ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 11.223     ;
; 0.354  ; usb_controller:u3_usb_controller|sloe           ; fx3_sloe_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.438     ; 11.208     ;
; 0.371  ; usb_controller:u3_usb_controller|tx_data[1]     ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.184     ;
; 0.388  ; usb_controller:u3_usb_controller|tx_data[11]    ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.163     ;
; 0.409  ; usb_controller:u3_usb_controller|tx_data[4]     ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 11.146     ;
; 0.440  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.116     ;
; 0.464  ; usb_controller:u3_usb_controller|tx_data[10]    ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.087     ;
; 0.478  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.444     ; 11.078     ;
; 0.494  ; usb_controller:u3_usb_controller|tx_data[9]     ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 11.057     ;
; 0.586  ; usb_controller:u3_usb_controller|tx_data[18]    ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.449     ; 10.965     ;
; 2.359  ; usb_controller:u3_usb_controller|tx_data[17]~en ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 9.201      ;
; 2.486  ; usb_controller:u3_usb_controller|tx_data[3]~en  ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 9.069      ;
; 2.595  ; usb_controller:u3_usb_controller|tx_data[12]~en ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 8.965      ;
; 3.132  ; usb_controller:u3_usb_controller|tx_data[2]~en  ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 8.423      ;
; 3.356  ; usb_controller:u3_usb_controller|tx_data[15]~en ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 8.199      ;
; 3.409  ; usb_controller:u3_usb_controller|tx_data[5]~en  ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 8.146      ;
; 3.463  ; usb_controller:u3_usb_controller|tx_data[16]~en ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 8.097      ;
; 3.467  ; usb_controller:u3_usb_controller|tx_data[1]~en  ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 8.088      ;
; 3.468  ; usb_controller:u3_usb_controller|tx_data[20]~en ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 8.092      ;
; 3.469  ; usb_controller:u3_usb_controller|tx_data[14]~en ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 8.086      ;
; 3.507  ; usb_controller:u3_usb_controller|tx_data[11]~en ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 8.053      ;
; 3.535  ; usb_controller:u3_usb_controller|tx_data[19]~en ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 8.025      ;
; 3.556  ; usb_controller:u3_usb_controller|tx_data[13]~en ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 8.004      ;
; 3.584  ; usb_controller:u3_usb_controller|tx_data[22]~en ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.976      ;
; 3.587  ; usb_controller:u3_usb_controller|tx_data[18]~en ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.973      ;
; 3.614  ; usb_controller:u3_usb_controller|tx_data[23]~en ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.946      ;
; 3.647  ; usb_controller:u3_usb_controller|tx_data[29]~en ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.913      ;
; 3.697  ; usb_controller:u3_usb_controller|tx_data[30]~en ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.863      ;
; 3.705  ; usb_controller:u3_usb_controller|tx_data[7]~en  ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.850      ;
; 3.714  ; usb_controller:u3_usb_controller|tx_data[25]~en ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.846      ;
; 3.739  ; usb_controller:u3_usb_controller|tx_data[4]~en  ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.816      ;
; 3.749  ; usb_controller:u3_usb_controller|tx_data[0]~en  ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.806      ;
; 3.779  ; usb_controller:u3_usb_controller|tx_data[8]~en  ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.776      ;
; 3.800  ; usb_controller:u3_usb_controller|tx_data[27]~en ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.755      ;
; 3.804  ; usb_controller:u3_usb_controller|tx_data[10]~en ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.751      ;
; 3.843  ; usb_controller:u3_usb_controller|tx_data[28]~en ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.443     ; 7.714      ;
; 3.847  ; usb_controller:u3_usb_controller|tx_data[6]~en  ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.708      ;
; 3.897  ; usb_controller:u3_usb_controller|tx_data[9]~en  ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.445     ; 7.658      ;
; 3.930  ; usb_controller:u3_usb_controller|tx_data[26]~en ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.440     ; 7.630      ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 36.542 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.398      ;
; 36.630 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.310      ;
; 36.638 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.302      ;
; 36.654 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.286      ;
; 36.657 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.283      ;
; 36.685 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.255      ;
; 36.688 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.252      ;
; 36.718 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.222      ;
; 36.776 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.164      ;
; 36.783 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.157      ;
; 36.784 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.156      ;
; 36.799 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.141      ;
; 36.800 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.140      ;
; 36.803 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.137      ;
; 36.831 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.109      ;
; 36.831 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.109      ;
; 36.834 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.106      ;
; 36.861 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.079      ;
; 36.864 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.076      ;
; 36.922 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.018      ;
; 36.929 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.011      ;
; 36.929 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.011      ;
; 36.930 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.010      ;
; 36.945 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.995      ;
; 36.945 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.995      ;
; 36.946 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.994      ;
; 36.949 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.991      ;
; 36.977 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.963      ;
; 36.977 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.963      ;
; 36.977 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.963      ;
; 36.980 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.960      ;
; 37.007 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.933      ;
; 37.007 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.933      ;
; 37.010 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.930      ;
; 37.067 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.873      ;
; 37.068 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.872      ;
; 37.075 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.865      ;
; 37.075 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.865      ;
; 37.076 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.864      ;
; 37.091 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.849      ;
; 37.091 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.849      ;
; 37.092 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.848      ;
; 37.094 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.846      ;
; 37.095 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.845      ;
; 37.123 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.817      ;
; 37.123 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.817      ;
; 37.123 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.817      ;
; 37.124 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.816      ;
; 37.126 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.814      ;
; 37.153 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.787      ;
; 37.153 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.787      ;
; 37.153 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.787      ;
; 37.156 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.784      ;
; 37.213 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.727      ;
; 37.214 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.726      ;
; 37.214 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.726      ;
; 37.221 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.719      ;
; 37.221 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.719      ;
; 37.222 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.718      ;
; 37.237 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.703      ;
; 37.237 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.703      ;
; 37.238 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.702      ;
; 37.240 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.700      ;
; 37.241 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.699      ;
; 37.241 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.699      ;
; 37.269 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.671      ;
; 37.269 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.671      ;
; 37.269 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.671      ;
; 37.270 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.670      ;
; 37.270 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.670      ;
; 37.272 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.668      ;
; 37.299 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.641      ;
; 37.299 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.641      ;
; 37.299 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.641      ;
; 37.300 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.640      ;
; 37.302 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.638      ;
; 37.359 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.581      ;
; 37.360 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.580      ;
; 37.360 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.580      ;
; 37.361 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.579      ;
; 37.367 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.573      ;
; 37.367 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.573      ;
; 37.368 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.572      ;
; 37.383 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.557      ;
; 37.383 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.557      ;
; 37.384 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.556      ;
; 37.386 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.554      ;
; 37.387 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.553      ;
; 37.387 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.553      ;
; 37.387 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.553      ;
; 37.415 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.525      ;
; 37.415 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.525      ;
; 37.415 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.525      ;
; 37.416 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.524      ;
; 37.416 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.524      ;
; 37.416 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.524      ;
; 37.419 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.522      ;
; 37.445 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.495      ;
; 37.445 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.495      ;
; 37.445 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 2.495      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SYSTEM_CLK'                                                                                                ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 39.060 ; sys_ctrl:u1_sys_ctrl|rst_r1 ; sys_ctrl:u1_sys_ctrl|rst_r2 ; SYSTEM_CLK   ; SYSTEM_CLK  ; 40.000       ; -0.079     ; 0.882      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 8.045      ;
; 42.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 7.738      ;
; 42.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 7.732      ;
; 43.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 7.005      ;
; 43.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 6.909      ;
; 43.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.589      ;
; 43.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.570      ;
; 43.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.559      ;
; 43.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.485      ;
; 43.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.351      ;
; 43.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 6.333      ;
; 43.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.249      ;
; 43.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.240      ;
; 44.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.114      ;
; 44.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.119      ;
; 44.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 6.016      ;
; 44.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 5.884      ;
; 44.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.794      ;
; 44.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.768      ;
; 45.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.995      ;
; 46.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.951      ;
; 46.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.964      ;
; 46.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.964      ;
; 46.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.929      ;
; 46.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.774      ;
; 46.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.721      ;
; 47.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.605      ;
; 49.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.030      ;
; 90.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.396      ;
; 90.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.394      ;
; 90.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[602] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.320      ;
; 90.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.297      ;
; 90.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.296      ;
; 90.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[617] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.295      ;
; 90.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.294      ;
; 90.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[601] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.267      ;
; 90.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[592] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.266      ;
; 90.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[589] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.264      ;
; 90.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[594] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 9.264      ;
; 90.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.249      ;
; 90.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.248      ;
; 90.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 9.245      ;
; 90.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.949      ;
; 90.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.947      ;
; 90.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 8.945      ;
; 90.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[604] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.925      ;
; 90.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[607] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.925      ;
; 90.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[613] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.925      ;
; 90.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[605] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.924      ;
; 90.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[606] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.924      ;
; 90.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[609] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.924      ;
; 90.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[608] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.923      ;
; 90.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[616] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.923      ;
; 90.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[593] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.925      ;
; 90.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[596] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.925      ;
; 90.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[610] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.922      ;
; 90.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[614] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.922      ;
; 90.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[615] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 8.922      ;
; 90.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[590] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.924      ;
; 90.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[595] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.924      ;
; 90.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[587] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.923      ;
; 90.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[598] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.923      ;
; 90.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[597] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.922      ;
; 90.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[599] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.922      ;
; 90.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[588] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.921      ;
; 90.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[591] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.921      ;
; 90.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[600] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.921      ;
; 91.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[635] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.908      ;
; 91.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[638] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.908      ;
; 91.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[644] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.907      ;
; 91.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[634] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.906      ;
; 91.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[642] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.906      ;
; 91.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[637] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.905      ;
; 91.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[640] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.905      ;
; 91.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[646] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.905      ;
; 91.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[645] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.904      ;
; 91.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[602] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.873      ;
; 91.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[586] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.874      ;
; 91.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.850      ;
; 91.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.849      ;
; 91.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[617] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 8.848      ;
; 91.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 8.847      ;
; 91.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[601] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.820      ;
; 91.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[360] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 8.829      ;
; 91.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[592] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.819      ;
; 91.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[594] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.817      ;
; 91.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[589] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 8.817      ;
; 91.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.802      ;
; 91.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.801      ;
; 91.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 8.798      ;
; 91.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.752      ;
; 91.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.746      ;
; 91.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.733      ;
; 91.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.719      ;
; 91.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.701      ;
; 91.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 8.698      ;
; 91.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.695      ;
; 91.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.694      ;
; 91.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.693      ;
; 91.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.692      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                          ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node    ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.440 ; usb_controller:u3_usb_controller|tx_data[9]~en  ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.618      ;
; -2.291 ; usb_controller:u3_usb_controller|tx_data[24]~en ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.767      ;
; -2.259 ; usb_controller:u3_usb_controller|tx_data[30]~en ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 6.804      ;
; -2.242 ; usb_controller:u3_usb_controller|tx_data[10]~en ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.816      ;
; -2.218 ; usb_controller:u3_usb_controller|tx_data[8]~en  ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.840      ;
; -2.163 ; usb_controller:u3_usb_controller|tx_data[27]~en ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.895      ;
; -2.154 ; usb_controller:u3_usb_controller|tx_data[26]~en ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 6.909      ;
; -2.153 ; usb_controller:u3_usb_controller|tx_data[23]~en ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 6.910      ;
; -2.117 ; usb_controller:u3_usb_controller|tx_data[0]~en  ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.941      ;
; -2.114 ; usb_controller:u3_usb_controller|tx_data[28]~en ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.061      ; 6.947      ;
; -2.103 ; usb_controller:u3_usb_controller|tx_data[25]~en ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 6.960      ;
; -2.077 ; usb_controller:u3_usb_controller|tx_data[6]~en  ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.981      ;
; -2.064 ; usb_controller:u3_usb_controller|tx_data[7]~en  ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.994      ;
; -2.061 ; usb_controller:u3_usb_controller|tx_data[4]~en  ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 6.997      ;
; -2.026 ; usb_controller:u3_usb_controller|tx_data[29]~en ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.037      ;
; -1.991 ; usb_controller:u3_usb_controller|tx_data[18]~en ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.072      ;
; -1.935 ; usb_controller:u3_usb_controller|tx_data[20]~en ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.128      ;
; -1.913 ; usb_controller:u3_usb_controller|tx_data[5]~en  ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 7.145      ;
; -1.910 ; usb_controller:u3_usb_controller|tx_data[22]~en ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.153      ;
; -1.907 ; usb_controller:u3_usb_controller|tx_data[1]~en  ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 7.151      ;
; -1.878 ; usb_controller:u3_usb_controller|tx_data[14]~en ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 7.180      ;
; -1.854 ; usb_controller:u3_usb_controller|tx_data[16]~en ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.209      ;
; -1.843 ; usb_controller:u3_usb_controller|tx_data[11]~en ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.220      ;
; -1.829 ; usb_controller:u3_usb_controller|tx_data[19]~en ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.234      ;
; -1.803 ; usb_controller:u3_usb_controller|tx_data[13]~en ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 7.260      ;
; -1.789 ; usb_controller:u3_usb_controller|tx_data[15]~en ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 7.269      ;
; -1.712 ; usb_controller:u3_usb_controller|tx_data[2]~en  ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 7.346      ;
; -1.133 ; usb_controller:u3_usb_controller|tx_data[3]~en  ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.058      ; 7.925      ;
; -1.036 ; usb_controller:u3_usb_controller|tx_data[12]~en ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 8.027      ;
; -0.998 ; usb_controller:u3_usb_controller|tx_data[17]~en ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 8.065      ;
; 0.597  ; usb_controller:u3_usb_controller|tx_data[18]    ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 9.651      ;
; 0.618  ; usb_controller:u3_usb_controller|tx_data[10]    ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 9.673      ;
; 0.646  ; usb_controller:u3_usb_controller|tx_data[4]     ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.705      ;
; 0.721  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.780      ;
; 0.727  ; usb_controller:u3_usb_controller|tx_data[9]     ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 9.782      ;
; 0.759  ; usb_controller:u3_usb_controller|tx_data[12]    ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 9.814      ;
; 0.773  ; usb_controller:u3_usb_controller|tx_data[1]     ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.832      ;
; 0.791  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.850      ;
; 0.821  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.880      ;
; 0.846  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.905      ;
; 0.864  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.923      ;
; 0.866  ; usb_controller:u3_usb_controller|faddr[1]       ; fx3_a[1]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.062      ; 9.928      ;
; 0.872  ; usb_controller:u3_usb_controller|tx_data[15]    ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 9.927      ;
; 0.887  ; usb_controller:u3_usb_controller|tx_data[3]     ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.946      ;
; 0.920  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 9.979      ;
; 0.923  ; usb_controller:u3_usb_controller|tx_data[11]    ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 9.978      ;
; 0.968  ; usb_controller:u3_usb_controller|tx_data[21]~en ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.063      ; 10.031     ;
; 0.984  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.043     ;
; 1.002  ; usb_controller:u3_usb_controller|tx_data[17]    ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.056     ;
; 1.004  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.063     ;
; 1.005  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.064     ;
; 1.009  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.068     ;
; 1.035  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.094     ;
; 1.048  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.107     ;
; 1.053  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.112     ;
; 1.079  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.138     ;
; 1.085  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.144     ;
; 1.114  ; usb_controller:u3_usb_controller|tx_data[26]    ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.174     ;
; 1.116  ; usb_controller:u3_usb_controller|tx_data[19]    ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.170     ;
; 1.124  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.183     ;
; 1.131  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.190     ;
; 1.134  ; usb_controller:u3_usb_controller|tx_data[31]~en ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.061      ; 10.195     ;
; 1.137  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.196     ;
; 1.139  ; usb_controller:u3_usb_controller|faddr[0]       ; fx3_a[0]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.062      ; 10.201     ;
; 1.139  ; usb_controller:u3_usb_controller|tx_data[6]     ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.198     ;
; 1.142  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.201     ;
; 1.149  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.208     ;
; 1.150  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.209     ;
; 1.151  ; usb_controller:u3_usb_controller|sloe           ; fx3_sloe_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.065      ; 10.216     ;
; 1.155  ; usb_controller:u3_usb_controller|slwr           ; fx3_slwr_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.066      ; 10.221     ;
; 1.155  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.214     ;
; 1.160  ; usb_controller:u3_usb_controller|tx_data[25]    ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.220     ;
; 1.163  ; usb_controller:u3_usb_controller|tx_data[21]    ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.217     ;
; 1.166  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.225     ;
; 1.169  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.228     ;
; 1.177  ; usb_controller:u3_usb_controller|tx_data[20]    ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.231     ;
; 1.183  ; usb_controller:u3_usb_controller|tx_data[0]     ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.242     ;
; 1.201  ; usb_controller:u3_usb_controller|tx_data[23]    ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.255     ;
; 1.210  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.269     ;
; 1.210  ; usb_controller:u3_usb_controller|tx_data[22]    ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.264     ;
; 1.226  ; usb_controller:u3_usb_controller|tx_data[14]    ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 10.281     ;
; 1.228  ; usb_controller:u3_usb_controller|tx_data[7]     ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.287     ;
; 1.228  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.287     ;
; 1.237  ; usb_controller:u3_usb_controller|tx_data[16]    ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.054      ; 10.291     ;
; 1.238  ; usb_controller:u3_usb_controller|tx_data[5]     ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.297     ;
; 1.238  ; usb_controller:u3_usb_controller|tx_data[2]     ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.297     ;
; 1.255  ; usb_controller:u3_usb_controller|tx_data[8]     ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 10.310     ;
; 1.285  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.344     ;
; 1.287  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.346     ;
; 1.289  ; usb_controller:u3_usb_controller|tx_data[13]    ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.055      ; 10.344     ;
; 1.291  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.350     ;
; 1.353  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.412     ;
; 1.372  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.431     ;
; 1.377  ; usb_controller:u3_usb_controller|tx_data[31]    ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.437     ;
; 1.399  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.059      ; 10.458     ;
; 1.413  ; usb_controller:u3_usb_controller|tx_data[24]    ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.473     ;
; 1.482  ; usb_controller:u3_usb_controller|tx_data[30]    ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.542     ;
; 1.522  ; usb_controller:u3_usb_controller|slrd           ; fx3_slrd_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.065      ; 10.587     ;
; 1.525  ; usb_controller:u3_usb_controller|tx_data[27]    ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.585     ;
; 1.574  ; usb_controller:u3_usb_controller|tx_data[29]    ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.060      ; 10.634     ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][576]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.135      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][558]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.137      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][527]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.139      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][598]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.145      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.140      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][403]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.141      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.144      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][618]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.151      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][482]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.150      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.149      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][449]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.151      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][671]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.149      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][396]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.148      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][584]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.486      ; 1.156      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][655]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.151      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][499]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.152      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][660]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.154      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][492]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.158      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.154      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][599]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.160      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][674]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.155      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][676]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.155      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][620]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.163      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.156      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][630]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.164      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][490]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.157      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][404]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.159      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][685]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.158      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][494]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.159      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][478]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.165      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][682]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.161      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.162      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][569]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.169      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][437]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.163      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][596]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.168      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][528]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.164      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.163      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][400]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.168      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.169      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.167      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][445]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.168      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][309]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.168      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][402]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.483      ; 1.172      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][617]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.176      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.170      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][512]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.176      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.171      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][544]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.179      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][681]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.175      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][355]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.486      ; 1.181      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][650]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.177      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][440]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.176      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][446]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.177      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][451]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.182      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][520]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.183      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][462]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.179      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][303]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.180      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][450]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.181      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][669]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.189      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.478      ; 1.184      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][577]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.186      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.191      ;
; 0.453 ; usb_controller:u3_usb_controller|sloe                                                                                                                                                                                                                                                                                                        ; usb_controller:u3_usb_controller|sloe                                                                                                                                                                                                                                                                                                          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|slwr                                                                                                                                                                                                                                                                                                        ; usb_controller:u3_usb_controller|slwr                                                                                                                                                                                                                                                                                                          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|catch                                                                                                                                                                                                                                                                                                       ; usb_controller:u3_usb_controller|catch                                                                                                                                                                                                                                                                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|state[1]                                                                                                                                                                                                                                                                                                    ; usb_controller:u3_usb_controller|state[1]                                                                                                                                                                                                                                                                                                      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|state[0]                                                                                                                                                                                                                                                                                                    ; usb_controller:u3_usb_controller|state[0]                                                                                                                                                                                                                                                                                                      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|state[2]                                                                                                                                                                                                                                                                                                    ; usb_controller:u3_usb_controller|state[2]                                                                                                                                                                                                                                                                                                      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|num[11]                                                                                                                                                                                                                                                                                                     ; usb_controller:u3_usb_controller|num[11]                                                                                                                                                                                                                                                                                                       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; usb_controller:u3_usb_controller|num[12]                                                                                                                                                                                                                                                                                                     ; usb_controller:u3_usb_controller|num[12]                                                                                                                                                                                                                                                                                                       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][621]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.197      ;
; 0.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][489]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.191      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][595]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.481      ; 1.194      ;
; 0.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.479      ; 1.193      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][666]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.201      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][651]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.203      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][481]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.498      ; 1.216      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][350]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.203      ;
; 0.466 ; usb_controller:u3_usb_controller|timerCnt[0]                                                                                                                                                                                                                                                                                                 ; usb_controller:u3_usb_controller|timerCnt[0]                                                                                                                                                                                                                                                                                                   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][395]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.497      ; 1.218      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][665]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.485      ; 1.208      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][567]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.482      ; 1.209      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][570]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.487      ; 1.214      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][515]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.484      ; 1.218      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.776      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:545:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:587:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.777      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.780      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1471] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1470] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[889]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[888]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[900]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[899]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1537] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1536] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1929] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1928] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1938] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1937] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1995] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1994] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.799      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[595]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[715]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[714]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[784]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[783]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[785]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1054] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1053] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1132] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1597] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1596] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[706]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[705]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[876]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[875]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[880]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[879]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[888]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[887]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[922]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[921]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1279] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1278] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1284] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1283] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1303] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1302] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1325] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1581] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1580] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1600] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1599] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1627] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1626] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1656] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1655] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1665] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1664] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1701] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1700] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1734] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1733] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1746] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1745] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1786] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1785] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1789] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1788] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1810] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1809] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1828] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1827] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1878] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1877] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1930] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1929] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1936] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1935] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2005] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2004] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.466 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.737 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; led_controller:u2_led_controller|cnt[22] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.758 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.758 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.767 ; led_controller:u2_led_controller|cnt[23] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 1.091 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; led_controller:u2_led_controller|cnt[22] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.099 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.108 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.404      ;
; 1.222 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.224 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.224 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.231 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.239 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.533      ;
; 1.242 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.534      ;
; 1.242 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.535      ;
; 1.242 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.534      ;
; 1.248 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.543      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SYSTEM_CLK'                                                                                                ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.504 ; sys_ctrl:u1_sys_ctrl|rst_r1 ; sys_ctrl:u1_sys_ctrl|rst_r2 ; SYSTEM_CLK   ; SYSTEM_CLK  ; 0.000        ; 0.079      ; 0.795      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.128 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.192     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
; 6.129 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.701      ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                       ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[23]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[22]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[21]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[20]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[19]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[60] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.701      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[57] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.701      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[52]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.702      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[47] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.701      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[35] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.702      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[34] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.116     ; 3.696      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[18]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[17]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[15]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[14]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[13]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[12]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[11]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[10]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[9]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[8]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[7]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[6]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[5]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[4]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[3]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[2]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[1]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[0]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[0]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[1]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[25]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[18]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[17]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[16]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[14]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[15]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[13]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[11]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[9]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[12]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[10]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[4]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[5]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[6]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[7]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[8]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[2]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[3]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[21]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[20]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[23]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[22]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[19]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.117     ; 3.695      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[24]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[31]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[32]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[34]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[33]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[39]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[28]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[29]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[30]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[27]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[36]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[37]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[38]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[35]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[52] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.702      ;
; 6.209 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[26]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.694      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[31]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[30]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[29]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[28]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[27]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[26]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[25]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[24]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[56] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.701      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[41] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.119     ; 3.692      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.121     ; 3.690      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.123     ; 3.688      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.118     ; 3.693      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.121     ; 3.690      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.121     ; 3.690      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.121     ; 3.690      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.122     ; 3.689      ;
; 6.210 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.121     ; 3.690      ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.306      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1358] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1886] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1885] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1884] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1682] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1681] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1680] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1637] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1635] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1634] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1630] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1629] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1628] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1627] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1626] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1625] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1624] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1623] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1622] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1619] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1618] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1617] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1598] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.658      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1597] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.658      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1596] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.658      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1595] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.658      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1594] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.658      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1593] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.658      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1579] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1578] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1498] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1497] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1496] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1495] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1494] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1493] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1492] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1357] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1356] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1259] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1258] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1257] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.659      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.667      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.661      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1099] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.661      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1098] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.661      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1097] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.661      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1087] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1081] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1080] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1079] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1078] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1077] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1073] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1072] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1071] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1070] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1069] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1068] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.660      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1067] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1066] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1065] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1064] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1063] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1062] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.657      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1061] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1060] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1059] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1058] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1057] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1056] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1055] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1054] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1053] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.664      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1052] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1051] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1050] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.662      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1036] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1035] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.665      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1001] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.663      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.924      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.982      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.982      ;
; 1.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.025      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.045      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 1.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.256      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 2.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.424      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[427]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[424]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[423]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[422]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[419]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[418]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[414]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[413]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[412]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[411]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[403]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.415      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[402]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[401]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[398]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[397]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[394]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[393]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[392]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[391]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[390]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.418      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1027] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1007] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1006] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1005] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1004] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1003] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1002] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[986]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.427      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[985]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.427      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[984]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.427      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[983]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.427      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[982]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.427      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[981]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 4.427      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[980]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[979]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[978]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[977]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[976]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[975]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[974]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[962]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[961]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[960]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[959]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[958]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[957]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 4.426      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
; 4.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[695]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 4.428      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                         ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.698 ; sys_ctrl:u1_sys_ctrl|sys_rst_nr ; sys_ctrl:u1_sys_ctrl|sys_rst_n                        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.991      ;
; 3.184 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.476      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[63]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[62]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[61]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[60]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[59]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[58]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[57]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[56]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[55]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[54]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[53]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[52]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[51]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[50]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[49]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[48]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 3.474      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[63] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 3.471      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[53] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.479      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[51] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.479      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[43] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.479      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[42] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.479      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[41]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[42]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[40]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[63]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[54]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[51]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[52]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[53]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[45]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[43]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[46]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[44]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[47]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[49]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[48]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[50]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[57]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[55]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 3.477      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[56]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[58]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[59]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[60]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[61]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.185 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[62]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 3.475      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[47]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[46]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[45]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[44]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[41]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[42]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[43]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[40]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[39]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[38]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[37]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[36]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[34]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[35]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[33]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[32]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 3.477      ;
; 3.186 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[58] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.075      ; 3.473      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[23]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[22]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[21]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[15]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[14]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[13]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[12]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[11]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[10]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[9]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[8]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[7]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[6]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[4]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[2]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[25]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[18]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[17]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[16]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[14]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[15]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[13]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[11]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[9]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[12]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[10]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[8]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[21]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[20]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[23]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[22]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[19]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 3.494      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[24]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[31]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[32]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
; 3.200 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[34]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 3.493      ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
; 3.089 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 3.497      ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.675 ; 4.895        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                     ;
; 4.675 ; 4.895        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                     ;
; 4.675 ; 4.895        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99]                                                ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] ;
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[406]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[413]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[414]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[418]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[420]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[443]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[448]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[457]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[458]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[479]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[486]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[488]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[545]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[551]                                                                                                                                    ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                     ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[406]                                                                                                                                 ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[443]                                                                                                                                 ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[495]                                                                                                                                 ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[496]                                                                                                                                 ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][100]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][102]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][121]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][406]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][409]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][413]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][414]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][418]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][420]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][423]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][443]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][448]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][457]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][458]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][479]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][486]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][488]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][496]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][498]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][545]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][551]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][100]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][121]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][406]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][408]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][409]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][413]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][414]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][418]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][420]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][423]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][443]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][457]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][458]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][479]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][486]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][488]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][498]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][532]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][545]                                               ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][546]                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[12]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[13]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[14]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[15]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[16]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[17]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[18]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[19]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[20]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[21]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[22]                                                          ;
; 19.692 ; 19.912       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[23]                                                          ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[0]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[10]                                                          ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[11]                                                          ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[1]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[2]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[3]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[4]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[5]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[6]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[7]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[8]                                                           ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[9]                                                           ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[12]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[13]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[14]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[15]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[16]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[17]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[18]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[19]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[20]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[21]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[22]                                                          ;
; 19.897 ; 20.085       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[23]                                                          ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[0]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[10]                                                          ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[11]                                                          ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[1]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[2]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[3]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[4]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[5]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[6]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[7]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[8]                                                           ;
; 19.898 ; 20.086       ; 0.188          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[9]                                                           ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[12]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[13]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[14]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[15]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[16]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[17]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[18]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[19]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[20]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[21]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[22]|clk                                                                     ;
; 19.961 ; 19.961       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[23]|clk                                                                     ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[0]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[10]|clk                                                                     ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[11]|clk                                                                     ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[1]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[2]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[3]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[4]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[5]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[6]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[7]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[8]|clk                                                                      ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[9]|clk                                                                      ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.034 ; 20.034       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.034 ; 20.034       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[12]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[13]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[14]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[15]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[16]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[17]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[18]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[19]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[20]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[21]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[22]|clk                                                                     ;
; 20.037 ; 20.037       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[23]|clk                                                                     ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[0]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[10]|clk                                                                     ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[11]|clk                                                                     ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[1]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[2]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[3]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[4]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[5]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[6]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[7]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[8]|clk                                                                      ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[9]|clk                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SYSTEM_CLK'                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+
; 19.764 ; 19.952       ; 0.188          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 19.764 ; 19.952       ; 0.188          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
; 19.826 ; 20.046       ; 0.220          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 19.826 ; 20.046       ; 0.220          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
; 19.865 ; 19.865       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.865 ; 19.865       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 19.865 ; 19.865       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.891 ; 19.891       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~input|o                                                                       ;
; 19.901 ; 19.901       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|inclk[0]                                                         ;
; 19.901 ; 19.901       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|outclk                                                           ;
; 19.904 ; 19.904       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r1|clk                                                                ;
; 19.904 ; 19.904       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r2|clk                                                                ;
; 19.924 ; 19.924       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~input|i                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~input|i                                                                       ;
; 20.075 ; 20.075       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.095 ; 20.095       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r1|clk                                                                ;
; 20.095 ; 20.095       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r2|clk                                                                ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|inclk[0]                                                         ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|outclk                                                           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~input|o                                                                       ;
; 20.133 ; 20.133       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.133 ; 20.133       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 20.133 ; 20.133       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; SYSTEM_CLK ; Rise       ; ext_clk                                                                               ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.553 ; 49.773       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1182] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1183] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1184] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1194] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1195] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1271] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1272] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1273] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1644] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1645] ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463]  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464]  ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1131] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1132] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1133] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1134] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1135] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1136] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1187] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1188] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1189] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1190] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1191] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1192] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1193] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1205] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1206] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1207] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1208] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1209] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1210] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1211] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1212] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1213] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1214] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1215] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1216] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1232] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1233] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1234] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1235] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1236] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1237] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1265] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1268] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.124 ; 2.376 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 6.069 ; 6.004 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; 7.271 ; 7.361 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 7.103 ; 7.155 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 6.990 ; 7.051 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 6.998 ; 7.037 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 7.040 ; 7.151 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 7.014 ; 7.088 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 6.931 ; 7.115 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 7.220 ; 7.130 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 7.098 ; 7.217 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 6.850 ; 6.983 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 6.971 ; 7.138 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 7.037 ; 7.070 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 7.082 ; 7.106 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 7.007 ; 7.148 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 6.913 ; 7.277 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 7.271 ; 7.354 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 6.943 ; 6.950 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 6.996 ; 7.076 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 6.916 ; 6.950 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 6.983 ; 7.057 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 7.073 ; 7.141 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 7.029 ; 7.177 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 7.096 ; 7.269 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 7.038 ; 7.168 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 7.097 ; 7.172 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 6.846 ; 6.927 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 7.159 ; 7.361 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 7.089 ; 7.323 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 6.909 ; 6.922 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 7.004 ; 7.224 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 7.026 ; 7.280 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 7.268 ; 7.192 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 7.061 ; 7.231 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; 6.968 ; 7.010 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; 6.774 ; 6.778 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; 7.026 ; 7.117 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; 7.116 ; 7.122 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.851  ; 1.778  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.228 ; -0.294 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; -5.738 ; -5.744 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; -5.872 ; -5.858 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; -5.794 ; -5.954 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; -5.815 ; -5.924 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; -5.936 ; -5.873 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; -5.830 ; -5.968 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; -5.835 ; -5.933 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; -5.856 ; -5.896 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; -5.908 ; -5.988 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; -5.740 ; -5.849 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; -5.776 ; -5.869 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; -5.799 ; -5.859 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; -5.939 ; -6.038 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; -5.857 ; -6.030 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; -5.763 ; -6.161 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; -6.003 ; -6.161 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; -5.807 ; -5.885 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; -5.847 ; -5.924 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; -5.842 ; -5.791 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; -5.815 ; -5.838 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; -5.746 ; -5.944 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; -5.797 ; -6.001 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; -5.918 ; -5.987 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; -5.778 ; -5.931 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; -5.883 ; -5.974 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; -5.738 ; -5.744 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; -5.942 ; -6.206 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; -5.787 ; -6.137 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; -5.838 ; -5.851 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; -5.845 ; -5.934 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; -5.911 ; -6.153 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; -5.897 ; -5.953 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; -5.968 ; -6.020 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; -5.918 ; -5.926 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; -5.772 ; -5.789 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; -5.982 ; -6.058 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; -6.038 ; -6.021 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 1.404  ; 1.450  ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 1.404  ; 1.450  ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.849 ; 13.591 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 4.540  ; 4.378  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 11.042 ; 11.900 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 11.042 ; 11.900 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 10.763 ; 11.720 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 12.087 ; 11.574 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 11.871 ; 11.089 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 11.629 ; 10.661 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 11.767 ; 11.146 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 11.745 ; 10.708 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 11.591 ; 10.531 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 11.769 ; 11.146 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 11.821 ; 11.043 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 11.771 ; 11.136 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 11.957 ; 11.165 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 11.506 ; 10.614 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 11.536 ; 10.501 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 11.612 ; 10.818 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 11.718 ; 10.569 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 11.953 ; 11.199 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 11.879 ; 11.134 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 11.687 ; 10.771 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 11.776 ; 11.144 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 11.710 ; 10.822 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 11.414 ; 10.477 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 11.796 ; 11.019 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 11.797 ; 11.082 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 11.782 ; 11.068 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 11.788 ; 11.116 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 11.831 ; 11.107 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 11.937 ; 11.328 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 11.729 ; 11.065 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 11.666 ; 11.017 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 12.047 ; 11.444 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 12.087 ; 11.574 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 12.045 ; 11.496 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 11.853 ; 11.400 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 11.829 ; 11.291 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 11.055 ; 11.646 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 11.442 ; 11.931 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 11.059 ; 11.756 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 0.902  ; 0.949  ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 0.902  ; 0.949  ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.502 ; 11.243 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 3.900  ; 3.740  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 9.866  ; 10.788 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 10.139 ; 10.967 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 9.866  ; 10.788 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 10.500 ; 9.597  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 10.939 ; 10.183 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 10.706 ; 9.773  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 10.839 ; 10.238 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 10.900 ; 9.887  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 10.669 ; 9.646  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 10.841 ; 10.238 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 10.890 ; 10.139 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 10.842 ; 10.228 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 11.021 ; 10.255 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 10.588 ; 9.727  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 10.617 ; 9.618  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 10.689 ; 9.923  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 10.880 ; 9.759  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 11.017 ; 10.289 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 10.946 ; 10.226 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 10.756 ; 9.872  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 10.848 ; 10.237 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 10.874 ; 10.002 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 10.500 ; 9.597  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 10.867 ; 10.116 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 10.868 ; 10.177 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 10.853 ; 10.163 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 10.859 ; 10.210 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 10.901 ; 10.201 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 11.002 ; 10.413 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 10.803 ; 10.160 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 10.742 ; 10.114 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 11.108 ; 10.525 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 11.146 ; 10.649 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 11.106 ; 10.574 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 10.922 ; 10.482 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 10.899 ; 10.377 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 10.151 ; 10.723 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 10.522 ; 10.996 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 10.155 ; 10.828 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                   ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 11.522 ; 11.044 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 11.522 ; 11.344 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 11.801 ; 11.623 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 12.077 ; 11.899 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 11.560 ; 11.044 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 11.868 ; 11.698 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 11.859 ; 11.681 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 11.758 ; 11.588 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 11.893 ; 11.723 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 11.823 ; 11.653 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 11.711 ; 11.541 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 11.800 ; 11.630 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 12.081 ; 11.911 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 11.837 ; 11.298 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 12.036 ; 11.866 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 11.796 ; 11.626 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 11.794 ; 11.641 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 12.016 ; 11.846 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 11.689 ; 11.150 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 11.887 ; 11.717 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 12.057 ; 11.887 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 12.007 ; 11.837 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 11.791 ; 11.621 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 12.005 ; 11.835 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 11.858 ; 11.688 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 11.811 ; 11.641 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 12.022 ; 11.852 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 11.748 ; 11.578 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 11.956 ; 11.786 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 11.888 ; 11.718 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 11.891 ; 11.721 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 11.781 ; 11.611 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 11.893 ; 11.723 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 7.229  ; 7.059  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 7.458  ; 7.280  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 7.728  ; 7.550  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 8.050  ; 7.872  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 8.752  ; 8.236  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 7.425  ; 7.255  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 7.784  ; 7.606  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 7.321  ; 7.151  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 7.458  ; 7.288  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 7.387  ; 7.217  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 7.274  ; 7.104  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 7.363  ; 7.193  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 7.648  ; 7.478  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 8.612  ; 8.073  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 7.601  ; 7.431  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 7.684  ; 7.514  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 7.829  ; 7.676  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 7.690  ; 7.520  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 8.840  ; 8.301  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 7.571  ; 7.401  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 7.621  ; 7.451  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 7.685  ; 7.515  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 10.780 ; 10.610 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 7.574  ; 7.404  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 7.545  ; 7.375  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 7.229  ; 7.059  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 7.449  ; 7.279  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 7.242  ; 7.072  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 7.367  ; 7.197  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 7.325  ; 7.155  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 7.513  ; 7.343  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 7.465  ; 7.295  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 10.885 ; 10.715 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 10.524    ; 10.905    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 10.727    ; 10.905    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 10.941    ; 11.119    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 11.113    ; 11.291    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 10.524    ; 11.040    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 11.178    ; 11.348    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 10.936    ; 11.114    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 11.159    ; 11.329    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 11.164    ; 11.334    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 11.008    ; 11.178    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 10.785    ; 10.955    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 10.985    ; 11.155    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 11.382    ; 11.552    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 11.061    ; 11.600    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 11.428    ; 11.598    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 11.012    ; 11.182    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 10.902    ; 11.055    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 11.240    ; 11.410    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 10.711    ; 11.250    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 11.090    ; 11.260    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 11.400    ; 11.570    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 11.150    ; 11.320    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 10.935    ; 11.105    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 11.313    ; 11.483    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 10.919    ; 11.089    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 11.039    ; 11.209    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 11.304    ; 11.474    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 11.148    ; 11.318    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 11.175    ; 11.345    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 11.226    ; 11.396    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 11.059    ; 11.229    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 10.815    ; 10.985    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 11.085    ; 11.255    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 6.560     ; 6.730     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 6.883     ; 7.061     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 7.093     ; 7.271     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 7.288     ; 7.466     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 7.867     ; 8.383     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 6.939     ; 7.109     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 7.087     ; 7.265     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 6.923     ; 7.093     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 6.936     ; 7.106     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 6.782     ; 6.952     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 6.560     ; 6.730     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 6.758     ; 6.928     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 7.157     ; 7.327     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 7.964     ; 8.503     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 7.197     ; 7.367     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 7.122     ; 7.292     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 7.211     ; 7.364     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 7.146     ; 7.316     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 8.002     ; 8.541     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 7.009     ; 7.179     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 7.171     ; 7.341     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 7.065     ; 7.235     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 9.968     ; 10.138    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 7.090     ; 7.260     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 6.847     ; 7.017     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 6.709     ; 6.879     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 6.897     ; 7.067     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 6.846     ; 7.016     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 6.837     ; 7.007     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 6.886     ; 7.056     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 6.974     ; 7.144     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 6.741     ; 6.911     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 10.134    ; 10.304    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                           ;
+-------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                  ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; 68.79 MHz   ; 68.79 MHz       ; altera_reserved_tck                                                         ;                                                               ;
; 127.05 MHz  ; 127.05 MHz      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;                                                               ;
; 327.44 MHz  ; 327.44 MHz      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 1182.03 MHz ; 250.0 MHz       ; SYSTEM_CLK                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.335  ; 0.000         ;
; n/a                                                                         ; 0.501  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.946 ; 0.000         ;
; SYSTEM_CLK                                                                  ; 39.154 ; 0.000         ;
; altera_reserved_tck                                                         ; 42.731 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; n/a                                                                         ; -3.063 ; -78.415       ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.384  ; 0.000         ;
; altera_reserved_tck                                                         ; 0.402  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.417  ; 0.000         ;
; SYSTEM_CLK                                                                  ; 0.472  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.477  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 6.550  ; 0.000         ;
; altera_reserved_tck                                                         ; 48.158 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 1.467 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 1.519 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.777 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.653  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.697 ; 0.000         ;
; SYSTEM_CLK                                                                  ; 19.772 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.337 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                           ;
+-------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.335 ; fx3_db[14] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 7.152      ;
; 0.371 ; fx3_db[6]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 7.116      ;
; 0.379 ; fx3_db[30] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.423      ; 7.103      ;
; 0.466 ; fx3_db[25] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 7.022      ;
; 0.473 ; fx3_db[0]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 7.014      ;
; 0.523 ; fx3_db[31] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.423      ; 6.959      ;
; 0.529 ; fx3_db[26] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.959      ;
; 0.531 ; fx3_db[11] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.956      ;
; 0.534 ; fx3_flagd  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.063      ; 6.551      ;
; 0.539 ; fx3_db[23] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.949      ;
; 0.546 ; fx3_db[19] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.942      ;
; 0.550 ; fx3_db[6]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[27]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.065      ; 6.537      ;
; 0.554 ; fx3_db[10] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.933      ;
; 0.569 ; fx3_db[7]  ; usb_controller:u3_usb_controller|rx_data~8                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.523      ;
; 0.574 ; fx3_db[4]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.913      ;
; 0.574 ; fx3_db[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.517      ;
; 0.583 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[52]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.066      ; 6.505      ;
; 0.584 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[42]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.064      ; 6.502      ;
; 0.585 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data~32                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.505      ;
; 0.588 ; fx3_db[1]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.899      ;
; 0.595 ; fx3_db[29] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.423      ; 6.887      ;
; 0.604 ; fx3_db[2]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.883      ;
; 0.604 ; fx3_db[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.486      ;
; 0.604 ; fx3_db[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.486      ;
; 0.614 ; fx3_db[15] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.873      ;
; 0.616 ; fx3_db[20] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.872      ;
; 0.621 ; fx3_db[12] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.866      ;
; 0.625 ; fx3_db[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.466      ;
; 0.637 ; fx3_flagd  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.052      ; 6.437      ;
; 0.639 ; fx3_db[22] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[43]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.453      ;
; 0.639 ; fx3_db[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.039      ; 6.422      ;
; 0.644 ; fx3_flagc  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.063      ; 6.441      ;
; 0.645 ; fx3_db[4]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.445      ;
; 0.647 ; fx3_flaga  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.058      ; 6.433      ;
; 0.650 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data~1                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.442      ;
; 0.660 ; fx3_db[26] ; usb_controller:u3_usb_controller|rx_data~27                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.430      ;
; 0.661 ; fx3_flaga  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.065      ; 6.426      ;
; 0.662 ; fx3_db[22] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.826      ;
; 0.664 ; fx3_db[21] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.824      ;
; 0.667 ; fx3_db[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.063      ; 6.418      ;
; 0.668 ; fx3_db[3]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.819      ;
; 0.668 ; fx3_db[27] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.423      ; 6.814      ;
; 0.672 ; fx3_db[7]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.815      ;
; 0.672 ; fx3_db[29] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[50]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.075      ; 6.425      ;
; 0.673 ; fx3_db[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.418      ;
; 0.675 ; fx3_db[13] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.812      ;
; 0.677 ; fx3_db[14] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[35]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.419      ;
; 0.679 ; fx3_db[29] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.411      ;
; 0.679 ; fx3_db[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.411      ;
; 0.681 ; fx3_flagc  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.052      ; 6.393      ;
; 0.685 ; fx3_db[16] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[37]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.411      ;
; 0.686 ; fx3_db[17] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.801      ;
; 0.686 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.067      ; 6.403      ;
; 0.689 ; fx3_db[14] ; usb_controller:u3_usb_controller|rx_data~15                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.407      ;
; 0.689 ; fx3_db[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.062      ; 6.395      ;
; 0.690 ; fx3_db[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.062      ; 6.394      ;
; 0.691 ; fx3_db[25] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[46]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.399      ;
; 0.691 ; fx3_db[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.399      ;
; 0.692 ; fx3_db[3]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[24]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.404      ;
; 0.692 ; fx3_db[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.404      ;
; 0.695 ; fx3_db[30] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[51]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.052      ; 6.379      ;
; 0.697 ; fx3_db[19] ; usb_controller:u3_usb_controller|rx_data~20                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.399      ;
; 0.697 ; fx3_db[28] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[49]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.073      ; 6.398      ;
; 0.700 ; fx3_db[6]  ; usb_controller:u3_usb_controller|rx_data~7                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.392      ;
; 0.703 ; fx3_db[13] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[34]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.393      ;
; 0.704 ; fx3_flaga  ; usb_controller:u3_usb_controller|flaga_r                                                                                 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.059      ; 6.377      ;
; 0.704 ; fx3_db[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.386      ;
; 0.708 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[21]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.054      ; 6.368      ;
; 0.711 ; fx3_db[29] ; usb_controller:u3_usb_controller|rx_data~30                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.379      ;
; 0.712 ; fx3_db[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.378      ;
; 0.713 ; fx3_db[23] ; usb_controller:u3_usb_controller|rx_data~24                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.383      ;
; 0.713 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.383      ;
; 0.714 ; fx3_db[1]  ; usb_controller:u3_usb_controller|rx_data~2                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.378      ;
; 0.714 ; fx3_db[20] ; usb_controller:u3_usb_controller|rx_data~21                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.382      ;
; 0.715 ; fx3_db[20] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[41]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.073      ; 6.380      ;
; 0.716 ; fx3_db[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.375      ;
; 0.717 ; fx3_db[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.374      ;
; 0.719 ; fx3_db[5]  ; usb_controller:u3_usb_controller|rx_data~6                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.373      ;
; 0.719 ; fx3_db[7]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[28]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.377      ;
; 0.720 ; fx3_db[16] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.767      ;
; 0.721 ; fx3_db[9]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[30]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.063      ; 6.364      ;
; 0.721 ; fx3_db[11] ; usb_controller:u3_usb_controller|rx_data~12                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.375      ;
; 0.721 ; fx3_db[26] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[47]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.062      ; 6.363      ;
; 0.727 ; fx3_db[24] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.429      ; 6.761      ;
; 0.728 ; fx3_db[30] ; usb_controller:u3_usb_controller|rx_data~31                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.362      ;
; 0.729 ; fx3_db[10] ; usb_controller:u3_usb_controller|rx_data~11                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.367      ;
; 0.729 ; fx3_db[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.362      ;
; 0.733 ; fx3_db[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.357      ;
; 0.734 ; fx3_db[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.063      ; 6.351      ;
; 0.735 ; fx3_db[18] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[39]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.075      ; 6.362      ;
; 0.736 ; fx3_db[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.064      ; 6.350      ;
; 0.737 ; fx3_db[3]  ; usb_controller:u3_usb_controller|rx_data~4                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.355      ;
; 0.737 ; fx3_db[13] ; usb_controller:u3_usb_controller|rx_data~14                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.359      ;
; 0.738 ; fx3_db[28] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.423      ; 6.744      ;
; 0.739 ; fx3_db[9]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.428      ; 6.748      ;
; 0.742 ; fx3_db[0]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.054      ; 6.334      ;
; 0.746 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data~22                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.074      ; 6.350      ;
; 0.746 ; fx3_db[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.069      ; 6.345      ;
; 0.746 ; fx3_db[5]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.070      ; 6.346      ;
; 0.747 ; fx3_db[28] ; usb_controller:u3_usb_controller|rx_data~29                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; 0.068      ; 6.343      ;
+-------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                         ;
+-------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node    ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.501 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.990     ;
; 0.512 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.979     ;
; 0.531 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.960     ;
; 0.536 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.955     ;
; 0.537 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.954     ;
; 0.553 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.938     ;
; 0.573 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.918     ;
; 0.596 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.895     ;
; 0.608 ; usb_controller:u3_usb_controller|tx_data[28]    ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.883     ;
; 0.617 ; usb_controller:u3_usb_controller|tx_data[13]    ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.869     ;
; 0.628 ; usb_controller:u3_usb_controller|tx_data[27]    ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.863     ;
; 0.629 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.862     ;
; 0.633 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.858     ;
; 0.637 ; usb_controller:u3_usb_controller|tx_data[8]     ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.849     ;
; 0.650 ; usb_controller:u3_usb_controller|tx_data[29]    ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.841     ;
; 0.650 ; usb_controller:u3_usb_controller|faddr[0]       ; fx3_a[0]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.504     ; 10.846     ;
; 0.667 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.824     ;
; 0.686 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.805     ;
; 0.686 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.805     ;
; 0.690 ; usb_controller:u3_usb_controller|tx_data[31]~en ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.508     ; 10.802     ;
; 0.695 ; usb_controller:u3_usb_controller|tx_data[14]    ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.791     ;
; 0.697 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.794     ;
; 0.706 ; usb_controller:u3_usb_controller|tx_data[0]     ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.784     ;
; 0.712 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.779     ;
; 0.714 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.777     ;
; 0.722 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.769     ;
; 0.725 ; usb_controller:u3_usb_controller|tx_data[23]    ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.760     ;
; 0.728 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.763     ;
; 0.729 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.762     ;
; 0.729 ; usb_controller:u3_usb_controller|tx_data[24]    ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.762     ;
; 0.739 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.752     ;
; 0.748 ; usb_controller:u3_usb_controller|slrd           ; fx3_slrd_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.504     ; 10.748     ;
; 0.750 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.741     ;
; 0.756 ; usb_controller:u3_usb_controller|tx_data[20]    ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.729     ;
; 0.760 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.731     ;
; 0.763 ; usb_controller:u3_usb_controller|tx_data[21]    ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.722     ;
; 0.763 ; usb_controller:u3_usb_controller|tx_data[5]     ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.727     ;
; 0.769 ; usb_controller:u3_usb_controller|tx_data[6]     ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.721     ;
; 0.770 ; usb_controller:u3_usb_controller|tx_data[2]     ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.720     ;
; 0.770 ; usb_controller:u3_usb_controller|tx_data[21]~en ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 10.725     ;
; 0.770 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.721     ;
; 0.771 ; usb_controller:u3_usb_controller|tx_data[22]    ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.714     ;
; 0.776 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.715     ;
; 0.781 ; usb_controller:u3_usb_controller|faddr[1]       ; fx3_a[1]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.504     ; 10.715     ;
; 0.789 ; usb_controller:u3_usb_controller|tx_data[15]    ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.697     ;
; 0.790 ; usb_controller:u3_usb_controller|tx_data[19]    ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.695     ;
; 0.806 ; usb_controller:u3_usb_controller|slwr           ; fx3_slwr_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.499     ; 10.695     ;
; 0.810 ; usb_controller:u3_usb_controller|tx_data[16]    ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.675     ;
; 0.811 ; usb_controller:u3_usb_controller|tx_data[30]    ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.680     ;
; 0.820 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.671     ;
; 0.827 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.664     ;
; 0.828 ; usb_controller:u3_usb_controller|tx_data[7]     ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.662     ;
; 0.830 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.661     ;
; 0.836 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.655     ;
; 0.853 ; usb_controller:u3_usb_controller|tx_data[31]    ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.638     ;
; 0.865 ; usb_controller:u3_usb_controller|tx_data[25]    ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.626     ;
; 0.886 ; usb_controller:u3_usb_controller|tx_data[11]    ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.600     ;
; 0.894 ; usb_controller:u3_usb_controller|tx_data[4]     ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.596     ;
; 0.921 ; usb_controller:u3_usb_controller|tx_data[26]    ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.570     ;
; 0.928 ; usb_controller:u3_usb_controller|tx_data[1]     ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.562     ;
; 0.942 ; usb_controller:u3_usb_controller|tx_data[10]    ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.544     ;
; 0.944 ; usb_controller:u3_usb_controller|sloe           ; fx3_sloe_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.504     ; 10.552     ;
; 0.998 ; usb_controller:u3_usb_controller|tx_data[9]     ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.488     ;
; 1.004 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.487     ;
; 1.020 ; usb_controller:u3_usb_controller|tx_data[12]    ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.514     ; 10.466     ;
; 1.022 ; usb_controller:u3_usb_controller|tx_data[3]     ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 10.468     ;
; 1.052 ; usb_controller:u3_usb_controller|tx_data[18]    ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.433     ;
; 1.063 ; usb_controller:u3_usb_controller|tx_data[17]    ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.515     ; 10.422     ;
; 1.071 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.420     ;
; 1.078 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.413     ;
; 1.202 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.509     ; 10.289     ;
; 3.080 ; usb_controller:u3_usb_controller|tx_data[17]~en ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 8.415      ;
; 3.206 ; usb_controller:u3_usb_controller|tx_data[3]~en  ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 8.284      ;
; 3.372 ; usb_controller:u3_usb_controller|tx_data[12]~en ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 8.123      ;
; 3.640 ; usb_controller:u3_usb_controller|tx_data[2]~en  ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.850      ;
; 3.833 ; usb_controller:u3_usb_controller|tx_data[15]~en ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.657      ;
; 3.901 ; usb_controller:u3_usb_controller|tx_data[5]~en  ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.589      ;
; 3.903 ; usb_controller:u3_usb_controller|tx_data[20]~en ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.592      ;
; 3.927 ; usb_controller:u3_usb_controller|tx_data[16]~en ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.568      ;
; 3.928 ; usb_controller:u3_usb_controller|tx_data[14]~en ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.562      ;
; 3.991 ; usb_controller:u3_usb_controller|tx_data[11]~en ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.504      ;
; 4.007 ; usb_controller:u3_usb_controller|tx_data[1]~en  ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.483      ;
; 4.020 ; usb_controller:u3_usb_controller|tx_data[23]~en ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.475      ;
; 4.031 ; usb_controller:u3_usb_controller|tx_data[19]~en ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.464      ;
; 4.048 ; usb_controller:u3_usb_controller|tx_data[13]~en ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.447      ;
; 4.056 ; usb_controller:u3_usb_controller|tx_data[18]~en ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.439      ;
; 4.087 ; usb_controller:u3_usb_controller|tx_data[22]~en ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.408      ;
; 4.107 ; usb_controller:u3_usb_controller|tx_data[30]~en ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.388      ;
; 4.135 ; usb_controller:u3_usb_controller|tx_data[29]~en ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.360      ;
; 4.184 ; usb_controller:u3_usb_controller|tx_data[7]~en  ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.306      ;
; 4.192 ; usb_controller:u3_usb_controller|tx_data[25]~en ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.303      ;
; 4.205 ; usb_controller:u3_usb_controller|tx_data[4]~en  ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.285      ;
; 4.240 ; usb_controller:u3_usb_controller|tx_data[8]~en  ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.250      ;
; 4.253 ; usb_controller:u3_usb_controller|tx_data[0]~en  ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.237      ;
; 4.254 ; usb_controller:u3_usb_controller|tx_data[10]~en ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.236      ;
; 4.277 ; usb_controller:u3_usb_controller|tx_data[27]~en ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.213      ;
; 4.325 ; usb_controller:u3_usb_controller|tx_data[6]~en  ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.165      ;
; 4.335 ; usb_controller:u3_usb_controller|tx_data[28]~en ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.508     ; 7.157      ;
; 4.335 ; usb_controller:u3_usb_controller|tx_data[9]~en  ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.510     ; 7.155      ;
; 4.404 ; usb_controller:u3_usb_controller|tx_data[26]~en ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; -0.505     ; 7.091      ;
+-------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 36.946 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.003      ;
; 37.021 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.928      ;
; 37.025 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.924      ;
; 37.025 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.924      ;
; 37.032 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.917      ;
; 37.068 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.881      ;
; 37.072 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.877      ;
; 37.111 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.838      ;
; 37.146 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.803      ;
; 37.147 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.802      ;
; 37.151 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.798      ;
; 37.151 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.798      ;
; 37.158 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.791      ;
; 37.158 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.791      ;
; 37.194 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.755      ;
; 37.194 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.755      ;
; 37.198 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.751      ;
; 37.233 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.716      ;
; 37.237 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.712      ;
; 37.272 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.677      ;
; 37.272 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.677      ;
; 37.273 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.676      ;
; 37.277 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.672      ;
; 37.277 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.672      ;
; 37.284 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.665      ;
; 37.284 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.665      ;
; 37.284 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.665      ;
; 37.320 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.629      ;
; 37.320 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.629      ;
; 37.320 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.629      ;
; 37.324 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.625      ;
; 37.359 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.590      ;
; 37.359 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.590      ;
; 37.363 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.586      ;
; 37.398 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.551      ;
; 37.398 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.551      ;
; 37.399 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.550      ;
; 37.403 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.546      ;
; 37.403 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.546      ;
; 37.403 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.546      ;
; 37.403 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.546      ;
; 37.410 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.539      ;
; 37.410 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.539      ;
; 37.410 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.539      ;
; 37.446 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.503      ;
; 37.446 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.503      ;
; 37.446 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.503      ;
; 37.447 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.502      ;
; 37.450 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.499      ;
; 37.485 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.464      ;
; 37.485 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.464      ;
; 37.485 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.464      ;
; 37.489 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.460      ;
; 37.524 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.425      ;
; 37.524 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.425      ;
; 37.525 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.424      ;
; 37.529 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.420      ;
; 37.529 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.420      ;
; 37.529 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.420      ;
; 37.529 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.420      ;
; 37.529 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.420      ;
; 37.529 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.420      ;
; 37.536 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.413      ;
; 37.536 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.413      ;
; 37.536 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.413      ;
; 37.572 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.377      ;
; 37.572 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.377      ;
; 37.572 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.377      ;
; 37.573 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.376      ;
; 37.573 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.376      ;
; 37.576 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.373      ;
; 37.611 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.338      ;
; 37.611 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.338      ;
; 37.611 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.338      ;
; 37.612 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.337      ;
; 37.615 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.334      ;
; 37.650 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.299      ;
; 37.650 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.299      ;
; 37.651 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.298      ;
; 37.655 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.294      ;
; 37.655 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.294      ;
; 37.655 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.294      ;
; 37.655 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.294      ;
; 37.655 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.294      ;
; 37.655 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.294      ;
; 37.656 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.293      ;
; 37.656 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.293      ;
; 37.662 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.287      ;
; 37.662 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.287      ;
; 37.662 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.287      ;
; 37.698 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.251      ;
; 37.698 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.251      ;
; 37.698 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.251      ;
; 37.698 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.251      ;
; 37.699 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.250      ;
; 37.699 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.250      ;
; 37.703 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.247      ;
; 37.737 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.212      ;
; 37.737 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.212      ;
; 37.737 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.212      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SYSTEM_CLK'                                                                                                 ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 39.154 ; sys_ctrl:u1_sys_ctrl|rst_r1 ; sys_ctrl:u1_sys_ctrl|rst_r2 ; SYSTEM_CLK   ; SYSTEM_CLK  ; 40.000       ; -0.072     ; 0.796      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 7.564      ;
; 42.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 7.303      ;
; 43.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 7.190      ;
; 43.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 6.584      ;
; 43.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 6.458      ;
; 44.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 6.166      ;
; 44.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 6.120      ;
; 44.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 6.013      ;
; 44.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.981      ;
; 44.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 5.938      ;
; 44.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.926      ;
; 44.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.782      ;
; 44.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.771      ;
; 44.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.752      ;
; 44.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.692      ;
; 44.647 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 5.660      ;
; 44.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 5.472      ;
; 44.867 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.453      ;
; 44.939 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.371      ;
; 45.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.576      ;
; 46.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.675      ;
; 46.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 3.683      ;
; 46.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 3.686      ;
; 46.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 3.629      ;
; 46.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 3.516      ;
; 46.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 3.435      ;
; 47.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 2.358      ;
; 49.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 0.941      ;
; 90.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.988      ;
; 90.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.986      ;
; 91.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[602] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.889      ;
; 91.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.874      ;
; 91.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.873      ;
; 91.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[617] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.866      ;
; 91.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.865      ;
; 91.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[601] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.850      ;
; 91.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[592] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.850      ;
; 91.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[594] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.847      ;
; 91.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[589] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.840      ;
; 91.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.835      ;
; 91.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[612] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.827      ;
; 91.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.824      ;
; 91.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 8.548      ;
; 91.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[593] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.531      ;
; 91.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[604] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.529      ;
; 91.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[605] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.529      ;
; 91.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[607] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.529      ;
; 91.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[613] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.529      ;
; 91.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[590] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.530      ;
; 91.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[595] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.530      ;
; 91.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[596] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.530      ;
; 91.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[606] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.528      ;
; 91.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[609] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.528      ;
; 91.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[598] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.529      ;
; 91.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[608] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.527      ;
; 91.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[616] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.527      ;
; 91.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[587] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.528      ;
; 91.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[597] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.528      ;
; 91.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[610] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.526      ;
; 91.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[614] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.526      ;
; 91.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[615] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.526      ;
; 91.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[588] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.527      ;
; 91.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[591] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.527      ;
; 91.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[599] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.527      ;
; 91.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[600] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.526      ;
; 91.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[635] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.517      ;
; 91.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[638] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.517      ;
; 91.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[644] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.516      ;
; 91.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[634] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.515      ;
; 91.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[637] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.514      ;
; 91.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[642] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.514      ;
; 91.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[646] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.514      ;
; 91.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[640] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.513      ;
; 91.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[645] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.513      ;
; 91.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.461      ;
; 91.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[586] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.467      ;
; 91.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.459      ;
; 91.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[360] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.423      ;
; 91.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[602] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.362      ;
; 91.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.374      ;
; 91.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.368      ;
; 91.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[603] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.347      ;
; 91.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[647] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.346      ;
; 91.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.360      ;
; 91.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[617] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 8.339      ;
; 91.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[611] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 8.338      ;
; 91.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.351      ;
; 91.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[601] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.323      ;
; 91.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[592] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.323      ;
; 91.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.338      ;
; 91.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[594] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.320      ;
; 91.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.333      ;
; 91.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[567] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 8.334      ;
; 91.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.331      ;
; 91.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.330      ;
; 91.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.329      ;
; 91.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[589] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 8.313      ;
; 91.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[298] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.326      ;
; 91.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[636] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.308      ;
; 91.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.323      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                           ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node    ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.063 ; usb_controller:u3_usb_controller|tx_data[9]~en  ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 5.867      ;
; -2.909 ; usb_controller:u3_usb_controller|tx_data[24]~en ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.021      ;
; -2.905 ; usb_controller:u3_usb_controller|tx_data[30]~en ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.030      ;
; -2.878 ; usb_controller:u3_usb_controller|tx_data[10]~en ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.052      ;
; -2.851 ; usb_controller:u3_usb_controller|tx_data[8]~en  ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.079      ;
; -2.811 ; usb_controller:u3_usb_controller|tx_data[23]~en ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.124      ;
; -2.809 ; usb_controller:u3_usb_controller|tx_data[0]~en  ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.121      ;
; -2.788 ; usb_controller:u3_usb_controller|tx_data[26]~en ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.147      ;
; -2.788 ; usb_controller:u3_usb_controller|tx_data[27]~en ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.142      ;
; -2.737 ; usb_controller:u3_usb_controller|tx_data[25]~en ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.198      ;
; -2.729 ; usb_controller:u3_usb_controller|tx_data[28]~en ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 6.203      ;
; -2.703 ; usb_controller:u3_usb_controller|tx_data[6]~en  ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.227      ;
; -2.700 ; usb_controller:u3_usb_controller|tx_data[4]~en  ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.230      ;
; -2.693 ; usb_controller:u3_usb_controller|tx_data[7]~en  ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.237      ;
; -2.656 ; usb_controller:u3_usb_controller|tx_data[29]~en ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.279      ;
; -2.649 ; usb_controller:u3_usb_controller|tx_data[18]~en ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.286      ;
; -2.642 ; usb_controller:u3_usb_controller|tx_data[5]~en  ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.288      ;
; -2.616 ; usb_controller:u3_usb_controller|tx_data[1]~en  ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.314      ;
; -2.603 ; usb_controller:u3_usb_controller|tx_data[20]~en ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.332      ;
; -2.551 ; usb_controller:u3_usb_controller|tx_data[22]~en ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.384      ;
; -2.541 ; usb_controller:u3_usb_controller|tx_data[14]~en ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.389      ;
; -2.519 ; usb_controller:u3_usb_controller|tx_data[16]~en ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.416      ;
; -2.506 ; usb_controller:u3_usb_controller|tx_data[11]~en ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.429      ;
; -2.485 ; usb_controller:u3_usb_controller|tx_data[19]~en ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.450      ;
; -2.473 ; usb_controller:u3_usb_controller|tx_data[15]~en ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.457      ;
; -2.465 ; usb_controller:u3_usb_controller|tx_data[13]~en ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 6.470      ;
; -2.461 ; usb_controller:u3_usb_controller|tx_data[2]~en  ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.469      ;
; -2.013 ; usb_controller:u3_usb_controller|tx_data[3]~en  ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 6.917      ;
; -1.918 ; usb_controller:u3_usb_controller|tx_data[12]~en ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 7.017      ;
; -1.894 ; usb_controller:u3_usb_controller|tx_data[17]~en ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 7.041      ;
; -0.349 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.583      ;
; -0.319 ; usb_controller:u3_usb_controller|tx_data[10]    ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.607      ;
; -0.314 ; usb_controller:u3_usb_controller|tx_data[12]    ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.612      ;
; -0.309 ; usb_controller:u3_usb_controller|tx_data[18]    ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.617      ;
; -0.276 ; usb_controller:u3_usb_controller|tx_data[4]     ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 8.654      ;
; -0.223 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.709      ;
; -0.201 ; usb_controller:u3_usb_controller|tx_data[9]     ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.725      ;
; -0.199 ; usb_controller:u3_usb_controller|tx_data[1]     ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 8.731      ;
; -0.169 ; usb_controller:u3_usb_controller|tx_data[3]     ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 8.761      ;
; -0.166 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.766      ;
; -0.143 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.789      ;
; -0.142 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.790      ;
; -0.073 ; usb_controller:u3_usb_controller|tx_data[15]    ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.853      ;
; -0.072 ; usb_controller:u3_usb_controller|tx_data[17]    ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.854      ;
; -0.059 ; usb_controller:u3_usb_controller|faddr[1]       ; fx3_a[1]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.064     ; 8.877      ;
; -0.056 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.876      ;
; 0.001  ; usb_controller:u3_usb_controller|tx_data[21]~en ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.065     ; 8.936      ;
; 0.003  ; usb_controller:u3_usb_controller|tx_data[11]    ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 8.929      ;
; 0.013  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.945      ;
; 0.022  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.954      ;
; 0.028  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.960      ;
; 0.038  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.970      ;
; 0.039  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.971      ;
; 0.045  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.977      ;
; 0.047  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 8.979      ;
; 0.070  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.002      ;
; 0.101  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.033      ;
; 0.109  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.041      ;
; 0.119  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.051      ;
; 0.120  ; usb_controller:u3_usb_controller|faddr[0]       ; fx3_a[0]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.064     ; 9.056      ;
; 0.156  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.088      ;
; 0.167  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.099      ;
; 0.173  ; usb_controller:u3_usb_controller|tx_data[31]~en ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.105      ;
; 0.182  ; usb_controller:u3_usb_controller|tx_data[0]     ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 9.112      ;
; 0.188  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.120      ;
; 0.190  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.122      ;
; 0.192  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.124      ;
; 0.193  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.125      ;
; 0.196  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.128      ;
; 0.198  ; usb_controller:u3_usb_controller|tx_data[5]     ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 9.128      ;
; 0.200  ; usb_controller:u3_usb_controller|tx_data[26]    ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.132      ;
; 0.205  ; usb_controller:u3_usb_controller|tx_data[19]    ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.131      ;
; 0.216  ; usb_controller:u3_usb_controller|tx_data[2]     ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 9.146      ;
; 0.221  ; usb_controller:u3_usb_controller|slwr           ; fx3_slwr_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.059     ; 9.162      ;
; 0.221  ; usb_controller:u3_usb_controller|sloe           ; fx3_sloe_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.063     ; 9.158      ;
; 0.228  ; usb_controller:u3_usb_controller|tx_data[6]     ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 9.158      ;
; 0.235  ; usb_controller:u3_usb_controller|tx_data[21]    ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.161      ;
; 0.236  ; usb_controller:u3_usb_controller|tx_data[25]    ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.168      ;
; 0.241  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.173      ;
; 0.245  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.177      ;
; 0.249  ; usb_controller:u3_usb_controller|tx_data[20]    ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.175      ;
; 0.265  ; usb_controller:u3_usb_controller|tx_data[23]    ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.191      ;
; 0.275  ; usb_controller:u3_usb_controller|tx_data[22]    ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.201      ;
; 0.300  ; usb_controller:u3_usb_controller|tx_data[14]    ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.226      ;
; 0.305  ; usb_controller:u3_usb_controller|tx_data[7]     ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.070     ; 9.235      ;
; 0.311  ; usb_controller:u3_usb_controller|tx_data[8]     ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.237      ;
; 0.314  ; usb_controller:u3_usb_controller|tx_data[16]    ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.240      ;
; 0.316  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.248      ;
; 0.325  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.257      ;
; 0.330  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.262      ;
; 0.355  ; usb_controller:u3_usb_controller|tx_data[13]    ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.074     ; 9.281      ;
; 0.374  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.306      ;
; 0.400  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.332      ;
; 0.420  ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.352      ;
; 0.485  ; usb_controller:u3_usb_controller|tx_data[31]    ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.417      ;
; 0.502  ; usb_controller:u3_usb_controller|tx_data[24]    ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.434      ;
; 0.566  ; usb_controller:u3_usb_controller|tx_data[30]    ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.498      ;
; 0.614  ; usb_controller:u3_usb_controller|slrd           ; fx3_slrd_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.063     ; 9.551      ;
; 0.617  ; usb_controller:u3_usb_controller|tx_data[27]    ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.549      ;
; 0.672  ; usb_controller:u3_usb_controller|tx_data[29]    ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; -0.068     ; 9.604      ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][576]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.425      ; 1.039      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][558]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.040      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][527]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.042      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.043      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][403]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.045      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][598]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.429      ; 1.051      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][461]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.047      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][618]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.053      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][482]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.427      ; 1.051      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][671]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.425      ; 1.051      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][449]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.054      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][396]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.052      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][584]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.058      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][499]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.053      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][655]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.053      ;
; 0.400 ; usb_controller:u3_usb_controller|sloe                                                                                                                                                                                                                                                                                                        ; usb_controller:u3_usb_controller|sloe                                                                                                                                                                                                                                                                                                          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|slwr                                                                                                                                                                                                                                                                                                        ; usb_controller:u3_usb_controller|slwr                                                                                                                                                                                                                                                                                                          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|catch                                                                                                                                                                                                                                                                                                       ; usb_controller:u3_usb_controller|catch                                                                                                                                                                                                                                                                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|state[1]                                                                                                                                                                                                                                                                                                    ; usb_controller:u3_usb_controller|state[1]                                                                                                                                                                                                                                                                                                      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|state[0]                                                                                                                                                                                                                                                                                                    ; usb_controller:u3_usb_controller|state[0]                                                                                                                                                                                                                                                                                                      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|state[2]                                                                                                                                                                                                                                                                                                    ; usb_controller:u3_usb_controller|state[2]                                                                                                                                                                                                                                                                                                      ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|num[11]                                                                                                                                                                                                                                                                                                     ; usb_controller:u3_usb_controller|num[11]                                                                                                                                                                                                                                                                                                       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; usb_controller:u3_usb_controller|num[12]                                                                                                                                                                                                                                                                                                     ; usb_controller:u3_usb_controller|num[12]                                                                                                                                                                                                                                                                                                       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][674]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.056      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][676]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.056      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][490]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.057      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][599]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.429      ; 1.062      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][492]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.062      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][620]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.064      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][630]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.064      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][660]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.058      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][685]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.059      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.059      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][478]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.065      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][494]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.061      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.062      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][437]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.063      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][596]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.429      ; 1.068      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][569]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.069      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][682]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.063      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][528]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.064      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][400]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.427      ; 1.067      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][404]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.064      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.064      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][501]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.067      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][512]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.072      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][402]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.427      ; 1.071      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.427      ; 1.071      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][309]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.068      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][445]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.070      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][617]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.076      ;
; 0.416 ; usb_controller:u3_usb_controller|timerCnt[0]                                                                                                                                                                                                                                                                                                 ; usb_controller:u3_usb_controller|timerCnt[0]                                                                                                                                                                                                                                                                                                   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.070      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                     ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.070      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][650]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.425      ; 1.074      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][440]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.074      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][355]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.081      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][520]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.080      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][446]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.076      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][462]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.077      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][544]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.081      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][451]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.082      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][669]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.083      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][681]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.078      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][303]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.079      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][450]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.082      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.422      ; 1.082      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][459]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.089      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][577]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.425      ; 1.086      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][489]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.424      ; 1.087      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][621]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.430      ; 1.093      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][651]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.094      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][666]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.094      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.423      ; 1.091      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][595]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.425      ; 1.093      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][350]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.099      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][481]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.440      ; 1.112      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][395]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.438      ; 1.110      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][665]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.428      ; 1.101      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][567]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0                                                                                                                    ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.425      ; 1.101      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.714      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:643:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:556:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:562:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|regoutff ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.715      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.718      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.728      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.730      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[784]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[783]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.742      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.742      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[785]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[792]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[791]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1054] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1053] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.742      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1303] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1302] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1537] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1536] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1542] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1541] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1581] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1580] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1734] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1733] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1828] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1827] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1929] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1928] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1995] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1994] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2002] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2001] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1453] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1452] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1471] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1470] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.742      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[741]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[740]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[775]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[774]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[781]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[780]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1018] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1017] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1036] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1035] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1096] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1095] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1153] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1152] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[865]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[864]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[880]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[879]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[895]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[894]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[900]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[899]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.417 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.685 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; led_controller:u2_led_controller|cnt[22] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.709 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; led_controller:u2_led_controller|cnt[23] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 1.005 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.008 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.008 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.008 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; led_controller:u2_led_controller|cnt[22] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.020 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.021 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.022 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.024 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.099 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.103 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.104 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.371      ;
; 1.104 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.105 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.106 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.373      ;
; 1.106 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.127 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.130 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.131 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.132 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.399      ;
; 1.132 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.134 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.134 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.402      ;
; 1.142 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.142 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.410      ;
; 1.143 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.144 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.146 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.146 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SYSTEM_CLK'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.472 ; sys_ctrl:u1_sys_ctrl|rst_r1 ; sys_ctrl:u1_sys_ctrl|rst_r2 ; SYSTEM_CLK   ; SYSTEM_CLK  ; 0.000        ; 0.072      ; 0.739      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.477 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.172     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
; 6.478 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 3.373      ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                        ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[23]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[22]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[21]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[60] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.104     ; 3.368      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[57] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.104     ; 3.368      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[47] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.104     ; 3.368      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[41] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.112     ; 3.360      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[34] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.109     ; 3.363      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.358      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.358      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.358      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.358      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.358      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.358      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.357      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[15]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[14]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[13]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[12]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[11]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[10]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[9]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[8]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[7]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[6]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[5]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[4]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[3]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[2]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[1]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[0]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[0]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[1]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[25]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[18]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[17]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[16]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[14]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[15]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[13]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[11]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[9]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[12]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[10]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[4]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[5]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[6]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[7]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[8]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[2]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[3]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[21]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[20]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[23]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[22]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[19]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.110     ; 3.362      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[24]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[31]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[32]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[34]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[33]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[39]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[28]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[29]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[30]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[27]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[36]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[37]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[38]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[35]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.550 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[26]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.361      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[31]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[30]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[29]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[28]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[27]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[26]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[25]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[24]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[20]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.109     ; 3.362      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[19]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.109     ; 3.362      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[56] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.103     ; 3.368      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[52]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.103     ; 3.368      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[35] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.103     ; 3.368      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.114     ; 3.357      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.115     ; 3.356      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
; 6.551 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.111     ; 3.360      ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 2.151      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2030] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2029] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2028] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.314      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1085] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1084] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1083] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1025] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1024] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1023] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1022] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1021] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1020] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1019] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[800]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[799]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[798]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[797]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[796]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[795]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[794]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.317      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[787]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[785]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[784]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[783]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[782]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[781]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[780]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[779]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.314      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.321      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.321      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.321      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.320      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.321      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.321      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.321      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.323      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.324      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.324      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.324      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.324      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.324      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.316      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.319      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.631 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.318      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.321      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.318      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.315      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.317      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1358] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.323      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1483] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.320      ;
; 95.632 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2083] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.304      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.731      ;
; 1.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.789      ;
; 1.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.789      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.838      ;
; 1.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.834      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.035      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 1.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.191      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[427]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.959      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[424]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[423]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[422]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.959      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[419]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[418]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.959      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[414]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[413]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[412]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.959      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[411]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.962      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[403]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 3.960      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[402]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[401]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[398]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[397]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[394]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[393]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[392]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[391]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[390]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.963      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[695]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[692]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[691]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.971      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.972      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.972      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.972      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.972      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.972      ;
; 3.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1049] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1048] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1047] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1046] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1045] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1044] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1028] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.969      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1027] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.970      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1026] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.969      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1007] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1006] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1005] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1004] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1003] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1002] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.972      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[986]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.971      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                          ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.519 ; sys_ctrl:u1_sys_ctrl|sys_rst_nr ; sys_ctrl:u1_sys_ctrl|sys_rst_n                        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 1.787      ;
; 2.861 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[58] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.117      ;
; 2.861 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[53] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 3.124      ;
; 2.861 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[51] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 3.124      ;
; 2.861 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[43] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 3.124      ;
; 2.861 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[42] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 3.124      ;
; 2.861 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.065      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[63]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[62]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[61]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[60]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[59]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[58]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[57]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[56]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[55]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[54]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[53]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[52]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[51]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[50]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[49]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[48]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[47]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[46]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[45]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[44]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[41]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[42]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[43]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[40]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[39]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[38]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[37]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[36]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[34]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[35]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[33]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[32]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.063      ; 3.120      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[63] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.059      ; 3.116      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[41]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[42]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[40]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[63]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[54]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[51]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[52]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[53]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[45]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[43]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[46]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[44]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[47]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[49]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[48]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[50]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[57]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[55]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.121      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[56]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[58]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[59]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[60]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[61]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.862 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[62]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.119      ;
; 2.873 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|sloe                 ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.130      ;
; 2.873 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|slrd                 ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.130      ;
; 2.873 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tx_data[28]~en       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.066      ; 3.134      ;
; 2.873 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tx_data[31]~en       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.066      ; 3.134      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[23]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.065      ; 3.134      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[22]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.065      ; 3.134      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[21]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.065      ; 3.134      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[60] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 3.141      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[57] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 3.141      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[56] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 3.142      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[52]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 3.142      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[47] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 3.141      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[43]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.057      ; 3.126      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[41] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.064      ; 3.133      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[35] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 3.142      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[35]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.058      ; 3.127      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[34] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.067      ; 3.136      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.131      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.060      ; 3.129      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.131      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.131      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.131      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.131      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 3.130      ;
; 2.874 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 3.131      ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
; 2.777 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 3.141      ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                       ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99]  ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                       ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[394]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[406]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[423]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[441]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[452]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[460]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[465]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[466]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[467]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[479]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[481]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[485]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[486]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[488]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[491]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[493]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[496]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[498]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[502]                                                                                      ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                       ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                       ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[406]                                                                                   ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[453]                                                                                   ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[454]                                                                                   ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                    ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][121] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][394] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][406] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][408] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][409] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][441] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][452] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][455] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][460] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][465] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][466] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][467] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][481] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][485] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][486] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][488] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][491] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][493] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][496] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][498] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]  ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]  ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][394] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][406] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][408] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][409] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][441] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][448] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][452] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][455] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][460] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][465] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][466] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][467] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][479] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][481] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][485] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][486] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][488] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][491] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][493] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][496] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][498] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][502] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]  ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][116] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][158] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][245] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][406] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][409] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][441] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][448] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][452] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][455] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][460] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][465] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][466] ;
; 4.693 ; 4.909        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][467] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[0]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[10]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[11]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[12]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[13]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[14]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[15]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[16]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[17]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[18]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[19]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[1]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[20]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[21]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[22]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[23]                                                          ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[2]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[3]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[4]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[5]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[6]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[7]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[8]                                                           ;
; 19.697 ; 19.913       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[9]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[0]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[10]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[11]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[12]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[13]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[14]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[15]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[16]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[17]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[18]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[19]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[1]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[20]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[21]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[22]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[23]                                                          ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[2]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[3]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[4]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[5]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[6]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[7]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[8]                                                           ;
; 19.898 ; 20.082       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[9]                                                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[0]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[10]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[11]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[12]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[13]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[14]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[15]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[16]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[17]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[18]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[19]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[1]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[20]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[21]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[22]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[23]|clk                                                                     ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[2]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[3]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[4]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[5]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[6]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[7]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[8]|clk                                                                      ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[9]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[0]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[10]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[11]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[12]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[13]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[14]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[15]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[16]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[17]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[18]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[19]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[1]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[20]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[21]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[22]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[23]|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[2]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[3]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[4]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[5]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[6]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[7]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[8]|clk                                                                      ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[9]|clk                                                                      ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SYSTEM_CLK'                                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+
; 19.772 ; 19.956       ; 0.184          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 19.772 ; 19.956       ; 0.184          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
; 19.824 ; 20.040       ; 0.216          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 19.824 ; 20.040       ; 0.216          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 19.866 ; 19.866       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.904 ; 19.904       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~input|o                                                                       ;
; 19.905 ; 19.905       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r1|clk                                                                ;
; 19.905 ; 19.905       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r2|clk                                                                ;
; 19.907 ; 19.907       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|inclk[0]                                                         ;
; 19.907 ; 19.907       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|outclk                                                           ;
; 19.928 ; 19.928       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~input|i                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~input|i                                                                       ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.092 ; 20.092       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|inclk[0]                                                         ;
; 20.092 ; 20.092       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|outclk                                                           ;
; 20.094 ; 20.094       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r1|clk                                                                ;
; 20.094 ; 20.094       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r2|clk                                                                ;
; 20.096 ; 20.096       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~input|o                                                                       ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 20.132 ; 20.132       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; SYSTEM_CLK ; Rise       ; ext_clk                                                                               ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.337 ; 49.567       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.338 ; 49.568       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.339 ; 49.569       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.340 ; 49.570       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.340 ; 49.570       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.340 ; 49.570       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.343 ; 49.573       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.345 ; 49.575       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.429 ; 49.645       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.473 ; 49.657       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                 ;
; 49.473 ; 49.657       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                ;
; 49.473 ; 49.657       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                    ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                    ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                    ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                    ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                    ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                    ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                     ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                     ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                     ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                     ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                     ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1037] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1038] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1039] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1040] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1041] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1042] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1043] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1469] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1470] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1471] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1472] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1473] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1474] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1475] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1476] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1484] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1485] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1486] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1487] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1488] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1489] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1490] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1491] ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                 ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                               ;
; 49.474 ; 49.658       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.198 ; 2.451 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 6.068 ; 5.982 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; 6.665 ; 6.407 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 6.527 ; 6.197 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 6.412 ; 6.099 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 6.396 ; 6.108 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 6.375 ; 6.197 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 6.426 ; 6.131 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 6.284 ; 6.157 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 6.629 ; 6.180 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 6.431 ; 6.252 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 6.219 ; 6.048 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 6.279 ; 6.192 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 6.446 ; 6.106 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 6.469 ; 6.182 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 6.379 ; 6.210 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 6.303 ; 6.325 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 6.665 ; 6.392 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 6.386 ; 6.007 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 6.315 ; 6.134 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 6.314 ; 5.998 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 6.288 ; 6.117 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 6.454 ; 6.185 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 6.384 ; 6.226 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 6.416 ; 6.294 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 6.361 ; 6.219 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 6.461 ; 6.243 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 6.273 ; 5.980 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 6.534 ; 6.407 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 6.471 ; 6.340 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 6.332 ; 5.982 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 6.303 ; 6.269 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 6.405 ; 6.321 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 6.621 ; 6.244 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 6.477 ; 6.256 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; 6.353 ; 6.064 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; 6.153 ; 5.864 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; 6.356 ; 6.174 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; 6.466 ; 6.162 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.546  ; 1.452  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.480 ; -0.587 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; -5.181 ; -4.938 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; -5.340 ; -5.031 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; -5.247 ; -5.130 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; -5.271 ; -5.094 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; -5.401 ; -5.077 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; -5.274 ; -5.140 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; -5.276 ; -5.103 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; -5.303 ; -5.079 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; -5.341 ; -5.160 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; -5.194 ; -5.041 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; -5.215 ; -5.068 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; -5.256 ; -5.039 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; -5.375 ; -5.220 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; -5.284 ; -5.201 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; -5.187 ; -5.308 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; -5.445 ; -5.315 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; -5.267 ; -5.079 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; -5.274 ; -5.105 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; -5.284 ; -4.971 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; -5.246 ; -5.031 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; -5.181 ; -5.125 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; -5.212 ; -5.187 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; -5.344 ; -5.167 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; -5.218 ; -5.114 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; -5.280 ; -5.154 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; -5.205 ; -4.938 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; -5.362 ; -5.368 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; -5.214 ; -5.303 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; -5.286 ; -5.026 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; -5.320 ; -5.118 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; -5.325 ; -5.319 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; -5.327 ; -5.128 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; -5.433 ; -5.190 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; -5.405 ; -5.103 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; -5.237 ; -4.977 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; -5.454 ; -5.229 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; -5.499 ; -5.184 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 1.384  ; 1.431  ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 1.384  ; 1.431  ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.966 ; 12.590 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 4.244  ; 4.037  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 9.937  ; 11.350 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 9.937  ; 11.350 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 9.753  ; 11.219 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 11.392 ; 10.578 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 11.294 ; 10.002 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 11.072 ; 9.605  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 11.230 ; 10.037 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 10.978 ; 9.574  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 11.106 ; 9.524  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 11.237 ; 10.018 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 11.231 ; 10.049 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 11.172 ; 10.129 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 11.363 ; 10.136 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 11.002 ; 9.602  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 11.058 ; 9.480  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 11.114 ; 9.815  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 10.980 ; 9.420  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 11.383 ; 10.181 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 11.305 ; 10.124 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 11.211 ; 9.738  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 11.190 ; 10.139 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 10.937 ; 9.674  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 10.948 ; 9.491  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 11.210 ; 10.026 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 11.244 ; 10.072 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 11.237 ; 10.057 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 11.229 ; 10.099 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 11.275 ; 10.089 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 11.271 ; 10.335 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 11.135 ; 10.059 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 11.079 ; 10.021 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 11.372 ; 10.455 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 11.392 ; 10.578 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 11.350 ; 10.513 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 11.189 ; 10.402 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 11.147 ; 10.318 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 10.043 ; 11.056 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 10.453 ; 11.252 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 10.042 ; 11.194 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 0.923  ; 0.967  ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 0.923  ; 0.967  ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.667  ; 10.288 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 3.658  ; 3.455  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 8.941  ; 10.352 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 9.120  ; 10.482 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 8.941  ; 10.352 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 10.094 ; 8.681  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 10.428 ; 9.182  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 10.215 ; 8.801  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 10.367 ; 9.216  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 10.197 ; 8.831  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 10.247 ; 8.724  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 10.374 ; 9.198  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 10.368 ; 9.228  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 10.311 ; 9.305  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 10.494 ; 9.311  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 10.147 ; 8.799  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 10.201 ; 8.681  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 10.254 ; 9.003  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 10.203 ; 8.686  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 10.513 ; 9.355  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 10.439 ; 9.300  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 10.345 ; 8.927  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 10.327 ; 9.314  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 10.161 ; 8.928  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 10.094 ; 8.691  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 10.346 ; 9.205  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 10.378 ; 9.249  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 10.372 ; 9.235  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 10.364 ; 9.275  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 10.409 ; 9.265  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 10.405 ; 9.502  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 10.274 ; 9.236  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 10.220 ; 9.200  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 10.501 ; 9.617  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 10.521 ; 9.735  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 10.480 ; 9.672  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 10.326 ; 9.566  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 10.286 ; 9.485  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 9.221  ; 10.197 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 9.614  ; 10.386 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 9.221  ; 10.331 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                   ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 10.798 ; 10.274 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 10.922 ; 10.737 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 11.164 ; 10.979 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 11.464 ; 11.279 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 10.798 ; 10.274 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 11.303 ; 11.137 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 11.271 ; 11.086 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 11.180 ; 11.014 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 11.314 ; 11.148 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 11.261 ; 11.095 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 11.173 ; 11.007 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 11.250 ; 11.084 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 11.499 ; 11.333 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 10.996 ; 10.443 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 11.447 ; 11.281 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 11.240 ; 11.074 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 11.224 ; 11.074 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 11.469 ; 11.303 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 10.929 ; 10.376 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 11.333 ; 11.167 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 11.463 ; 11.297 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 11.488 ; 11.322 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 11.278 ; 11.112 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 11.404 ; 11.238 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 11.367 ; 11.201 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 11.230 ; 11.064 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 11.427 ; 11.261 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 11.170 ; 11.004 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 11.371 ; 11.205 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 11.288 ; 11.122 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 11.314 ; 11.148 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 11.286 ; 11.120 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 11.310 ; 11.144 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                           ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 6.834  ; 6.668  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 7.035  ; 6.850  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 7.271  ; 7.086  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 7.624  ; 7.439  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 8.113  ; 7.589  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 7.036  ; 6.870  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 7.373  ; 7.188  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 6.920  ; 6.754  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 7.055  ; 6.889  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 7.002  ; 6.836  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 6.910  ; 6.744  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 6.988  ; 6.822  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 7.241  ; 7.075  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 7.911  ; 7.358  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 7.186  ; 7.020  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 7.301  ; 7.135  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 7.435  ; 7.285  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 7.302  ; 7.136  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 8.192  ; 7.639  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 7.179  ; 7.013  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 7.202  ; 7.036  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 7.325  ; 7.159  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 10.322 ; 10.156 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 7.148  ; 6.982  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 7.213  ; 7.047  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 6.834  ; 6.668  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 7.048  ; 6.882  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 6.844  ; 6.678  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 6.966  ; 6.800  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 6.910  ; 6.744  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 7.102  ; 6.936  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 7.130  ; 6.964  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 10.389 ; 10.223 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 9.361     ; 9.823     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 9.638     ; 9.823     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 9.835     ; 10.020    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 9.968     ; 10.153    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 9.361     ; 9.885     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 10.106    ; 10.272    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 9.808     ; 9.993     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 10.100    ; 10.266    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 10.102    ; 10.268    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 9.941     ; 10.107    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 9.729     ; 9.895     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 9.916     ; 10.082    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 10.301    ; 10.467    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 9.867     ; 10.420    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 10.350    ; 10.516    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 9.958     ; 10.124    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 9.830     ; 9.980     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 10.157    ; 10.323    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 9.538     ; 10.091    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 10.016    ; 10.182    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 10.328    ; 10.494    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 10.064    ; 10.230    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 9.881     ; 10.047    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 10.255    ; 10.421    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 9.843     ; 10.009    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 9.974     ; 10.140    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 10.230    ; 10.396    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 10.084    ; 10.250    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 10.102    ; 10.268    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 10.172    ; 10.338    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 10.008    ; 10.174    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 9.752     ; 9.918     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 10.028    ; 10.194    ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 5.937     ; 6.103     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 6.191     ; 6.376     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 6.384     ; 6.569     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 6.539     ; 6.724     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 6.987     ; 7.511     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 6.300     ; 6.466     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 6.358     ; 6.543     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 6.297     ; 6.463     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 6.307     ; 6.473     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 6.149     ; 6.315     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 5.937     ; 6.103     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 6.122     ; 6.288     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 6.494     ; 6.660     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 7.082     ; 7.635     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 6.535     ; 6.701     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 6.459     ; 6.625     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 6.527     ; 6.677     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 6.481     ; 6.647     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 7.106     ; 7.659     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 6.351     ; 6.517     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 6.515     ; 6.681     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 6.397     ; 6.563     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 9.001     ; 9.167     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 6.449     ; 6.615     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 6.189     ; 6.355     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 6.091     ; 6.257     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 6.263     ; 6.429     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 6.212     ; 6.378     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 6.212     ; 6.378     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 6.271     ; 6.437     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 6.344     ; 6.510     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 6.095     ; 6.261     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 9.173     ; 9.339     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 2.669  ; 0.000         ;
; n/a                                                                         ; 5.915  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.472 ; 0.000         ;
; SYSTEM_CLK                                                                  ; 39.595 ; 0.000         ;
; altera_reserved_tck                                                         ; 46.571 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; n/a                                                                         ; -6.027 ; -203.007      ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; -1.406 ; -180.885      ;
; altera_reserved_tck                                                         ; 0.186  ; 0.000         ;
; SYSTEM_CLK                                                                  ; 0.193  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.195  ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.171  ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 8.205  ; 0.000         ;
; altera_reserved_tck                                                         ; 49.242 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                         ; 0.688 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.706 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.403 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.748  ; 0.000         ;
; SYSTEM_CLK                                                                  ; 19.271 ; 0.000         ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.785 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.466 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                           ;
+-------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 2.669 ; fx3_db[25] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.291      ;
; 2.701 ; fx3_db[14] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.259      ;
; 2.722 ; fx3_db[13] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.238      ;
; 2.741 ; fx3_db[26] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.219      ;
; 2.747 ; fx3_db[29] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.071     ; 4.211      ;
; 2.760 ; fx3_db[23] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.200      ;
; 2.766 ; fx3_db[29] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[50]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.995      ;
; 2.766 ; fx3_db[29] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.250     ; 3.991      ;
; 2.767 ; fx3_db[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.250     ; 3.990      ;
; 2.778 ; fx3_db[12] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.182      ;
; 2.785 ; fx3_db[29] ; usb_controller:u3_usb_controller|rx_data~30                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.970      ;
; 2.791 ; fx3_db[13] ; usb_controller:u3_usb_controller|rx_data~14                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.969      ;
; 2.797 ; fx3_db[26] ; usb_controller:u3_usb_controller|rx_data~27                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.958      ;
; 2.797 ; fx3_db[30] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.071     ; 4.161      ;
; 2.799 ; fx3_db[22] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[43]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.250     ; 3.958      ;
; 2.811 ; fx3_db[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.256     ; 3.940      ;
; 2.811 ; fx3_db[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.943      ;
; 2.813 ; fx3_db[13] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[34]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.947      ;
; 2.813 ; fx3_db[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.256     ; 3.938      ;
; 2.813 ; fx3_db[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.941      ;
; 2.816 ; fx3_db[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.254     ; 3.937      ;
; 2.817 ; fx3_db[25] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[46]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.937      ;
; 2.818 ; fx3_db[26] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[47]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.256     ; 3.933      ;
; 2.818 ; fx3_db[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.938      ;
; 2.818 ; fx3_db[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.938      ;
; 2.819 ; fx3_db[6]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.140      ;
; 2.820 ; fx3_db[11] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.140      ;
; 2.822 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[42]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.254     ; 3.931      ;
; 2.823 ; fx3_db[12] ; usb_controller:u3_usb_controller|rx_data~13                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.937      ;
; 2.824 ; fx3_db[19] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.136      ;
; 2.825 ; fx3_db[31] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.071     ; 4.133      ;
; 2.829 ; fx3_db[25] ; usb_controller:u3_usb_controller|rx_data~26                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.926      ;
; 2.834 ; fx3_db[28] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[49]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.248     ; 3.925      ;
; 2.836 ; fx3_db[0]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.123      ;
; 2.837 ; fx3_db[22] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.123      ;
; 2.840 ; fx3_db[20] ; usb_controller:u3_usb_controller|rx_data~21                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.920      ;
; 2.843 ; fx3_db[7]  ; usb_controller:u3_usb_controller|rx_data~8                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.913      ;
; 2.848 ; fx3_db[21] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.112      ;
; 2.848 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data~32                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.907      ;
; 2.856 ; fx3_db[14] ; usb_controller:u3_usb_controller|rx_data~15                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.904      ;
; 2.858 ; fx3_flagc  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.897      ;
; 2.860 ; fx3_db[7]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.099      ;
; 2.862 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[52]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.892      ;
; 2.862 ; fx3_db[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.898      ;
; 2.863 ; fx3_db[10] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.097      ;
; 2.865 ; fx3_db[22] ; usb_controller:u3_usb_controller|rx_data~23                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.895      ;
; 2.866 ; fx3_db[19] ; usb_controller:u3_usb_controller|rx_data~20                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.894      ;
; 2.871 ; fx3_db[14] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[35]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.889      ;
; 2.871 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.890      ;
; 2.874 ; fx3_flagc  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.258     ; 3.875      ;
; 2.876 ; fx3_db[2]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.083      ;
; 2.881 ; fx3_db[20] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.079      ;
; 2.885 ; fx3_db[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.869      ;
; 2.887 ; fx3_db[7]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[28]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.874      ;
; 2.890 ; fx3_db[6]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[27]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.254     ; 3.863      ;
; 2.890 ; fx3_db[12] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[33]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.864      ;
; 2.890 ; fx3_db[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.256     ; 3.861      ;
; 2.890 ; fx3_db[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.256     ; 3.861      ;
; 2.890 ; fx3_db[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.871      ;
; 2.891 ; fx3_db[16] ; usb_controller:u3_usb_controller|rx_data~17                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.869      ;
; 2.891 ; fx3_flagd  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.258     ; 3.858      ;
; 2.892 ; fx3_db[9]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.068      ;
; 2.892 ; fx3_db[11] ; usb_controller:u3_usb_controller|rx_data~12                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.868      ;
; 2.893 ; fx3_db[4]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.066      ;
; 2.894 ; fx3_db[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.250     ; 3.863      ;
; 2.895 ; fx3_db[23] ; usb_controller:u3_usb_controller|rx_data~24                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.865      ;
; 2.896 ; fx3_db[10] ; usb_controller:u3_usb_controller|rx_data~11                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.864      ;
; 2.896 ; fx3_db[16] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[37]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.864      ;
; 2.896 ; fx3_db[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.266     ; 3.845      ;
; 2.898 ; fx3_db[9]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[30]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.256     ; 3.853      ;
; 2.898 ; fx3_db[16] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.062      ;
; 2.898 ; fx3_db[19] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[40]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.862      ;
; 2.899 ; fx3_db[11] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[32]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.862      ;
; 2.899 ; fx3_db[3]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.250     ; 3.858      ;
; 2.900 ; fx3_db[5]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[26]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.248     ; 3.859      ;
; 2.900 ; fx3_db[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.861      ;
; 2.901 ; fx3_db[23] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[44]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.860      ;
; 2.908 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data~22                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.852      ;
; 2.911 ; fx3_db[9]  ; usb_controller:u3_usb_controller|rx_data~10                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.849      ;
; 2.914 ; fx3_db[30] ; usb_controller:u3_usb_controller|rx_data~31                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.841      ;
; 2.915 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data~1                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.841      ;
; 2.916 ; fx3_db[20] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[41]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.248     ; 3.843      ;
; 2.919 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.837      ;
; 2.920 ; fx3_db[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.841      ;
; 2.923 ; fx3_db[3]  ; usb_controller:u3_usb_controller|rx_data~4                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.833      ;
; 2.925 ; fx3_db[30] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[51]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.258     ; 3.824      ;
; 2.925 ; fx3_db[4]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.250     ; 3.832      ;
; 2.926 ; fx3_db[28] ; usb_controller:u3_usb_controller|rx_data~29                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.252     ; 3.829      ;
; 2.927 ; fx3_db[1]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.032      ;
; 2.927 ; fx3_db[1]  ; usb_controller:u3_usb_controller|rx_data~2                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.251     ; 3.829      ;
; 2.927 ; fx3_db[18] ; usb_controller:u3_usb_controller|rx_data~19                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.833      ;
; 2.927 ; fx3_db[28] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.071     ; 4.031      ;
; 2.928 ; fx3_db[8]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.070     ; 4.031      ;
; 2.928 ; fx3_db[18] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.069     ; 4.032      ;
; 2.929 ; fx3_db[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.248     ; 3.830      ;
; 2.932 ; fx3_db[18] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[39]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.246     ; 3.829      ;
; 2.932 ; fx3_db[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.254     ; 3.821      ;
; 2.933 ; fx3_db[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.253     ; 3.821      ;
; 2.935 ; fx3_db[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.247     ; 3.825      ;
; 2.935 ; fx3_db[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 7.000        ; -0.254     ; 3.818      ;
+-------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                         ;
+-------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node    ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.915 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 6.090      ;
; 6.020 ; usb_controller:u3_usb_controller|tx_data[28]    ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.987      ;
; 6.055 ; usb_controller:u3_usb_controller|tx_data[29]    ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.952      ;
; 6.089 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.916      ;
; 6.115 ; usb_controller:u3_usb_controller|slrd           ; fx3_slrd_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.010      ; 5.895      ;
; 6.124 ; usb_controller:u3_usb_controller|tx_data[27]    ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.883      ;
; 6.167 ; usb_controller:u3_usb_controller|tx_data[30]    ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.840      ;
; 6.187 ; usb_controller:u3_usb_controller|tx_data[31]    ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.820      ;
; 6.191 ; usb_controller:u3_usb_controller|tx_data[24]    ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.816      ;
; 6.230 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.775      ;
; 6.302 ; usb_controller:u3_usb_controller|tx_data[17]    ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.700      ;
; 6.313 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.692      ;
; 6.318 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.687      ;
; 6.361 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.644      ;
; 6.361 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.644      ;
; 6.364 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.641      ;
; 6.367 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.638      ;
; 6.372 ; usb_controller:u3_usb_controller|tx_data[3]     ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.634      ;
; 6.400 ; usb_controller:u3_usb_controller|tx_data[16]    ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.602      ;
; 6.409 ; usb_controller:u3_usb_controller|tx_data[13]    ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.593      ;
; 6.417 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.588      ;
; 6.423 ; usb_controller:u3_usb_controller|tx_data[7]     ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.583      ;
; 6.423 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.582      ;
; 6.424 ; usb_controller:u3_usb_controller|tx_data[12]    ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.578      ;
; 6.427 ; usb_controller:u3_usb_controller|tx_data[8]     ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.575      ;
; 6.432 ; usb_controller:u3_usb_controller|tx_data[22]    ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.570      ;
; 6.438 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.567      ;
; 6.439 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.566      ;
; 6.442 ; usb_controller:u3_usb_controller|tx_data[14]    ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.560      ;
; 6.450 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.555      ;
; 6.455 ; usb_controller:u3_usb_controller|tx_data[23]    ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.547      ;
; 6.455 ; usb_controller:u3_usb_controller|tx_data[25]    ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.552      ;
; 6.456 ; usb_controller:u3_usb_controller|tx_data[20]    ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.546      ;
; 6.458 ; usb_controller:u3_usb_controller|tx_data[21]    ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.544      ;
; 6.459 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.546      ;
; 6.462 ; usb_controller:u3_usb_controller|tx_data[31]~en ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.544      ;
; 6.466 ; usb_controller:u3_usb_controller|slwr           ; fx3_slwr_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.012      ; 5.546      ;
; 6.473 ; usb_controller:u3_usb_controller|tx_data[19]    ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.529      ;
; 6.479 ; usb_controller:u3_usb_controller|tx_data[6]     ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.527      ;
; 6.480 ; usb_controller:u3_usb_controller|tx_data[2]     ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.526      ;
; 6.481 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.524      ;
; 6.483 ; usb_controller:u3_usb_controller|tx_data[0]     ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.523      ;
; 6.483 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.522      ;
; 6.489 ; usb_controller:u3_usb_controller|sloe           ; fx3_sloe_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.010      ; 5.521      ;
; 6.492 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.513      ;
; 6.493 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.512      ;
; 6.498 ; usb_controller:u3_usb_controller|tx_data[5]     ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.508      ;
; 6.503 ; usb_controller:u3_usb_controller|tx_data[26]    ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.007      ; 5.504      ;
; 6.526 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.479      ;
; 6.527 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.478      ;
; 6.531 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.474      ;
; 6.544 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.461      ;
; 6.552 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.453      ;
; 6.554 ; usb_controller:u3_usb_controller|faddr[0]       ; fx3_a[0]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.452      ;
; 6.561 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.444      ;
; 6.564 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.441      ;
; 6.564 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.441      ;
; 6.583 ; usb_controller:u3_usb_controller|tx_data[21]~en ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 5.425      ;
; 6.603 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.402      ;
; 6.620 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.385      ;
; 6.627 ; usb_controller:u3_usb_controller|tx_data[11]    ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.375      ;
; 6.661 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.344      ;
; 6.676 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.329      ;
; 6.680 ; usb_controller:u3_usb_controller|faddr[1]       ; fx3_a[1]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.326      ;
; 6.701 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.005      ; 5.304      ;
; 6.701 ; usb_controller:u3_usb_controller|tx_data[15]    ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.301      ;
; 6.751 ; usb_controller:u3_usb_controller|tx_data[1]     ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.255      ;
; 6.771 ; usb_controller:u3_usb_controller|tx_data[9]     ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.231      ;
; 6.824 ; usb_controller:u3_usb_controller|tx_data[4]     ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 5.182      ;
; 6.836 ; usb_controller:u3_usb_controller|tx_data[18]    ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.166      ;
; 6.844 ; usb_controller:u3_usb_controller|tx_data[10]    ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.002      ; 5.158      ;
; 7.081 ; usb_controller:u3_usb_controller|tx_data[17]~en ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 4.927      ;
; 7.085 ; usb_controller:u3_usb_controller|tx_data[12]~en ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 4.923      ;
; 7.210 ; usb_controller:u3_usb_controller|tx_data[3]~en  ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 4.794      ;
; 8.028 ; usb_controller:u3_usb_controller|tx_data[19]~en ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.980      ;
; 8.034 ; usb_controller:u3_usb_controller|tx_data[13]~en ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.974      ;
; 8.061 ; usb_controller:u3_usb_controller|tx_data[2]~en  ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.943      ;
; 8.065 ; usb_controller:u3_usb_controller|tx_data[16]~en ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.943      ;
; 8.072 ; usb_controller:u3_usb_controller|tx_data[22]~en ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.936      ;
; 8.074 ; usb_controller:u3_usb_controller|tx_data[11]~en ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.934      ;
; 8.075 ; usb_controller:u3_usb_controller|tx_data[14]~en ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.929      ;
; 8.087 ; usb_controller:u3_usb_controller|tx_data[15]~en ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.917      ;
; 8.112 ; usb_controller:u3_usb_controller|tx_data[1]~en  ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.892      ;
; 8.135 ; usb_controller:u3_usb_controller|tx_data[20]~en ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.873      ;
; 8.151 ; usb_controller:u3_usb_controller|tx_data[5]~en  ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.853      ;
; 8.156 ; usb_controller:u3_usb_controller|tx_data[29]~en ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.852      ;
; 8.163 ; usb_controller:u3_usb_controller|tx_data[6]~en  ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.841      ;
; 8.168 ; usb_controller:u3_usb_controller|tx_data[18]~en ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.840      ;
; 8.169 ; usb_controller:u3_usb_controller|tx_data[7]~en  ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.835      ;
; 8.179 ; usb_controller:u3_usb_controller|tx_data[28]~en ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.006      ; 3.827      ;
; 8.182 ; usb_controller:u3_usb_controller|tx_data[4]~en  ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.822      ;
; 8.197 ; usb_controller:u3_usb_controller|tx_data[25]~en ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.811      ;
; 8.232 ; usb_controller:u3_usb_controller|tx_data[27]~en ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.772      ;
; 8.250 ; usb_controller:u3_usb_controller|tx_data[0]~en  ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.754      ;
; 8.257 ; usb_controller:u3_usb_controller|tx_data[26]~en ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.751      ;
; 8.259 ; usb_controller:u3_usb_controller|tx_data[23]~en ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.749      ;
; 8.296 ; usb_controller:u3_usb_controller|tx_data[8]~en  ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.708      ;
; 8.302 ; usb_controller:u3_usb_controller|tx_data[10]~en ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.702      ;
; 8.314 ; usb_controller:u3_usb_controller|tx_data[24]~en ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.004      ; 3.690      ;
; 8.322 ; usb_controller:u3_usb_controller|tx_data[30]~en ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 12.000       ; 0.008      ; 3.686      ;
+-------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 38.472 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.499      ;
; 38.515 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.456      ;
; 38.517 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.454      ;
; 38.536 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.435      ;
; 38.536 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.435      ;
; 38.540 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.431      ;
; 38.545 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.426      ;
; 38.546 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.425      ;
; 38.583 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.388      ;
; 38.583 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.388      ;
; 38.585 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.386      ;
; 38.600 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.371      ;
; 38.604 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.367      ;
; 38.604 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.367      ;
; 38.604 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.367      ;
; 38.608 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.363      ;
; 38.613 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.358      ;
; 38.614 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.357      ;
; 38.614 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.357      ;
; 38.651 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.320      ;
; 38.651 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.320      ;
; 38.652 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.319      ;
; 38.653 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.318      ;
; 38.668 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.303      ;
; 38.668 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.303      ;
; 38.672 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.299      ;
; 38.672 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.299      ;
; 38.672 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.299      ;
; 38.672 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.299      ;
; 38.676 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.295      ;
; 38.681 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.290      ;
; 38.681 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.290      ;
; 38.682 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.289      ;
; 38.682 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.289      ;
; 38.719 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.252      ;
; 38.719 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.252      ;
; 38.720 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.251      ;
; 38.721 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.250      ;
; 38.721 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.250      ;
; 38.736 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.235      ;
; 38.736 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.235      ;
; 38.736 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.235      ;
; 38.740 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.231      ;
; 38.740 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.231      ;
; 38.740 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.231      ;
; 38.740 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.231      ;
; 38.740 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.231      ;
; 38.744 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.227      ;
; 38.749 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.222      ;
; 38.749 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.222      ;
; 38.749 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.222      ;
; 38.750 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.221      ;
; 38.750 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.221      ;
; 38.787 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.184      ;
; 38.787 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.184      ;
; 38.788 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.183      ;
; 38.788 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.183      ;
; 38.789 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.182      ;
; 38.789 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.182      ;
; 38.804 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.167      ;
; 38.804 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.167      ;
; 38.804 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.167      ;
; 38.804 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.167      ;
; 38.808 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.163      ;
; 38.808 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.163      ;
; 38.808 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.163      ;
; 38.808 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.163      ;
; 38.808 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.163      ;
; 38.808 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.163      ;
; 38.812 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.159      ;
; 38.817 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.154      ;
; 38.817 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.154      ;
; 38.817 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.154      ;
; 38.818 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.153      ;
; 38.818 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.153      ;
; 38.818 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.153      ;
; 38.855 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.116      ;
; 38.855 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.116      ;
; 38.856 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.115      ;
; 38.856 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.115      ;
; 38.857 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.114      ;
; 38.857 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.114      ;
; 38.857 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.114      ;
; 38.872 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.099      ;
; 38.872 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.099      ;
; 38.872 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.099      ;
; 38.872 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.099      ;
; 38.872 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.099      ;
; 38.875 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.096      ;
; 38.876 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.095      ;
; 38.876 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.095      ;
; 38.876 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.095      ;
; 38.876 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.095      ;
; 38.876 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.095      ;
; 38.876 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.095      ;
; 38.881 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.091      ;
; 38.885 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.086      ;
; 38.885 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.086      ;
; 38.885 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.086      ;
; 38.886 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.085      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SYSTEM_CLK'                                                                                                 ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 39.595 ; sys_ctrl:u1_sys_ctrl|rst_r1 ; sys_ctrl:u1_sys_ctrl|rst_r2 ; SYSTEM_CLK   ; SYSTEM_CLK  ; 40.000       ; -0.038     ; 0.374      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.695      ;
; 46.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.589      ;
; 46.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.470      ;
; 47.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.205      ;
; 47.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.148      ;
; 47.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.977      ;
; 47.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.974      ;
; 47.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.929      ;
; 47.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.896      ;
; 47.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.861      ;
; 47.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.837      ;
; 47.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.812      ;
; 47.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.800      ;
; 47.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.781      ;
; 47.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.770      ;
; 47.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.713      ;
; 47.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.708      ;
; 47.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.653      ;
; 47.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.589      ;
; 48.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.238      ;
; 48.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.719      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.703      ;
; 48.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.648      ;
; 48.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.643      ;
; 48.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.634      ;
; 48.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.616      ;
; 49.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.146      ;
; 49.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.421      ;
; 95.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[639]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.342      ;
; 95.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[641]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.339      ;
; 95.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[589]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.337      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[602]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.334      ;
; 95.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[612]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.326      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[601]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.326      ;
; 95.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[592]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.325      ;
; 95.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[643]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.322      ;
; 95.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[594]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.322      ;
; 95.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[603]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.318      ;
; 95.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[647]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.316      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[636]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.312      ;
; 95.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[617]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.295      ;
; 95.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[611]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.294      ;
; 95.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[593]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.165      ;
; 95.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[596]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.165      ;
; 95.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[590]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.164      ;
; 95.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[595]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.164      ;
; 95.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[598]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.163      ;
; 95.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[587]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.162      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[597]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.161      ;
; 95.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[599]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.161      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[588]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.160      ;
; 95.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[591]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.160      ;
; 95.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[600]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 4.159      ;
; 95.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[635]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.153      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[638]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.152      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[644]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.152      ;
; 95.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[634]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.150      ;
; 95.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[637]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.149      ;
; 95.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[642]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.149      ;
; 95.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[646]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.149      ;
; 95.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[640]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.148      ;
; 95.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[645]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.147      ;
; 95.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[604]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.134      ;
; 95.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[605]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.134      ;
; 95.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[607]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.134      ;
; 95.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[613]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.134      ;
; 95.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[606]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.133      ;
; 95.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[609]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.133      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[608]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.132      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[615]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.132      ;
; 95.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[616]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.132      ;
; 95.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[610]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.131      ;
; 95.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[614]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.131      ;
; 95.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[360]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.113      ;
; 95.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[586]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.097      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.086      ;
; 95.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.083      ;
; 95.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[639]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.057      ;
; 95.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[641]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.054      ;
; 95.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[589]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.052      ;
; 95.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[602]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.049      ;
; 95.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[612]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.041      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[601]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.041      ;
; 95.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[592]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.040      ;
; 95.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[643]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.037      ;
; 95.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[594]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.037      ;
; 95.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[603]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.033      ;
; 95.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1067] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.045      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
; 95.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.041      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                           ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node    ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.027 ; usb_controller:u3_usb_controller|tx_data[9]~en  ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.222      ;
; -5.959 ; usb_controller:u3_usb_controller|tx_data[24]~en ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.290      ;
; -5.948 ; usb_controller:u3_usb_controller|tx_data[26]~en ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.306      ;
; -5.941 ; usb_controller:u3_usb_controller|tx_data[10]~en ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.308      ;
; -5.933 ; usb_controller:u3_usb_controller|tx_data[30]~en ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.321      ;
; -5.927 ; usb_controller:u3_usb_controller|tx_data[8]~en  ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.322      ;
; -5.905 ; usb_controller:u3_usb_controller|tx_data[0]~en  ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.344      ;
; -5.890 ; usb_controller:u3_usb_controller|tx_data[23]~en ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.364      ;
; -5.878 ; usb_controller:u3_usb_controller|tx_data[27]~en ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.371      ;
; -5.869 ; usb_controller:u3_usb_controller|tx_data[6]~en  ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.380      ;
; -5.866 ; usb_controller:u3_usb_controller|tx_data[28]~en ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 3.385      ;
; -5.860 ; usb_controller:u3_usb_controller|tx_data[25]~en ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.394      ;
; -5.853 ; usb_controller:u3_usb_controller|tx_data[4]~en  ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.396      ;
; -5.840 ; usb_controller:u3_usb_controller|tx_data[18]~en ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.414      ;
; -5.838 ; usb_controller:u3_usb_controller|tx_data[7]~en  ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.411      ;
; -5.828 ; usb_controller:u3_usb_controller|tx_data[29]~en ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.426      ;
; -5.813 ; usb_controller:u3_usb_controller|tx_data[5]~en  ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.436      ;
; -5.799 ; usb_controller:u3_usb_controller|tx_data[20]~en ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.455      ;
; -5.792 ; usb_controller:u3_usb_controller|tx_data[1]~en  ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.457      ;
; -5.773 ; usb_controller:u3_usb_controller|tx_data[11]~en ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.481      ;
; -5.769 ; usb_controller:u3_usb_controller|tx_data[22]~en ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.485      ;
; -5.762 ; usb_controller:u3_usb_controller|tx_data[14]~en ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.487      ;
; -5.754 ; usb_controller:u3_usb_controller|tx_data[16]~en ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.500      ;
; -5.749 ; usb_controller:u3_usb_controller|tx_data[15]~en ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.500      ;
; -5.746 ; usb_controller:u3_usb_controller|tx_data[13]~en ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.508      ;
; -5.733 ; usb_controller:u3_usb_controller|tx_data[19]~en ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 3.521      ;
; -5.728 ; usb_controller:u3_usb_controller|tx_data[2]~en  ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 3.521      ;
; -5.001 ; usb_controller:u3_usb_controller|tx_data[3]~en  ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.249      ; 4.248      ;
; -4.961 ; usb_controller:u3_usb_controller|tx_data[12]~en ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 4.293      ;
; -4.939 ; usb_controller:u3_usb_controller|tx_data[17]~en ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 4.315      ;
; -4.602 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.648      ;
; -4.584 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.666      ;
; -4.577 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.673      ;
; -4.557 ; usb_controller:u3_usb_controller|tx_data[18]    ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.690      ;
; -4.540 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.710      ;
; -4.538 ; usb_controller:u3_usb_controller|tx_data[10]    ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.709      ;
; -4.521 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.729      ;
; -4.520 ; usb_controller:u3_usb_controller|tx_data[4]     ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.731      ;
; -4.509 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.741      ;
; -4.506 ; usb_controller:u3_usb_controller|tx_data[21]~en ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.254      ; 4.748      ;
; -4.500 ; usb_controller:u3_usb_controller|tx_data[9]     ; fx3_db[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.747      ;
; -4.498 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.752      ;
; -4.494 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.756      ;
; -4.491 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.759      ;
; -4.488 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.762      ;
; -4.479 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.771      ;
; -4.474 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.776      ;
; -4.471 ; usb_controller:u3_usb_controller|tx_data[15]    ; fx3_db[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.776      ;
; -4.469 ; usb_controller:u3_usb_controller|tx_data[1]     ; fx3_db[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.782      ;
; -4.468 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.782      ;
; -4.448 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.802      ;
; -4.447 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.803      ;
; -4.447 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.803      ;
; -4.445 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.805      ;
; -4.443 ; usb_controller:u3_usb_controller|faddr[1]       ; fx3_a[1]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.808      ;
; -4.429 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.821      ;
; -4.424 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.826      ;
; -4.424 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.826      ;
; -4.414 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.836      ;
; -4.412 ; usb_controller:u3_usb_controller|tx_data[11]    ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.835      ;
; -4.408 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.842      ;
; -4.401 ; usb_controller:u3_usb_controller|tx_data[31]~en ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.850      ;
; -4.396 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.854      ;
; -4.367 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.883      ;
; -4.362 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.888      ;
; -4.358 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.892      ;
; -4.354 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.896      ;
; -4.352 ; usb_controller:u3_usb_controller|faddr[0]       ; fx3_a[0]   ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.899      ;
; -4.335 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.915      ;
; -4.323 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 4.927      ;
; -4.316 ; usb_controller:u3_usb_controller|tx_data[5]     ; fx3_db[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.935      ;
; -4.314 ; usb_controller:u3_usb_controller|tx_data[26]    ; fx3_db[26] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 4.938      ;
; -4.306 ; usb_controller:u3_usb_controller|tx_data[2]     ; fx3_db[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.945      ;
; -4.301 ; usb_controller:u3_usb_controller|sloe           ; fx3_sloe_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.255      ; 4.954      ;
; -4.298 ; usb_controller:u3_usb_controller|tx_data[0]     ; fx3_db[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.953      ;
; -4.273 ; usb_controller:u3_usb_controller|tx_data[25]    ; fx3_db[25] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 4.979      ;
; -4.266 ; usb_controller:u3_usb_controller|tx_data[21]    ; fx3_db[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.981      ;
; -4.264 ; usb_controller:u3_usb_controller|tx_data[19]    ; fx3_db[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.983      ;
; -4.263 ; usb_controller:u3_usb_controller|slwr           ; fx3_slwr_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.257      ; 4.994      ;
; -4.263 ; usb_controller:u3_usb_controller|tx_data[6]     ; fx3_db[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 4.988      ;
; -4.262 ; usb_controller:u3_usb_controller|tx_data[23]    ; fx3_db[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.985      ;
; -4.260 ; usb_controller:u3_usb_controller|tx_data[22]    ; fx3_db[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.987      ;
; -4.258 ; usb_controller:u3_usb_controller|tx_data[20]    ; fx3_db[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.989      ;
; -4.251 ; usb_controller:u3_usb_controller|tx_data[8]     ; fx3_db[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.996      ;
; -4.250 ; usb_controller:u3_usb_controller|tx_data[14]    ; fx3_db[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 4.997      ;
; -4.238 ; usb_controller:u3_usb_controller|tx_data[7]     ; fx3_db[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 5.013      ;
; -4.222 ; usb_controller:u3_usb_controller|tx_data[13]    ; fx3_db[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 5.025      ;
; -4.221 ; usb_controller:u3_usb_controller|tx_data[16]    ; fx3_db[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 5.026      ;
; -4.184 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 5.066      ;
; -4.113 ; usb_controller:u3_usb_controller|tx_data[31]    ; fx3_db[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 5.139      ;
; -4.111 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 5.139      ;
; -4.109 ; usb_controller:u3_usb_controller|tx_data[30]    ; fx3_db[30] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 5.143      ;
; -4.100 ; usb_controller:u3_usb_controller|tx_data[24]    ; fx3_db[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 5.152      ;
; -4.055 ; usb_controller:u3_usb_controller|tx_data[27]    ; fx3_db[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 5.197      ;
; -4.047 ; usb_controller:u3_usb_controller|slrd           ; fx3_slrd_n ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.255      ; 5.208      ;
; -4.008 ; usb_controller:u3_usb_controller|usb_dir        ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.250      ; 5.242      ;
; -4.005 ; usb_controller:u3_usb_controller|tx_data[29]    ; fx3_db[29] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 5.247      ;
; -3.969 ; usb_controller:u3_usb_controller|tx_data[28]    ; fx3_db[28] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.252      ; 5.283      ;
; -3.857 ; usb_controller:u3_usb_controller|tx_data[12]    ; fx3_db[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.247      ; 5.390      ;
; -3.787 ; usb_controller:u3_usb_controller|tx_data[3]     ; fx3_db[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; n/a         ; 9.000        ; 0.251      ; 5.464      ;
+--------+-------------------------------------------------+------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                             ;
+--------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                                                                  ; Launch Clock ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -1.406 ; fx3_db[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.673      ;
; -1.405 ; fx3_flagb  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.004     ; 2.675      ;
; -1.402 ; fx3_flagb  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.676      ;
; -1.389 ; fx3_flagb  ; usb_controller:u3_usb_controller|flagb_r                                                                                 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.012     ; 2.683      ;
; -1.364 ; fx3_db[15] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.714      ;
; -1.362 ; fx3_db[24] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[45]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.716      ;
; -1.362 ; fx3_db[15] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.716      ;
; -1.358 ; fx3_db[17] ; usb_controller:u3_usb_controller|rx_data~18                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.724      ;
; -1.353 ; fx3_db[24] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.729      ;
; -1.350 ; fx3_db[24] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.183      ; 2.937      ;
; -1.345 ; fx3_db[24] ; usb_controller:u3_usb_controller|rx_data~25                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.007     ; 2.732      ;
; -1.343 ; fx3_flaga  ; usb_controller:u3_usb_controller|flaga_r                                                                                 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.012     ; 2.729      ;
; -1.340 ; fx3_db[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.017     ; 2.727      ;
; -1.339 ; fx3_db[17] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[38]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.744      ;
; -1.339 ; fx3_db[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.008     ; 2.737      ;
; -1.338 ; fx3_db[0]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.011     ; 2.735      ;
; -1.336 ; fx3_db[15] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[36]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.742      ;
; -1.335 ; fx3_flaga  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.013     ; 2.736      ;
; -1.334 ; fx3_db[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.004     ; 2.746      ;
; -1.333 ; fx3_db[10] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[31]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.746      ;
; -1.333 ; fx3_db[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.750      ;
; -1.333 ; fx3_db[10] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.746      ;
; -1.330 ; fx3_db[8]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[29]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.753      ;
; -1.330 ; fx3_db[8]  ; usb_controller:u3_usb_controller|rx_data~9                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.752      ;
; -1.328 ; fx3_db[27] ; usb_controller:u3_usb_controller|rx_data~28                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.007     ; 2.749      ;
; -1.324 ; fx3_db[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.754      ;
; -1.322 ; fx3_db[3]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.182      ; 2.964      ;
; -1.321 ; fx3_db[17] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.183      ; 2.966      ;
; -1.319 ; fx3_flaga  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.760      ;
; -1.317 ; fx3_db[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.762      ;
; -1.316 ; fx3_db[3]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[24]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.766      ;
; -1.316 ; fx3_db[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.766      ;
; -1.314 ; fx3_db[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.008     ; 2.762      ;
; -1.314 ; fx3_db[1]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.009     ; 2.761      ;
; -1.313 ; fx3_db[5]  ; usb_controller:u3_usb_controller|rx_data~6                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.765      ;
; -1.313 ; fx3_db[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.000      ; 2.771      ;
; -1.311 ; fx3_db[1]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[22]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.771      ;
; -1.309 ; fx3_db[5]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.182      ; 2.977      ;
; -1.306 ; fx3_db[9]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.013     ; 2.765      ;
; -1.306 ; fx3_db[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.027     ; 2.751      ;
; -1.306 ; fx3_db[0]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.018     ; 2.760      ;
; -1.305 ; fx3_db[2]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[23]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.774      ;
; -1.305 ; fx3_db[4]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[25]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.774      ;
; -1.305 ; fx3_db[4]  ; usb_controller:u3_usb_controller|rx_data~5                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.773      ;
; -1.305 ; fx3_db[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.778      ;
; -1.305 ; fx3_db[16] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.021     ; 2.758      ;
; -1.304 ; fx3_db[6]  ; usb_controller:u3_usb_controller|rx_data~7                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.774      ;
; -1.304 ; fx3_db[5]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.004     ; 2.776      ;
; -1.303 ; fx3_db[15] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.183      ; 2.984      ;
; -1.302 ; fx3_db[15] ; usb_controller:u3_usb_controller|rx_data~16                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.780      ;
; -1.300 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[21]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.018     ; 2.766      ;
; -1.300 ; fx3_db[2]  ; usb_controller:u3_usb_controller|rx_data~3                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.778      ;
; -1.300 ; fx3_db[8]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.778      ;
; -1.300 ; fx3_db[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.782      ;
; -1.298 ; fx3_db[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.009     ; 2.777      ;
; -1.295 ; fx3_flagd  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.007     ; 2.782      ;
; -1.294 ; fx3_db[5]  ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[26]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.788      ;
; -1.293 ; fx3_db[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.789      ;
; -1.291 ; fx3_db[27] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[48]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.007     ; 2.786      ;
; -1.291 ; fx3_db[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.007     ; 2.786      ;
; -1.290 ; fx3_db[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.792      ;
; -1.290 ; fx3_db[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.000      ; 2.794      ;
; -1.289 ; fx3_db[1]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.011     ; 2.784      ;
; -1.287 ; fx3_db[8]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.182      ; 2.999      ;
; -1.287 ; fx3_db[27] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.181      ; 2.998      ;
; -1.286 ; fx3_db[12] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.792      ;
; -1.283 ; fx3_db[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.795      ;
; -1.281 ; fx3_db[9]  ; usb_controller:u3_usb_controller|rx_data~10                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.801      ;
; -1.281 ; fx3_db[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.797      ;
; -1.281 ; fx3_db[30] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.013     ; 2.790      ;
; -1.280 ; fx3_db[4]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.799      ;
; -1.280 ; fx3_db[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.803      ;
; -1.276 ; fx3_db[2]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.182      ; 3.010      ;
; -1.276 ; fx3_db[9]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.183      ; 3.011      ;
; -1.276 ; fx3_db[28] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.181      ; 3.009      ;
; -1.275 ; fx3_db[1]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.182      ; 3.011      ;
; -1.275 ; fx3_db[0]  ; usb_controller:u3_usb_controller|rx_data~1                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.803      ;
; -1.275 ; fx3_db[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.008     ; 2.801      ;
; -1.275 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.803      ;
; -1.275 ; fx3_db[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.003     ; 2.806      ;
; -1.272 ; fx3_db[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.003     ; 2.809      ;
; -1.271 ; fx3_db[22] ; usb_controller:u3_usb_controller|rx_data~23                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.811      ;
; -1.270 ; fx3_db[23] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[44]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.000      ; 2.814      ;
; -1.270 ; fx3_db[16] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.812      ;
; -1.269 ; fx3_db[1]  ; usb_controller:u3_usb_controller|rx_data~2                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.809      ;
; -1.269 ; fx3_db[16] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.183      ; 3.018      ;
; -1.269 ; fx3_db[18] ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0 ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.183      ; 3.018      ;
; -1.268 ; fx3_db[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.004     ; 2.812      ;
; -1.261 ; fx3_db[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.822      ;
; -1.260 ; fx3_db[3]  ; usb_controller:u3_usb_controller|rx_data~4                                                                               ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.006     ; 2.818      ;
; -1.260 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data_rtl_0_bypass[52]                                                                ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.008     ; 2.816      ;
; -1.259 ; fx3_db[31] ; usb_controller:u3_usb_controller|rx_data~32                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.007     ; 2.818      ;
; -1.259 ; fx3_db[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.009     ; 2.816      ;
; -1.258 ; fx3_db[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                       ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.009     ; 2.817      ;
; -1.256 ; fx3_db[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                     ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.009     ; 2.819      ;
; -1.256 ; fx3_db[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.004     ; 2.824      ;
; -1.255 ; fx3_db[21] ; usb_controller:u3_usb_controller|rx_data~22                                                                              ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.002     ; 2.827      ;
; -1.254 ; fx3_db[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                    ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.005     ; 2.825      ;
; -1.253 ; fx3_db[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                        ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; -0.001     ; 2.830      ;
; -1.251 ; fx3_db[4]  ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; n/a          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 4.000        ; 0.182      ; 3.035      ;
+--------+------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[775]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[774]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1054] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1053] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1249] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1248] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1581] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1580] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1734] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1733] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1929] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1928] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[712]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[715]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[714]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[784]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[783]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[785]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[792]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[791]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1036] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1035] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1368] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1367] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1471] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1470] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[706]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[705]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[865]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[864]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[895]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[894]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[900]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[899]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[922]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[921]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1237] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1236] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1284] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1283] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1303] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1302] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1528] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1527] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1537] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1536] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1542] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1541] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1554] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1553] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1563] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1562] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1641] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1640] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1701] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1700] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1713] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1712] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1731] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1730] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1735] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1734] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1746] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1745] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1782] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1781] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1789] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1788] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1828] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1827] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1936] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1935] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1938] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1937] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1995] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1994] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SYSTEM_CLK'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; sys_ctrl:u1_sys_ctrl|rst_r1 ; sys_ctrl:u1_sys_ctrl|rst_r2 ; SYSTEM_CLK   ; SYSTEM_CLK  ; 0.000        ; 0.038      ; 0.315      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.294 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; led_controller:u2_led_controller|cnt[22] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.301 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; led_controller:u2_led_controller|cnt[23] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.443 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; led_controller:u2_led_controller|cnt[22] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.452 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; led_controller:u2_led_controller|cnt[21] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.506 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.627      ;
; 0.509 ; led_controller:u2_led_controller|cnt[12] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; led_controller:u2_led_controller|cnt[18] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; led_controller:u2_led_controller|cnt[2]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; led_controller:u2_led_controller|cnt[10] ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; led_controller:u2_led_controller|cnt[16] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; led_controller:u2_led_controller|cnt[14] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; led_controller:u2_led_controller|cnt[20] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; led_controller:u2_led_controller|cnt[4]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; led_controller:u2_led_controller|cnt[8]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; led_controller:u2_led_controller|cnt[6]  ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.630      ;
; 0.518 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.520 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; led_controller:u2_led_controller|cnt[5]  ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; led_controller:u2_led_controller|cnt[11] ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; led_controller:u2_led_controller|cnt[0]  ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; led_controller:u2_led_controller|cnt[17] ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; led_controller:u2_led_controller|cnt[1]  ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; led_controller:u2_led_controller|cnt[9]  ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; led_controller:u2_led_controller|cnt[15] ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; led_controller:u2_led_controller|cnt[13] ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; led_controller:u2_led_controller|cnt[7]  ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; led_controller:u2_led_controller|cnt[19] ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; led_controller:u2_led_controller|cnt[3]  ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.171 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
; 8.172 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 1.743      ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                        ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 8.205 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[60] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.057     ; 1.745      ;
; 8.205 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[27] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[31]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[30]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[29]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[28]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[27]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[26]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[25]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[24]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[23]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[22]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[21]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[20]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[19]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[57] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.057     ; 1.744      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[56] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.056     ; 1.745      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[52]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.056     ; 1.745      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[47] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.057     ; 1.744      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[41] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.063     ; 1.738      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[35] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.056     ; 1.745      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[24] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.065     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.065     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.065     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.065     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.065     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.065     ; 1.736      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.066     ; 1.735      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[18]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[17]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[16]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.062     ; 1.739      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[15]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[14]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[13]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[12]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[11]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[10]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[9]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[8]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[7]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[6]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[5]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[4]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[3]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[2]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[1]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tPcLoop[0]           ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[0]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[1]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[25]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[18]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[17]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[16]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[14]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[15]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[13]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[11]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[9]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[12]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[10]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[4]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[5]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[6]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[7]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[8]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[2]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[3]        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.060     ; 1.741      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[21]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[20]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[23]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[22]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[19]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[24]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[31]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[32]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[34]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[33]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[39]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[28]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[29]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[30]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[27]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[36]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[37]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[38]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
; 8.206 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; usb_controller:u3_usb_controller|tMaxPcLoop[35]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 10.000       ; -0.061     ; 1.740      ;
+-------+--------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.032      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1358] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.244      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1946] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.230      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1934] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1933] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1932] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1931] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1834] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.228      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1833] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.228      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1825] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1824] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.229      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1822] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.228      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1821] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.228      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1796] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1795] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1794] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1793] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1792] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1791] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1748] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1747] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1746] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1745] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1744] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1743] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1739] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1738] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1737] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1736] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1735] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1734] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1733] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.233      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1682] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1681] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1680] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1643] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.234      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1642] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.234      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1641] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.234      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1640] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.234      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1639] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.234      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1638] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.234      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1565] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1564] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1563] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1562] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1561] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1560] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1559] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1558] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1557] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1357] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.244      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1356] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.244      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1328] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.236      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.236      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.236      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1269] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.232      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.241      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.237      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.237      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.237      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.237      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1087] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1082] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1081] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1080] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1079] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1078] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1077] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.242      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[956]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[955]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[954]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[953]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[952]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[951]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.239      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.243      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.243      ;
; 97.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.243      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.806      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.851      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.833      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.833      ;
; 0.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.849      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.966      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 0.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.042      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[427]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[426]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[424]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[423]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[422]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[420]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[419]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[417]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[416]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[415]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[414]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[413]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[403]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.986      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[425]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.986      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[421]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.986      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[418]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.986      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[412]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.986      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[411]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[402]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[401]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[400]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[399]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[398]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[397]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[396]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[395]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[394]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[393]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[392]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[391]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[390]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[389]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[388]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[387]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.989      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1886] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1885] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1884] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1087] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1078] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1077] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.006      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[925]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[857]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[856]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[855]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[854]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[853]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[851]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.003      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
; 1.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.005      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                          ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.706 ; sys_ctrl:u1_sys_ctrl|sys_rst_nr ; sys_ctrl:u1_sys_ctrl|sys_rst_n                        ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.826      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[63]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[62]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[61]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[60]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[59]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[58]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[57]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[56]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[55]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[54]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[53]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[52]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[51]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[50]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[49]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[48]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[47]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[46]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[45]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[44]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[41]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[42]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[43]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[40]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[39]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[38]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[37]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[36]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[34]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[35]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[33]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[32]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.030      ; 1.566      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[63] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.026      ; 1.562      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[58] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.026      ; 1.562      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[41]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[42]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[40]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[63]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[54]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[51]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[52]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[53]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[45]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[43]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[46]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[44]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[47]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[49]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[48]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[50]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[57]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[55]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.567      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[56]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[58]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[59]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[60]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[61]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.452 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[62]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.029      ; 1.565      ;
; 1.453 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[53] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.569      ;
; 1.453 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[51] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.569      ;
; 1.453 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[43] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.569      ;
; 1.453 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[42] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.569      ;
; 1.453 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[31] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.031      ; 1.568      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[20]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.034      ; 1.574      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[19]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.034      ; 1.574      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[56] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 1.578      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tCurFpgaToPcEnd[52]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 1.578      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[35] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 1.578      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[34] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.575      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[18]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.034      ; 1.574      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[17]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.034      ; 1.574      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[25]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[24]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[31]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[32]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[34]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[33]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[39]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[28]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[29]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[30]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[27]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[36]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[37]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[38]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[35]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tLastFpgaToPcEnd[52] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 1.578      ;
; 1.456 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tMaxPcLoop[26]       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[31]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[30]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[29]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[28]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[27]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[26]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[25]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[24]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.032      ; 1.573      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[23]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.574      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[22]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.574      ;
; 1.457 ; sys_ctrl:u1_sys_ctrl|sys_rst_n  ; usb_controller:u3_usb_controller|tPcLoop[21]          ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.033      ; 1.574      ;
+-------+---------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[0]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[1]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[2]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[3]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[4]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[5]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[6]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[7]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[8]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[9]  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[10] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[11] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[12] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[13] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[14] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[15] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[16] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[17] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[18] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[19] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[20] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[21] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[22] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
; 1.403 ; sys_ctrl:u1_sys_ctrl|sys_rst_n ; led_controller:u2_led_controller|cnt[23] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.579      ;
+-------+--------------------------------+------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a216~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a216~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a252~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a252~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_address_reg0  ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_we_reg        ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_we_reg       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                           ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                    ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_we_reg                                                                                                          ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                    ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_we_reg                                                                                                          ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_address_reg0 ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_we_reg       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~portb_address_reg0                                                                                                    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~portb_address_reg0                                                                                                    ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_we_reg                                                                                                           ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a216~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a252~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~porta_datain_reg0  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a0~porta_address_reg0   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a0~porta_we_reg         ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_we_reg       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_we_reg       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_we_reg       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_we_reg       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~porta_datain_reg0  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_we_reg       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a72~porta_address_reg0  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a72~porta_we_reg        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; usb_controller:u3_usb_controller|altsyncram:rx_data_rtl_0|altsyncram_a5h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                      ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~porta_we_reg       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~porta_datain_reg0  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[453]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[454]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[455]                                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][453]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][454]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][427]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][453]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][454]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][427]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][453]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][454]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][453]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][454]                                                                                     ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                      ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                       ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SYSTEM_CLK'                                                                                                                      ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 19.271 ; 19.455       ; 0.184          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
; 19.413 ; 19.413       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.413 ; 19.413       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 19.413 ; 19.413       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.448 ; 19.448       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~input|o                                                                       ;
; 19.450 ; 19.450       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r1|clk                                                                ;
; 19.450 ; 19.450       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r2|clk                                                                ;
; 19.456 ; 19.456       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.460 ; 19.460       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|inclk[0]                                                         ;
; 19.460 ; 19.460       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|outclk                                                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~input|i                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; SYSTEM_CLK ; Rise       ; ext_clk~input|i                                                                       ;
; 20.328 ; 20.544       ; 0.216          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 20.328 ; 20.544       ; 0.216          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
; 20.539 ; 20.539       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|inclk[0]                                                         ;
; 20.539 ; 20.539       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~inputclkctrl|outclk                                                           ;
; 20.544 ; 20.544       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.549 ; 20.549       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r1|clk                                                                ;
; 20.549 ; 20.549       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|rst_r2|clk                                                                ;
; 20.552 ; 20.552       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; ext_clk~input|o                                                                       ;
; 20.585 ; 20.585       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.585 ; 20.585       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 20.585 ; 20.585       ; 0.000          ; High Pulse Width ; SYSTEM_CLK ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; SYSTEM_CLK ; Rise       ; ext_clk                                                                               ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r1                                                           ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; SYSTEM_CLK ; Rise       ; sys_ctrl:u1_sys_ctrl|rst_r2                                                           ;
+--------+--------------+----------------+------------------+------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[0]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[10]                                                          ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[11]                                                          ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[1]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[2]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[3]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[4]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[5]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[6]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[7]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[8]                                                           ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[9]                                                           ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[12]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[13]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[14]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[15]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[16]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[17]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[18]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[19]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[20]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[21]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[22]                                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[23]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[0]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[10]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[11]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[12]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[13]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[14]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[15]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[16]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[17]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[18]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[19]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[1]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[20]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[21]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[22]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[23]                                                          ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[2]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[3]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[4]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[5]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[6]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[7]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[8]                                                           ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; led_controller:u2_led_controller|cnt[9]                                                           ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[12]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[13]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[14]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[15]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[16]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[17]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[18]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[19]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[20]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[21]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[22]|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[23]|clk                                                                     ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[0]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[10]|clk                                                                     ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[11]|clk                                                                     ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[1]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[2]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[3]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[4]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[5]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[6]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[7]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[8]|clk                                                                      ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[9]|clk                                                                      ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.997 ; 19.997       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.003 ; 20.003       ; 0.000          ; Low Pulse Width  ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[0]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[10]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[11]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[12]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[13]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[14]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[15]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[16]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[17]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[18]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[19]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[1]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[20]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[21]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[22]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[23]|clk                                                                     ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[2]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[3]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[4]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[5]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[6]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[7]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[8]|clk                                                                      ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u2_led_controller|cnt[9]|clk                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.466 ; 49.696       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.467 ; 49.697       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.468 ; 49.698       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.469 ; 49.699       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.470 ; 49.700       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                    ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                     ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1205] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1206] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1207] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1208] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1209] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1210] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1211] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1263] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1264] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1265] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1266] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1267] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1268] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1269] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1270] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1325] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1326] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1327] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1328] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1539] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1540] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1541] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1542] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1543] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1544] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1557] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1558] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1559] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1560] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1561] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1562] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1563] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1564] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1565] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1638] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1639] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1640] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1641] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1642] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1643] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1733] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1734] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1735] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1736] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1737] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1738] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1739] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1743] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1744] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1745] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1746] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1747] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1748] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1762] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1791] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1792] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1793] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1794] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1795] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1796] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1821] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1822] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1824] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1825] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1833] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1834] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1887] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1888] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1889] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1890] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1891] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1892] ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1893] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.649 ; 1.031 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 2.198 ; 2.549 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; 3.341 ; 4.331 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 3.238 ; 4.164 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 3.176 ; 4.073 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 3.175 ; 4.124 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 3.202 ; 4.101 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 3.199 ; 4.107 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 3.184 ; 4.100 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 3.269 ; 4.181 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 3.251 ; 4.157 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 3.161 ; 4.072 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 3.229 ; 4.108 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 3.222 ; 4.137 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 3.256 ; 4.180 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 3.268 ; 4.222 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 3.286 ; 4.278 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 3.341 ; 4.299 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 3.147 ; 4.057 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 3.228 ; 4.109 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 3.135 ; 3.999 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 3.242 ; 4.115 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 3.252 ; 4.176 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 3.239 ; 4.160 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 3.271 ; 4.178 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 3.268 ; 4.201 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 3.297 ; 4.240 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 3.122 ; 3.992 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 3.336 ; 4.331 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 3.286 ; 4.259 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 3.161 ; 4.049 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 3.255 ; 4.166 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 3.275 ; 4.253 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 3.298 ; 4.203 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 3.224 ; 4.175 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; 3.141 ; 4.021 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; 3.043 ; 3.894 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; 3.246 ; 4.142 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; 3.207 ; 4.109 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.103  ; 0.777  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.228  ; -0.082 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; -2.594 ; -3.418 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; -2.662 ; -3.496 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; -2.686 ; -3.547 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; -2.686 ; -3.524 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; -2.678 ; -3.538 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; -2.695 ; -3.564 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; -2.687 ; -3.540 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; -2.696 ; -3.554 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; -2.725 ; -3.569 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; -2.667 ; -3.531 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; -2.661 ; -3.487 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; -2.667 ; -3.497 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; -2.744 ; -3.606 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; -2.714 ; -3.588 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; -2.747 ; -3.672 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; -2.782 ; -3.663 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; -2.636 ; -3.470 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; -2.695 ; -3.526 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; -2.642 ; -3.461 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; -2.695 ; -3.530 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; -2.687 ; -3.567 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; -2.710 ; -3.599 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; -2.741 ; -3.602 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; -2.700 ; -3.582 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; -2.730 ; -3.585 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; -2.594 ; -3.418 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; -2.787 ; -3.705 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; -2.751 ; -3.667 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; -2.666 ; -3.499 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; -2.707 ; -3.570 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; -2.785 ; -3.702 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; -2.719 ; -3.570 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; -2.719 ; -3.605 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; -2.657 ; -3.512 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; -2.595 ; -3.416 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; -2.777 ; -3.662 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; -2.705 ; -3.550 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 0.640 ; 1.172 ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 0.640 ; 1.172 ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.239 ; 6.651 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 2.041 ; 2.030 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 5.446 ; 5.067 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 5.446 ; 5.067 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 5.320 ; 4.975 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 5.684 ; 5.980 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 5.123 ; 5.517 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 4.945 ; 5.249 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 5.115 ; 5.520 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 5.596 ; 5.628 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 4.896 ; 5.176 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 5.105 ; 5.502 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 5.164 ; 5.521 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 5.190 ; 5.577 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 5.176 ; 5.573 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 4.917 ; 5.229 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 4.877 ; 5.156 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 5.008 ; 5.373 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 5.576 ; 5.535 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 5.206 ; 5.591 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 5.177 ; 5.558 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 4.946 ; 5.299 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 5.207 ; 5.600 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 5.684 ; 5.698 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 4.857 ; 5.164 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 5.162 ; 5.527 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 5.169 ; 5.544 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 5.161 ; 5.542 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 5.167 ; 5.568 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 5.165 ; 5.545 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 5.334 ; 5.809 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 5.153 ; 5.545 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 5.111 ; 5.497 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 5.381 ; 5.876 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 5.470 ; 5.980 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 5.433 ; 5.945 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 5.325 ; 5.833 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 5.320 ; 5.813 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 5.511 ; 5.125 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 5.885 ; 5.389 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 5.534 ; 5.164 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 0.400 ; 0.934 ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 0.400 ; 0.934 ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.064 ; 5.478 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 1.739 ; 1.725 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 4.886 ; 4.557 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 5.010 ; 4.648 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 4.886 ; 4.557 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 4.443 ; 4.728 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 4.702 ; 5.077 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 4.531 ; 4.820 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 4.694 ; 5.080 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 5.213 ; 5.234 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 4.480 ; 4.747 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 4.684 ; 5.063 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 4.737 ; 5.078 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 4.762 ; 5.131 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 4.749 ; 5.128 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 4.500 ; 4.798 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 4.462 ; 4.728 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 4.588 ; 4.936 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 5.194 ; 5.143 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 4.778 ; 5.145 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 4.750 ; 5.113 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 4.529 ; 4.866 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 4.779 ; 5.154 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 5.298 ; 5.300 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 4.443 ; 4.735 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 4.736 ; 5.084 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 4.742 ; 5.100 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 4.734 ; 5.098 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 4.740 ; 5.123 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 4.738 ; 5.101 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 4.900 ; 5.354 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 4.727 ; 5.101 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 4.686 ; 5.055 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 4.945 ; 5.419 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 5.031 ; 5.519 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 4.995 ; 5.484 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 4.891 ; 5.377 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 4.887 ; 5.358 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 5.068 ; 4.699 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 5.427 ; 4.953 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 5.090 ; 4.737 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 4.916 ; 4.825 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 4.918 ; 4.825 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 5.033 ; 4.940 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 5.067 ; 4.974 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 5.491 ; 5.191 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 5.097 ; 5.023 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 5.012 ; 4.919 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 5.078 ; 5.004 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 5.103 ; 5.029 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 5.012 ; 4.938 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 4.916 ; 4.842 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 5.001 ; 4.927 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 5.164 ; 5.090 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 5.725 ; 5.409 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 5.198 ; 5.124 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 5.052 ; 4.978 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 4.983 ; 4.918 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 5.131 ; 5.057 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 5.590 ; 5.274 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 5.036 ; 4.962 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 5.210 ; 5.136 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 5.079 ; 5.005 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 5.018 ; 4.944 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 5.170 ; 5.096 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 4.982 ; 4.908 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 5.033 ; 4.959 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 5.171 ; 5.097 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 5.052 ; 4.978 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 5.119 ; 5.045 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 5.148 ; 5.074 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 5.076 ; 5.002 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 4.943 ; 4.869 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 5.100 ; 5.026 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 3.047 ; 2.973 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 3.188 ; 3.095 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 3.301 ; 3.208 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 3.365 ; 3.272 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 4.299 ; 3.999 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 3.221 ; 3.147 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 3.280 ; 3.187 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 3.205 ; 3.131 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 3.236 ; 3.162 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 3.147 ; 3.073 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 3.047 ; 2.973 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 3.133 ; 3.059 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 3.301 ; 3.227 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 4.355 ; 4.039 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 3.328 ; 3.254 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 3.312 ; 3.238 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 3.316 ; 3.251 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 3.320 ; 3.246 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 4.377 ; 4.061 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 3.234 ; 3.160 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 3.341 ; 3.267 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 3.275 ; 3.201 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 4.568 ; 4.494 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 3.305 ; 3.231 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 3.184 ; 3.110 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 3.115 ; 3.041 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 3.214 ; 3.140 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 3.126 ; 3.052 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 3.196 ; 3.122 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 3.208 ; 3.134 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 3.246 ; 3.172 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 3.141 ; 3.067 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 4.660 ; 4.586 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 5.225     ; 5.299     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 5.246     ; 5.339     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 5.381     ; 5.474     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 5.376     ; 5.469     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 5.470     ; 5.770     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 5.487     ; 5.561     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 5.343     ; 5.436     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 5.503     ; 5.577     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 5.488     ; 5.562     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 5.365     ; 5.439     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 5.225     ; 5.299     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 5.362     ; 5.436     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 5.562     ; 5.636     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 5.769     ; 6.085     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 5.608     ; 5.682     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 5.434     ; 5.508     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 5.332     ; 5.397     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 5.509     ; 5.583     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 5.595     ; 5.911     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 5.399     ; 5.473     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 5.613     ; 5.687     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 5.433     ; 5.507     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 5.374     ; 5.448     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 5.565     ; 5.639     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 5.306     ; 5.380     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 5.382     ; 5.456     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 5.565     ; 5.639     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 5.476     ; 5.550     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 5.467     ; 5.541     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 5.559     ; 5.633     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 5.443     ; 5.517     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 5.250     ; 5.324     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 5.464     ; 5.538     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; fx3_db[*]   ; SYSTEM_CLK ; 3.103     ; 3.177     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]  ; SYSTEM_CLK ; 3.281     ; 3.374     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]  ; SYSTEM_CLK ; 3.414     ; 3.507     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]  ; SYSTEM_CLK ; 3.463     ; 3.556     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]  ; SYSTEM_CLK ; 4.130     ; 4.430     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]  ; SYSTEM_CLK ; 3.356     ; 3.430     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]  ; SYSTEM_CLK ; 3.376     ; 3.469     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]  ; SYSTEM_CLK ; 3.374     ; 3.448     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]  ; SYSTEM_CLK ; 3.368     ; 3.442     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]  ; SYSTEM_CLK ; 3.246     ; 3.320     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]  ; SYSTEM_CLK ; 3.103     ; 3.177     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10] ; SYSTEM_CLK ; 3.241     ; 3.315     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11] ; SYSTEM_CLK ; 3.458     ; 3.532     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12] ; SYSTEM_CLK ; 4.227     ; 4.543     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13] ; SYSTEM_CLK ; 3.496     ; 3.570     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14] ; SYSTEM_CLK ; 3.458     ; 3.532     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15] ; SYSTEM_CLK ; 3.462     ; 3.527     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16] ; SYSTEM_CLK ; 3.467     ; 3.541     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17] ; SYSTEM_CLK ; 4.231     ; 4.547     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18] ; SYSTEM_CLK ; 3.367     ; 3.441     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19] ; SYSTEM_CLK ; 3.502     ; 3.576     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20] ; SYSTEM_CLK ; 3.400     ; 3.474     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21] ; SYSTEM_CLK ; 4.888     ; 4.962     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22] ; SYSTEM_CLK ; 3.460     ; 3.534     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23] ; SYSTEM_CLK ; 3.280     ; 3.354     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24] ; SYSTEM_CLK ; 3.229     ; 3.303     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25] ; SYSTEM_CLK ; 3.340     ; 3.414     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26] ; SYSTEM_CLK ; 3.282     ; 3.356     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27] ; SYSTEM_CLK ; 3.308     ; 3.382     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28] ; SYSTEM_CLK ; 3.359     ; 3.433     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29] ; SYSTEM_CLK ; 3.380     ; 3.454     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30] ; SYSTEM_CLK ; 3.219     ; 3.293     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31] ; SYSTEM_CLK ; 5.002     ; 5.076     ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+------------------------------------------------------------------------------+---------+----------+----------+---------+---------------------+
; Clock                                                                        ; Setup   ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------+---------+----------+----------+---------+---------------------+
; Worst-case Slack                                                             ; -0.361  ; -6.027   ; 6.128    ; 0.688   ; 4.653               ;
;  SYSTEM_CLK                                                                  ; 39.060  ; 0.193    ; N/A      ; N/A     ; 19.271              ;
;  altera_reserved_tck                                                         ; 42.110  ; 0.186    ; 47.865   ; 0.688   ; 49.337              ;
;  n/a                                                                         ; -0.087  ; -6.027   ; N/A      ; N/A     ; N/A                 ;
;  u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.542  ; 0.195    ; 6.128    ; 1.403   ; 19.692              ;
;  u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; -0.361  ; -1.406   ; 6.209    ; 0.706   ; 4.653               ;
; Design-wide TNS                                                              ; -12.035 ; -383.892 ; 0.0      ; 0.0     ; 0.0                 ;
;  SYSTEM_CLK                                                                  ; 0.000   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                         ; 0.000   ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                         ; -0.480  ; -203.007 ; N/A      ; N/A     ; N/A                 ;
;  u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; -11.555 ; -180.885 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------------+---------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.198 ; 2.451 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 6.069 ; 6.004 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; 7.271 ; 7.361 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 7.103 ; 7.155 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 6.990 ; 7.051 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 6.998 ; 7.037 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 7.040 ; 7.151 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 7.014 ; 7.088 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 6.931 ; 7.115 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 7.220 ; 7.130 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 7.098 ; 7.217 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 6.850 ; 6.983 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 6.971 ; 7.138 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 7.037 ; 7.070 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 7.082 ; 7.106 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 7.007 ; 7.148 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 6.913 ; 7.277 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 7.271 ; 7.354 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 6.943 ; 6.950 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 6.996 ; 7.076 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 6.916 ; 6.950 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 6.983 ; 7.057 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 7.073 ; 7.141 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 7.029 ; 7.177 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 7.096 ; 7.269 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 7.038 ; 7.168 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 7.097 ; 7.172 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 6.846 ; 6.927 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 7.159 ; 7.361 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 7.089 ; 7.323 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 6.909 ; 6.922 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 7.004 ; 7.224 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 7.026 ; 7.280 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 7.268 ; 7.192 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 7.061 ; 7.231 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; 6.968 ; 7.010 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; 6.774 ; 6.778 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; 7.026 ; 7.117 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; 7.116 ; 7.122 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.851  ; 1.778  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.228  ; -0.082 ; Rise       ; altera_reserved_tck                                                         ;
; fx3_db[*]           ; SYSTEM_CLK          ; -2.594 ; -3.418 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; -2.662 ; -3.496 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; -2.686 ; -3.547 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; -2.686 ; -3.524 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; -2.678 ; -3.538 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; -2.695 ; -3.564 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; -2.687 ; -3.540 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; -2.696 ; -3.554 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; -2.725 ; -3.569 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; -2.667 ; -3.531 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; -2.661 ; -3.487 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; -2.667 ; -3.497 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; -2.744 ; -3.606 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; -2.714 ; -3.588 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; -2.747 ; -3.672 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; -2.782 ; -3.663 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; -2.636 ; -3.470 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; -2.695 ; -3.526 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; -2.642 ; -3.461 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; -2.695 ; -3.530 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; -2.687 ; -3.567 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; -2.710 ; -3.599 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; -2.741 ; -3.602 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; -2.700 ; -3.582 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; -2.730 ; -3.585 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; -2.594 ; -3.418 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; -2.787 ; -3.705 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; -2.751 ; -3.667 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; -2.666 ; -3.499 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; -2.707 ; -3.570 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; -2.785 ; -3.702 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; -2.719 ; -3.570 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; -2.719 ; -3.605 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flaga           ; SYSTEM_CLK          ; -2.657 ; -3.512 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagb           ; SYSTEM_CLK          ; -2.595 ; -3.416 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagc           ; SYSTEM_CLK          ; -2.777 ; -3.662 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_flagd           ; SYSTEM_CLK          ; -2.705 ; -3.550 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 1.404  ; 1.450  ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 1.404  ; 1.450  ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.849 ; 13.591 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 4.540  ; 4.378  ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 11.042 ; 11.900 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 11.042 ; 11.900 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 10.763 ; 11.720 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 12.087 ; 11.574 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 11.871 ; 11.089 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 11.629 ; 10.661 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 11.767 ; 11.146 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 11.745 ; 10.708 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 11.591 ; 10.531 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 11.769 ; 11.146 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 11.821 ; 11.043 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 11.771 ; 11.136 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 11.957 ; 11.165 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 11.506 ; 10.614 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 11.536 ; 10.501 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 11.612 ; 10.818 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 11.718 ; 10.569 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 11.953 ; 11.199 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 11.879 ; 11.134 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 11.687 ; 10.771 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 11.776 ; 11.144 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 11.710 ; 10.822 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 11.414 ; 10.477 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 11.796 ; 11.019 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 11.797 ; 11.082 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 11.782 ; 11.068 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 11.788 ; 11.116 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 11.831 ; 11.107 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 11.937 ; 11.328 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 11.729 ; 11.065 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 11.666 ; 11.017 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 12.047 ; 11.444 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 12.087 ; 11.574 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 12.045 ; 11.496 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 11.853 ; 11.400 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 11.829 ; 11.291 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 11.055 ; 11.646 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 11.442 ; 11.931 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 11.059 ; 11.756 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; fx3_pclk            ; SYSTEM_CLK          ; 0.400 ; 0.934 ; Rise       ; SYSTEM_CLK                                                                  ;
; fx3_pclk            ; SYSTEM_CLK          ; 0.400 ; 0.934 ; Fall       ; SYSTEM_CLK                                                                  ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.064 ; 5.478 ; Fall       ; altera_reserved_tck                                                         ;
; led                 ; SYSTEM_CLK          ; 1.739 ; 1.725 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ;
; fx3_a[*]            ; SYSTEM_CLK          ; 4.886 ; 4.557 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[0]           ; SYSTEM_CLK          ; 5.010 ; 4.648 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_a[1]           ; SYSTEM_CLK          ; 4.886 ; 4.557 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_db[*]           ; SYSTEM_CLK          ; 4.443 ; 4.728 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[0]          ; SYSTEM_CLK          ; 4.702 ; 5.077 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[1]          ; SYSTEM_CLK          ; 4.531 ; 4.820 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[2]          ; SYSTEM_CLK          ; 4.694 ; 5.080 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[3]          ; SYSTEM_CLK          ; 5.213 ; 5.234 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[4]          ; SYSTEM_CLK          ; 4.480 ; 4.747 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[5]          ; SYSTEM_CLK          ; 4.684 ; 5.063 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[6]          ; SYSTEM_CLK          ; 4.737 ; 5.078 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[7]          ; SYSTEM_CLK          ; 4.762 ; 5.131 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[8]          ; SYSTEM_CLK          ; 4.749 ; 5.128 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[9]          ; SYSTEM_CLK          ; 4.500 ; 4.798 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[10]         ; SYSTEM_CLK          ; 4.462 ; 4.728 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[11]         ; SYSTEM_CLK          ; 4.588 ; 4.936 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[12]         ; SYSTEM_CLK          ; 5.194 ; 5.143 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[13]         ; SYSTEM_CLK          ; 4.778 ; 5.145 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[14]         ; SYSTEM_CLK          ; 4.750 ; 5.113 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[15]         ; SYSTEM_CLK          ; 4.529 ; 4.866 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[16]         ; SYSTEM_CLK          ; 4.779 ; 5.154 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[17]         ; SYSTEM_CLK          ; 5.298 ; 5.300 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[18]         ; SYSTEM_CLK          ; 4.443 ; 4.735 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[19]         ; SYSTEM_CLK          ; 4.736 ; 5.084 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[20]         ; SYSTEM_CLK          ; 4.742 ; 5.100 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[21]         ; SYSTEM_CLK          ; 4.734 ; 5.098 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[22]         ; SYSTEM_CLK          ; 4.740 ; 5.123 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[23]         ; SYSTEM_CLK          ; 4.738 ; 5.101 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[24]         ; SYSTEM_CLK          ; 4.900 ; 5.354 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[25]         ; SYSTEM_CLK          ; 4.727 ; 5.101 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[26]         ; SYSTEM_CLK          ; 4.686 ; 5.055 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[27]         ; SYSTEM_CLK          ; 4.945 ; 5.419 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[28]         ; SYSTEM_CLK          ; 5.031 ; 5.519 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[29]         ; SYSTEM_CLK          ; 4.995 ; 5.484 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[30]         ; SYSTEM_CLK          ; 4.891 ; 5.377 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
;  fx3_db[31]         ; SYSTEM_CLK          ; 4.887 ; 5.358 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_sloe_n          ; SYSTEM_CLK          ; 5.068 ; 4.699 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slrd_n          ; SYSTEM_CLK          ; 5.427 ; 4.953 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
; fx3_slwr_n          ; SYSTEM_CLK          ; 5.090 ; 4.737 ; Rise       ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fx3_pclk            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_slcs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_slwr_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_slrd_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_sloe_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_pktend_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_a[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_a[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fx3_db[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; fx3_flagc           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_flagd           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_db[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ext_clk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ext_rst_n           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_flagb           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fx3_flaga           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fx3_pclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_slcs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_slwr_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_slrd_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_sloe_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_pktend_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_a[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; fx3_a[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; fx3_db[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; fx3_db[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; fx3_db[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; fx3_db[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; fx3_db[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; fx3_db[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; fx3_db[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; fx3_db[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; fx3_db[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fx3_pclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_slcs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_slwr_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_slrd_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_sloe_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_pktend_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_a[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; fx3_a[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; led                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; fx3_db[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; fx3_db[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; fx3_db[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; fx3_db[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; fx3_db[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; fx3_db[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; fx3_db[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; fx3_db[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fx3_db[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fx3_pclk            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_slcs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_slwr_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_slrd_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_sloe_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_pktend_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_a[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; fx3_a[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; led                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; fx3_db[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; fx3_db[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; fx3_db[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; fx3_db[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; fx3_db[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; fx3_db[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; fx3_db[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; fx3_db[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; fx3_db[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 26619      ; 0        ; 84       ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; altera_reserved_tck                                                         ; false path ; 0        ; 0        ; 0        ;
; SYSTEM_CLK                                                                  ; SYSTEM_CLK                                                                  ; 1          ; 0        ; 0        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 300        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; false path ; 0        ; 0        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 65172      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 26619      ; 0        ; 84       ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; altera_reserved_tck                                                         ; false path ; 0        ; 0        ; 0        ;
; SYSTEM_CLK                                                                  ; SYSTEM_CLK                                                                  ; 1          ; 0        ; 0        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 300        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; false path ; 0        ; 0        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 65172      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 2874       ; 0        ; 1        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 24         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; false path ; 0        ; 0        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 1058       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 2874       ; 0        ; 1        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] ; 24         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                         ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; false path ; 0        ; 0        ; 0        ;
; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] ; 1058       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Nov 12 14:48:53 2021
Info: Command: quartus_sta hsc -c hsc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hsc.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at hsc.sdc(102): u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock
Warning (332049): Ignored set_max_delay at hsc.sdc(102): Argument <from> is an empty collection
    Info (332050): set_max_delay -from [get_clocks {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1]}] -to [get_ports {fx3_pclk}] 5
Warning (332049): Ignored set_min_delay at hsc.sdc(110): Argument <from> is an empty collection
    Info (332050): set_min_delay -from [get_clocks {u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1]}] -to [get_ports {fx3_pclk}] 3
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.361             -11.555 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -0.087              -0.480 n/a 
    Info (332119):    36.542               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.060               0.000 SYSTEM_CLK 
    Info (332119):    42.110               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -2.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.440             -58.013 n/a 
    Info (332119):     0.401               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
    Info (332119):     0.466               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.504               0.000 SYSTEM_CLK 
Info (332146): Worst-case recovery slack is 6.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.128               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.209               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    47.865               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.634               0.000 altera_reserved_tck 
    Info (332119):     1.698               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.089               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.675               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.692               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.764               0.000 SYSTEM_CLK 
    Info (332119):    49.486               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.335               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.501               0.000 n/a 
    Info (332119):    36.946               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.154               0.000 SYSTEM_CLK 
    Info (332119):    42.731               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -3.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.063             -78.415 n/a 
    Info (332119):     0.384               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.417               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.472               0.000 SYSTEM_CLK 
Info (332146): Worst-case recovery slack is 6.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.477               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.550               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    48.158               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.467               0.000 altera_reserved_tck 
    Info (332119):     1.519               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.777               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.653               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.697               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.772               0.000 SYSTEM_CLK 
    Info (332119):    49.337               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) to u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.669               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.915               0.000 n/a 
    Info (332119):    38.472               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.595               0.000 SYSTEM_CLK 
    Info (332119):    46.571               0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -6.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.027            -203.007 n/a 
    Info (332119):    -1.406            -180.885 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.193               0.000 SYSTEM_CLK 
    Info (332119):     0.195               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.171               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.205               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    49.242               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.688               0.000 altera_reserved_tck 
    Info (332119):     0.706               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.403               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.748               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.271               0.000 SYSTEM_CLK 
    Info (332119):    19.785               0.000 u1_sys_ctrl|pll_controller_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.466               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Fri Nov 12 14:48:59 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


