

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_135_6'
================================================================
* Date:           Fri Jun  2 02:54:09 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  18.815 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  1.950 us|  1.950 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_6  |       63|       63|        53|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 1, D = 53, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 56 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%fc1_output_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_15"   --->   Operation 57 'read' 'fc1_output_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%fc1_output_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_14"   --->   Operation 58 'read' 'fc1_output_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%fc1_output_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_13"   --->   Operation 59 'read' 'fc1_output_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%fc1_output_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_12"   --->   Operation 60 'read' 'fc1_output_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%fc1_output_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_11"   --->   Operation 61 'read' 'fc1_output_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%fc1_output_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_10"   --->   Operation 62 'read' 'fc1_output_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%fc1_output_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_9"   --->   Operation 63 'read' 'fc1_output_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%fc1_output_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_8"   --->   Operation 64 'read' 'fc1_output_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%fc1_output_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_7"   --->   Operation 65 'read' 'fc1_output_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%fc1_output_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_6"   --->   Operation 66 'read' 'fc1_output_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%fc1_output_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_5"   --->   Operation 67 'read' 'fc1_output_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%fc1_output_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_4"   --->   Operation 68 'read' 'fc1_output_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%fc1_output_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_3"   --->   Operation 69 'read' 'fc1_output_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%fc1_output_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_2"   --->   Operation 70 'read' 'fc1_output_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%fc1_output_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load_1"   --->   Operation 71 'read' 'fc1_output_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%fc1_output_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc1_output_load"   --->   Operation 72 'read' 'fc1_output_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_4"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i = load i4 %i_4" [DNN.cpp:135]   --->   Operation 75 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.30ns)   --->   "%icmp_ln135 = icmp_eq  i4 %i, i4 12" [DNN.cpp:135]   --->   Operation 77 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln135 = add i4 %i, i4 1" [DNN.cpp:135]   --->   Operation 79 'add' 'add_ln135' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %.split12, void %.preheader3.preheader.exitStub" [DNN.cpp:135]   --->   Operation 80 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i_4_cast = zext i4 %i" [DNN.cpp:135]   --->   Operation 81 'zext' 'i_4_cast' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%fc2_weight_0_addr = getelementptr i32 %fc2_weight_0, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 82 'getelementptr' 'fc2_weight_0_addr' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%fc2_weight_0_load = load i4 %fc2_weight_0_addr" [DNN.cpp:138]   --->   Operation 83 'load' 'fc2_weight_0_load' <Predicate = (!icmp_ln135)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln135 = store i4 %add_ln135, i4 %i_4" [DNN.cpp:135]   --->   Operation 84 'store' 'store_ln135' <Predicate = (!icmp_ln135)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%fc2_weight_0_load = load i4 %fc2_weight_0_addr" [DNN.cpp:138]   --->   Operation 85 'load' 'fc2_weight_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_2 : Operation 86 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %fc1_output_load_read, i32 %fc2_weight_0_load" [DNN.cpp:138]   --->   Operation 86 'fmul' 'mul1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 87 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %fc1_output_load_read, i32 %fc2_weight_0_load" [DNN.cpp:138]   --->   Operation 87 'fmul' 'mul1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.8>
ST_4 : Operation 88 [3/3] (18.8ns)   --->   "%sum_9 = fadd i32 %mul1, i32 0" [DNN.cpp:138]   --->   Operation 88 'fadd' 'sum_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%fc2_weight_1_addr = getelementptr i32 %fc2_weight_1, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 89 'getelementptr' 'fc2_weight_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%fc2_weight_1_load = load i4 %fc2_weight_1_addr" [DNN.cpp:138]   --->   Operation 90 'load' 'fc2_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 5 <SV = 4> <Delay = 18.8>
ST_5 : Operation 91 [2/3] (18.8ns)   --->   "%sum_9 = fadd i32 %mul1, i32 0" [DNN.cpp:138]   --->   Operation 91 'fadd' 'sum_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (2.32ns)   --->   "%fc2_weight_1_load = load i4 %fc2_weight_1_addr" [DNN.cpp:138]   --->   Operation 92 'load' 'fc2_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_5 : Operation 93 [2/2] (12.3ns)   --->   "%mul1_1 = fmul i32 %fc1_output_load_1_read, i32 %fc2_weight_1_load" [DNN.cpp:138]   --->   Operation 93 'fmul' 'mul1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 94 [1/3] (18.8ns)   --->   "%sum_9 = fadd i32 %mul1, i32 0" [DNN.cpp:138]   --->   Operation 94 'fadd' 'sum_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (12.3ns)   --->   "%mul1_1 = fmul i32 %fc1_output_load_1_read, i32 %fc2_weight_1_load" [DNN.cpp:138]   --->   Operation 95 'fmul' 'mul1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 96 [3/3] (18.8ns)   --->   "%sum_9_1 = fadd i32 %sum_9, i32 %mul1_1" [DNN.cpp:138]   --->   Operation 96 'fadd' 'sum_9_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%fc2_weight_2_addr = getelementptr i32 %fc2_weight_2, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 97 'getelementptr' 'fc2_weight_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (2.32ns)   --->   "%fc2_weight_2_load = load i4 %fc2_weight_2_addr" [DNN.cpp:138]   --->   Operation 98 'load' 'fc2_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 8 <SV = 7> <Delay = 18.8>
ST_8 : Operation 99 [2/3] (18.8ns)   --->   "%sum_9_1 = fadd i32 %sum_9, i32 %mul1_1" [DNN.cpp:138]   --->   Operation 99 'fadd' 'sum_9_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/2] (2.32ns)   --->   "%fc2_weight_2_load = load i4 %fc2_weight_2_addr" [DNN.cpp:138]   --->   Operation 100 'load' 'fc2_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_8 : Operation 101 [2/2] (12.3ns)   --->   "%mul1_2 = fmul i32 %fc1_output_load_2_read, i32 %fc2_weight_2_load" [DNN.cpp:138]   --->   Operation 101 'fmul' 'mul1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.8>
ST_9 : Operation 102 [1/3] (18.8ns)   --->   "%sum_9_1 = fadd i32 %sum_9, i32 %mul1_1" [DNN.cpp:138]   --->   Operation 102 'fadd' 'sum_9_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/2] (12.3ns)   --->   "%mul1_2 = fmul i32 %fc1_output_load_2_read, i32 %fc2_weight_2_load" [DNN.cpp:138]   --->   Operation 103 'fmul' 'mul1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.8>
ST_10 : Operation 104 [3/3] (18.8ns)   --->   "%sum_9_2 = fadd i32 %sum_9_1, i32 %mul1_2" [DNN.cpp:138]   --->   Operation 104 'fadd' 'sum_9_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%fc2_weight_3_addr = getelementptr i32 %fc2_weight_3, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 105 'getelementptr' 'fc2_weight_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (2.32ns)   --->   "%fc2_weight_3_load = load i4 %fc2_weight_3_addr" [DNN.cpp:138]   --->   Operation 106 'load' 'fc2_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 11 <SV = 10> <Delay = 18.8>
ST_11 : Operation 107 [2/3] (18.8ns)   --->   "%sum_9_2 = fadd i32 %sum_9_1, i32 %mul1_2" [DNN.cpp:138]   --->   Operation 107 'fadd' 'sum_9_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/2] (2.32ns)   --->   "%fc2_weight_3_load = load i4 %fc2_weight_3_addr" [DNN.cpp:138]   --->   Operation 108 'load' 'fc2_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_11 : Operation 109 [2/2] (12.3ns)   --->   "%mul1_3 = fmul i32 %fc1_output_load_3_read, i32 %fc2_weight_3_load" [DNN.cpp:138]   --->   Operation 109 'fmul' 'mul1_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.8>
ST_12 : Operation 110 [1/3] (18.8ns)   --->   "%sum_9_2 = fadd i32 %sum_9_1, i32 %mul1_2" [DNN.cpp:138]   --->   Operation 110 'fadd' 'sum_9_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/2] (12.3ns)   --->   "%mul1_3 = fmul i32 %fc1_output_load_3_read, i32 %fc2_weight_3_load" [DNN.cpp:138]   --->   Operation 111 'fmul' 'mul1_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 18.8>
ST_13 : Operation 112 [3/3] (18.8ns)   --->   "%sum_9_3 = fadd i32 %sum_9_2, i32 %mul1_3" [DNN.cpp:138]   --->   Operation 112 'fadd' 'sum_9_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%fc2_weight_4_addr = getelementptr i32 %fc2_weight_4, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 113 'getelementptr' 'fc2_weight_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (2.32ns)   --->   "%fc2_weight_4_load = load i4 %fc2_weight_4_addr" [DNN.cpp:138]   --->   Operation 114 'load' 'fc2_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 14 <SV = 13> <Delay = 18.8>
ST_14 : Operation 115 [2/3] (18.8ns)   --->   "%sum_9_3 = fadd i32 %sum_9_2, i32 %mul1_3" [DNN.cpp:138]   --->   Operation 115 'fadd' 'sum_9_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/2] (2.32ns)   --->   "%fc2_weight_4_load = load i4 %fc2_weight_4_addr" [DNN.cpp:138]   --->   Operation 116 'load' 'fc2_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_14 : Operation 117 [2/2] (12.3ns)   --->   "%mul1_4 = fmul i32 %fc1_output_load_4_read, i32 %fc2_weight_4_load" [DNN.cpp:138]   --->   Operation 117 'fmul' 'mul1_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.8>
ST_15 : Operation 118 [1/3] (18.8ns)   --->   "%sum_9_3 = fadd i32 %sum_9_2, i32 %mul1_3" [DNN.cpp:138]   --->   Operation 118 'fadd' 'sum_9_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/2] (12.3ns)   --->   "%mul1_4 = fmul i32 %fc1_output_load_4_read, i32 %fc2_weight_4_load" [DNN.cpp:138]   --->   Operation 119 'fmul' 'mul1_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.8>
ST_16 : Operation 120 [3/3] (18.8ns)   --->   "%sum_9_4 = fadd i32 %sum_9_3, i32 %mul1_4" [DNN.cpp:138]   --->   Operation 120 'fadd' 'sum_9_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%fc2_weight_5_addr = getelementptr i32 %fc2_weight_5, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 121 'getelementptr' 'fc2_weight_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [2/2] (2.32ns)   --->   "%fc2_weight_5_load = load i4 %fc2_weight_5_addr" [DNN.cpp:138]   --->   Operation 122 'load' 'fc2_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 17 <SV = 16> <Delay = 18.8>
ST_17 : Operation 123 [2/3] (18.8ns)   --->   "%sum_9_4 = fadd i32 %sum_9_3, i32 %mul1_4" [DNN.cpp:138]   --->   Operation 123 'fadd' 'sum_9_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/2] (2.32ns)   --->   "%fc2_weight_5_load = load i4 %fc2_weight_5_addr" [DNN.cpp:138]   --->   Operation 124 'load' 'fc2_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_17 : Operation 125 [2/2] (12.3ns)   --->   "%mul1_5 = fmul i32 %fc1_output_load_5_read, i32 %fc2_weight_5_load" [DNN.cpp:138]   --->   Operation 125 'fmul' 'mul1_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 18.8>
ST_18 : Operation 126 [1/3] (18.8ns)   --->   "%sum_9_4 = fadd i32 %sum_9_3, i32 %mul1_4" [DNN.cpp:138]   --->   Operation 126 'fadd' 'sum_9_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/2] (12.3ns)   --->   "%mul1_5 = fmul i32 %fc1_output_load_5_read, i32 %fc2_weight_5_load" [DNN.cpp:138]   --->   Operation 127 'fmul' 'mul1_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.8>
ST_19 : Operation 128 [3/3] (18.8ns)   --->   "%sum_9_5 = fadd i32 %sum_9_4, i32 %mul1_5" [DNN.cpp:138]   --->   Operation 128 'fadd' 'sum_9_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%fc2_weight_6_addr = getelementptr i32 %fc2_weight_6, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 129 'getelementptr' 'fc2_weight_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [2/2] (2.32ns)   --->   "%fc2_weight_6_load = load i4 %fc2_weight_6_addr" [DNN.cpp:138]   --->   Operation 130 'load' 'fc2_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 20 <SV = 19> <Delay = 18.8>
ST_20 : Operation 131 [2/3] (18.8ns)   --->   "%sum_9_5 = fadd i32 %sum_9_4, i32 %mul1_5" [DNN.cpp:138]   --->   Operation 131 'fadd' 'sum_9_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [1/2] (2.32ns)   --->   "%fc2_weight_6_load = load i4 %fc2_weight_6_addr" [DNN.cpp:138]   --->   Operation 132 'load' 'fc2_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_20 : Operation 133 [2/2] (12.3ns)   --->   "%mul1_6 = fmul i32 %fc1_output_load_6_read, i32 %fc2_weight_6_load" [DNN.cpp:138]   --->   Operation 133 'fmul' 'mul1_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 18.8>
ST_21 : Operation 134 [1/3] (18.8ns)   --->   "%sum_9_5 = fadd i32 %sum_9_4, i32 %mul1_5" [DNN.cpp:138]   --->   Operation 134 'fadd' 'sum_9_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 135 [1/2] (12.3ns)   --->   "%mul1_6 = fmul i32 %fc1_output_load_6_read, i32 %fc2_weight_6_load" [DNN.cpp:138]   --->   Operation 135 'fmul' 'mul1_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 18.8>
ST_22 : Operation 136 [3/3] (18.8ns)   --->   "%sum_9_6 = fadd i32 %sum_9_5, i32 %mul1_6" [DNN.cpp:138]   --->   Operation 136 'fadd' 'sum_9_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%fc2_weight_7_addr = getelementptr i32 %fc2_weight_7, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 137 'getelementptr' 'fc2_weight_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [2/2] (2.32ns)   --->   "%fc2_weight_7_load = load i4 %fc2_weight_7_addr" [DNN.cpp:138]   --->   Operation 138 'load' 'fc2_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 23 <SV = 22> <Delay = 18.8>
ST_23 : Operation 139 [2/3] (18.8ns)   --->   "%sum_9_6 = fadd i32 %sum_9_5, i32 %mul1_6" [DNN.cpp:138]   --->   Operation 139 'fadd' 'sum_9_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/2] (2.32ns)   --->   "%fc2_weight_7_load = load i4 %fc2_weight_7_addr" [DNN.cpp:138]   --->   Operation 140 'load' 'fc2_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_23 : Operation 141 [2/2] (12.3ns)   --->   "%mul1_7 = fmul i32 %fc1_output_load_7_read, i32 %fc2_weight_7_load" [DNN.cpp:138]   --->   Operation 141 'fmul' 'mul1_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 18.8>
ST_24 : Operation 142 [1/3] (18.8ns)   --->   "%sum_9_6 = fadd i32 %sum_9_5, i32 %mul1_6" [DNN.cpp:138]   --->   Operation 142 'fadd' 'sum_9_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/2] (12.3ns)   --->   "%mul1_7 = fmul i32 %fc1_output_load_7_read, i32 %fc2_weight_7_load" [DNN.cpp:138]   --->   Operation 143 'fmul' 'mul1_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 18.8>
ST_25 : Operation 144 [3/3] (18.8ns)   --->   "%sum_9_7 = fadd i32 %sum_9_6, i32 %mul1_7" [DNN.cpp:138]   --->   Operation 144 'fadd' 'sum_9_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%fc2_weight_8_addr = getelementptr i32 %fc2_weight_8, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 145 'getelementptr' 'fc2_weight_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [2/2] (2.32ns)   --->   "%fc2_weight_8_load = load i4 %fc2_weight_8_addr" [DNN.cpp:138]   --->   Operation 146 'load' 'fc2_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 26 <SV = 25> <Delay = 18.8>
ST_26 : Operation 147 [2/3] (18.8ns)   --->   "%sum_9_7 = fadd i32 %sum_9_6, i32 %mul1_7" [DNN.cpp:138]   --->   Operation 147 'fadd' 'sum_9_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/2] (2.32ns)   --->   "%fc2_weight_8_load = load i4 %fc2_weight_8_addr" [DNN.cpp:138]   --->   Operation 148 'load' 'fc2_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_26 : Operation 149 [2/2] (12.3ns)   --->   "%mul1_8 = fmul i32 %fc1_output_load_8_read, i32 %fc2_weight_8_load" [DNN.cpp:138]   --->   Operation 149 'fmul' 'mul1_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 18.8>
ST_27 : Operation 150 [1/3] (18.8ns)   --->   "%sum_9_7 = fadd i32 %sum_9_6, i32 %mul1_7" [DNN.cpp:138]   --->   Operation 150 'fadd' 'sum_9_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/2] (12.3ns)   --->   "%mul1_8 = fmul i32 %fc1_output_load_8_read, i32 %fc2_weight_8_load" [DNN.cpp:138]   --->   Operation 151 'fmul' 'mul1_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 18.8>
ST_28 : Operation 152 [3/3] (18.8ns)   --->   "%sum_9_8 = fadd i32 %sum_9_7, i32 %mul1_8" [DNN.cpp:138]   --->   Operation 152 'fadd' 'sum_9_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%fc2_weight_9_addr = getelementptr i32 %fc2_weight_9, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 153 'getelementptr' 'fc2_weight_9_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [2/2] (2.32ns)   --->   "%fc2_weight_9_load = load i4 %fc2_weight_9_addr" [DNN.cpp:138]   --->   Operation 154 'load' 'fc2_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 29 <SV = 28> <Delay = 18.8>
ST_29 : Operation 155 [2/3] (18.8ns)   --->   "%sum_9_8 = fadd i32 %sum_9_7, i32 %mul1_8" [DNN.cpp:138]   --->   Operation 155 'fadd' 'sum_9_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/2] (2.32ns)   --->   "%fc2_weight_9_load = load i4 %fc2_weight_9_addr" [DNN.cpp:138]   --->   Operation 156 'load' 'fc2_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_29 : Operation 157 [2/2] (12.3ns)   --->   "%mul1_9 = fmul i32 %fc1_output_load_9_read, i32 %fc2_weight_9_load" [DNN.cpp:138]   --->   Operation 157 'fmul' 'mul1_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 18.8>
ST_30 : Operation 158 [1/3] (18.8ns)   --->   "%sum_9_8 = fadd i32 %sum_9_7, i32 %mul1_8" [DNN.cpp:138]   --->   Operation 158 'fadd' 'sum_9_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [1/2] (12.3ns)   --->   "%mul1_9 = fmul i32 %fc1_output_load_9_read, i32 %fc2_weight_9_load" [DNN.cpp:138]   --->   Operation 159 'fmul' 'mul1_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 18.8>
ST_31 : Operation 160 [3/3] (18.8ns)   --->   "%sum_9_9 = fadd i32 %sum_9_8, i32 %mul1_9" [DNN.cpp:138]   --->   Operation 160 'fadd' 'sum_9_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%fc2_weight_10_addr = getelementptr i32 %fc2_weight_10, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 161 'getelementptr' 'fc2_weight_10_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [2/2] (2.32ns)   --->   "%fc2_weight_10_load = load i4 %fc2_weight_10_addr" [DNN.cpp:138]   --->   Operation 162 'load' 'fc2_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 32 <SV = 31> <Delay = 18.8>
ST_32 : Operation 163 [2/3] (18.8ns)   --->   "%sum_9_9 = fadd i32 %sum_9_8, i32 %mul1_9" [DNN.cpp:138]   --->   Operation 163 'fadd' 'sum_9_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 164 [1/2] (2.32ns)   --->   "%fc2_weight_10_load = load i4 %fc2_weight_10_addr" [DNN.cpp:138]   --->   Operation 164 'load' 'fc2_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_32 : Operation 165 [2/2] (12.3ns)   --->   "%mul1_s = fmul i32 %fc1_output_load_10_read, i32 %fc2_weight_10_load" [DNN.cpp:138]   --->   Operation 165 'fmul' 'mul1_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 18.8>
ST_33 : Operation 166 [1/3] (18.8ns)   --->   "%sum_9_9 = fadd i32 %sum_9_8, i32 %mul1_9" [DNN.cpp:138]   --->   Operation 166 'fadd' 'sum_9_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/2] (12.3ns)   --->   "%mul1_s = fmul i32 %fc1_output_load_10_read, i32 %fc2_weight_10_load" [DNN.cpp:138]   --->   Operation 167 'fmul' 'mul1_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 18.8>
ST_34 : Operation 168 [3/3] (18.8ns)   --->   "%sum_9_s = fadd i32 %sum_9_9, i32 %mul1_s" [DNN.cpp:138]   --->   Operation 168 'fadd' 'sum_9_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%fc2_weight_11_addr = getelementptr i32 %fc2_weight_11, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 169 'getelementptr' 'fc2_weight_11_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [2/2] (2.32ns)   --->   "%fc2_weight_11_load = load i4 %fc2_weight_11_addr" [DNN.cpp:138]   --->   Operation 170 'load' 'fc2_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 35 <SV = 34> <Delay = 18.8>
ST_35 : Operation 171 [2/3] (18.8ns)   --->   "%sum_9_s = fadd i32 %sum_9_9, i32 %mul1_s" [DNN.cpp:138]   --->   Operation 171 'fadd' 'sum_9_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 172 [1/2] (2.32ns)   --->   "%fc2_weight_11_load = load i4 %fc2_weight_11_addr" [DNN.cpp:138]   --->   Operation 172 'load' 'fc2_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_35 : Operation 173 [2/2] (12.3ns)   --->   "%mul1_10 = fmul i32 %fc1_output_load_11_read, i32 %fc2_weight_11_load" [DNN.cpp:138]   --->   Operation 173 'fmul' 'mul1_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 18.8>
ST_36 : Operation 174 [1/3] (18.8ns)   --->   "%sum_9_s = fadd i32 %sum_9_9, i32 %mul1_s" [DNN.cpp:138]   --->   Operation 174 'fadd' 'sum_9_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 175 [1/2] (12.3ns)   --->   "%mul1_10 = fmul i32 %fc1_output_load_11_read, i32 %fc2_weight_11_load" [DNN.cpp:138]   --->   Operation 175 'fmul' 'mul1_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 18.8>
ST_37 : Operation 176 [3/3] (18.8ns)   --->   "%sum_9_10 = fadd i32 %sum_9_s, i32 %mul1_10" [DNN.cpp:138]   --->   Operation 176 'fadd' 'sum_9_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%fc2_weight_12_addr = getelementptr i32 %fc2_weight_12, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 177 'getelementptr' 'fc2_weight_12_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 178 [2/2] (2.32ns)   --->   "%fc2_weight_12_load = load i4 %fc2_weight_12_addr" [DNN.cpp:138]   --->   Operation 178 'load' 'fc2_weight_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 38 <SV = 37> <Delay = 18.8>
ST_38 : Operation 179 [2/3] (18.8ns)   --->   "%sum_9_10 = fadd i32 %sum_9_s, i32 %mul1_10" [DNN.cpp:138]   --->   Operation 179 'fadd' 'sum_9_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 180 [1/2] (2.32ns)   --->   "%fc2_weight_12_load = load i4 %fc2_weight_12_addr" [DNN.cpp:138]   --->   Operation 180 'load' 'fc2_weight_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_38 : Operation 181 [2/2] (12.3ns)   --->   "%mul1_11 = fmul i32 %fc1_output_load_12_read, i32 %fc2_weight_12_load" [DNN.cpp:138]   --->   Operation 181 'fmul' 'mul1_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 18.8>
ST_39 : Operation 182 [1/3] (18.8ns)   --->   "%sum_9_10 = fadd i32 %sum_9_s, i32 %mul1_10" [DNN.cpp:138]   --->   Operation 182 'fadd' 'sum_9_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [1/2] (12.3ns)   --->   "%mul1_11 = fmul i32 %fc1_output_load_12_read, i32 %fc2_weight_12_load" [DNN.cpp:138]   --->   Operation 183 'fmul' 'mul1_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 18.8>
ST_40 : Operation 184 [3/3] (18.8ns)   --->   "%sum_9_11 = fadd i32 %sum_9_10, i32 %mul1_11" [DNN.cpp:138]   --->   Operation 184 'fadd' 'sum_9_11' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%fc2_weight_13_addr = getelementptr i32 %fc2_weight_13, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 185 'getelementptr' 'fc2_weight_13_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [2/2] (2.32ns)   --->   "%fc2_weight_13_load = load i4 %fc2_weight_13_addr" [DNN.cpp:138]   --->   Operation 186 'load' 'fc2_weight_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 41 <SV = 40> <Delay = 18.8>
ST_41 : Operation 187 [2/3] (18.8ns)   --->   "%sum_9_11 = fadd i32 %sum_9_10, i32 %mul1_11" [DNN.cpp:138]   --->   Operation 187 'fadd' 'sum_9_11' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 188 [1/2] (2.32ns)   --->   "%fc2_weight_13_load = load i4 %fc2_weight_13_addr" [DNN.cpp:138]   --->   Operation 188 'load' 'fc2_weight_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_41 : Operation 189 [2/2] (12.3ns)   --->   "%mul1_12 = fmul i32 %fc1_output_load_13_read, i32 %fc2_weight_13_load" [DNN.cpp:138]   --->   Operation 189 'fmul' 'mul1_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 18.8>
ST_42 : Operation 190 [1/3] (18.8ns)   --->   "%sum_9_11 = fadd i32 %sum_9_10, i32 %mul1_11" [DNN.cpp:138]   --->   Operation 190 'fadd' 'sum_9_11' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 191 [1/2] (12.3ns)   --->   "%mul1_12 = fmul i32 %fc1_output_load_13_read, i32 %fc2_weight_13_load" [DNN.cpp:138]   --->   Operation 191 'fmul' 'mul1_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 18.8>
ST_43 : Operation 192 [3/3] (18.8ns)   --->   "%sum_9_12 = fadd i32 %sum_9_11, i32 %mul1_12" [DNN.cpp:138]   --->   Operation 192 'fadd' 'sum_9_12' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%fc2_weight_14_addr = getelementptr i32 %fc2_weight_14, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 193 'getelementptr' 'fc2_weight_14_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [2/2] (2.32ns)   --->   "%fc2_weight_14_load = load i4 %fc2_weight_14_addr" [DNN.cpp:138]   --->   Operation 194 'load' 'fc2_weight_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 44 <SV = 43> <Delay = 18.8>
ST_44 : Operation 195 [2/3] (18.8ns)   --->   "%sum_9_12 = fadd i32 %sum_9_11, i32 %mul1_12" [DNN.cpp:138]   --->   Operation 195 'fadd' 'sum_9_12' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 196 [1/2] (2.32ns)   --->   "%fc2_weight_14_load = load i4 %fc2_weight_14_addr" [DNN.cpp:138]   --->   Operation 196 'load' 'fc2_weight_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_44 : Operation 197 [2/2] (12.3ns)   --->   "%mul1_13 = fmul i32 %fc1_output_load_14_read, i32 %fc2_weight_14_load" [DNN.cpp:138]   --->   Operation 197 'fmul' 'mul1_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 18.8>
ST_45 : Operation 198 [1/3] (18.8ns)   --->   "%sum_9_12 = fadd i32 %sum_9_11, i32 %mul1_12" [DNN.cpp:138]   --->   Operation 198 'fadd' 'sum_9_12' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 199 [1/2] (12.3ns)   --->   "%mul1_13 = fmul i32 %fc1_output_load_14_read, i32 %fc2_weight_14_load" [DNN.cpp:138]   --->   Operation 199 'fmul' 'mul1_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 18.8>
ST_46 : Operation 200 [3/3] (18.8ns)   --->   "%sum_9_13 = fadd i32 %sum_9_12, i32 %mul1_13" [DNN.cpp:138]   --->   Operation 200 'fadd' 'sum_9_13' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 201 [1/1] (0.00ns)   --->   "%fc2_weight_15_addr = getelementptr i32 %fc2_weight_15, i64 0, i64 %i_4_cast" [DNN.cpp:138]   --->   Operation 201 'getelementptr' 'fc2_weight_15_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 202 [2/2] (2.32ns)   --->   "%fc2_weight_15_load = load i4 %fc2_weight_15_addr" [DNN.cpp:138]   --->   Operation 202 'load' 'fc2_weight_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>

State 47 <SV = 46> <Delay = 18.8>
ST_47 : Operation 203 [2/3] (18.8ns)   --->   "%sum_9_13 = fadd i32 %sum_9_12, i32 %mul1_13" [DNN.cpp:138]   --->   Operation 203 'fadd' 'sum_9_13' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 204 [1/2] (2.32ns)   --->   "%fc2_weight_15_load = load i4 %fc2_weight_15_addr" [DNN.cpp:138]   --->   Operation 204 'load' 'fc2_weight_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 12> <ROM>
ST_47 : Operation 205 [2/2] (12.3ns)   --->   "%mul1_14 = fmul i32 %fc1_output_load_15_read, i32 %fc2_weight_15_load" [DNN.cpp:138]   --->   Operation 205 'fmul' 'mul1_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 18.8>
ST_48 : Operation 206 [1/3] (18.8ns)   --->   "%sum_9_13 = fadd i32 %sum_9_12, i32 %mul1_13" [DNN.cpp:138]   --->   Operation 206 'fadd' 'sum_9_13' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [1/2] (12.3ns)   --->   "%mul1_14 = fmul i32 %fc1_output_load_15_read, i32 %fc2_weight_15_load" [DNN.cpp:138]   --->   Operation 207 'fmul' 'mul1_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 18.8>
ST_49 : Operation 208 [3/3] (18.8ns)   --->   "%sum_9_14 = fadd i32 %sum_9_13, i32 %mul1_14" [DNN.cpp:138]   --->   Operation 208 'fadd' 'sum_9_14' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 18.8>
ST_50 : Operation 209 [2/3] (18.8ns)   --->   "%sum_9_14 = fadd i32 %sum_9_13, i32 %mul1_14" [DNN.cpp:138]   --->   Operation 209 'fadd' 'sum_9_14' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 18.8>
ST_51 : Operation 210 [1/3] (18.8ns)   --->   "%sum_9_14 = fadd i32 %sum_9_13, i32 %mul1_14" [DNN.cpp:138]   --->   Operation 210 'fadd' 'sum_9_14' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.43>
ST_52 : Operation 211 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp_olt  i32 %sum_9_14, i32 0" [DNN.cpp:7]   --->   Operation 211 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 225 'ret' 'ret_ln0' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 8.73>
ST_53 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [DNN.cpp:136]   --->   Operation 212 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %sum_9_14" [DNN.cpp:7]   --->   Operation 213 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [DNN.cpp:7]   --->   Operation 214 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [DNN.cpp:7]   --->   Operation 215 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_s, i8 255" [DNN.cpp:7]   --->   Operation 216 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 217 [1/1] (2.44ns)   --->   "%icmp_ln7_2 = icmp_eq  i23 %trunc_ln7, i23 0" [DNN.cpp:7]   --->   Operation 217 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7" [DNN.cpp:7]   --->   Operation 218 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 219 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp_olt  i32 %sum_9_14, i32 0" [DNN.cpp:7]   --->   Operation 219 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_24" [DNN.cpp:7]   --->   Operation 220 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_9_14" [DNN.cpp:7]   --->   Operation 221 'select' 'select_ln7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 222 [1/1] (0.00ns)   --->   "%fc2_output_addr = getelementptr i32 %fc2_output, i64 0, i64 %i_4_cast" [DNN.cpp:140]   --->   Operation 222 'getelementptr' 'fc2_output_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln140 = store i32 %select_ln7, i4 %fc2_output_addr" [DNN.cpp:140]   --->   Operation 223 'store' 'store_ln140' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_53 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [34]  (0 ns)
	'load' operation ('i', DNN.cpp:135) on local variable 'i' [54]  (0 ns)
	'add' operation ('add_ln135', DNN.cpp:135) [58]  (1.74 ns)
	'store' operation ('store_ln135', DNN.cpp:135) of variable 'add_ln135', DNN.cpp:135 on local variable 'i' [138]  (1.59 ns)

 <State 2>: 14.7ns
The critical path consists of the following:
	'load' operation ('fc2_weight_0_load', DNN.cpp:138) on array 'fc2_weight_0' [64]  (2.32 ns)
	'fmul' operation ('mul1', DNN.cpp:138) [65]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul1', DNN.cpp:138) [65]  (12.4 ns)

 <State 4>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9', DNN.cpp:138) [66]  (18.8 ns)

 <State 5>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9', DNN.cpp:138) [66]  (18.8 ns)

 <State 6>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9', DNN.cpp:138) [66]  (18.8 ns)

 <State 7>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', DNN.cpp:138) [70]  (18.8 ns)

 <State 8>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', DNN.cpp:138) [70]  (18.8 ns)

 <State 9>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_1', DNN.cpp:138) [70]  (18.8 ns)

 <State 10>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', DNN.cpp:138) [74]  (18.8 ns)

 <State 11>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', DNN.cpp:138) [74]  (18.8 ns)

 <State 12>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_2', DNN.cpp:138) [74]  (18.8 ns)

 <State 13>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', DNN.cpp:138) [78]  (18.8 ns)

 <State 14>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', DNN.cpp:138) [78]  (18.8 ns)

 <State 15>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_3', DNN.cpp:138) [78]  (18.8 ns)

 <State 16>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_4', DNN.cpp:138) [82]  (18.8 ns)

 <State 17>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_4', DNN.cpp:138) [82]  (18.8 ns)

 <State 18>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_4', DNN.cpp:138) [82]  (18.8 ns)

 <State 19>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_5', DNN.cpp:138) [86]  (18.8 ns)

 <State 20>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_5', DNN.cpp:138) [86]  (18.8 ns)

 <State 21>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_5', DNN.cpp:138) [86]  (18.8 ns)

 <State 22>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_6', DNN.cpp:138) [90]  (18.8 ns)

 <State 23>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_6', DNN.cpp:138) [90]  (18.8 ns)

 <State 24>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_6', DNN.cpp:138) [90]  (18.8 ns)

 <State 25>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_7', DNN.cpp:138) [94]  (18.8 ns)

 <State 26>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_7', DNN.cpp:138) [94]  (18.8 ns)

 <State 27>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_7', DNN.cpp:138) [94]  (18.8 ns)

 <State 28>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_8', DNN.cpp:138) [98]  (18.8 ns)

 <State 29>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_8', DNN.cpp:138) [98]  (18.8 ns)

 <State 30>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_8', DNN.cpp:138) [98]  (18.8 ns)

 <State 31>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_9', DNN.cpp:138) [102]  (18.8 ns)

 <State 32>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_9', DNN.cpp:138) [102]  (18.8 ns)

 <State 33>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_9', DNN.cpp:138) [102]  (18.8 ns)

 <State 34>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_s', DNN.cpp:138) [106]  (18.8 ns)

 <State 35>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_s', DNN.cpp:138) [106]  (18.8 ns)

 <State 36>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_s', DNN.cpp:138) [106]  (18.8 ns)

 <State 37>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_10', DNN.cpp:138) [110]  (18.8 ns)

 <State 38>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_10', DNN.cpp:138) [110]  (18.8 ns)

 <State 39>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_10', DNN.cpp:138) [110]  (18.8 ns)

 <State 40>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_11', DNN.cpp:138) [114]  (18.8 ns)

 <State 41>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_11', DNN.cpp:138) [114]  (18.8 ns)

 <State 42>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_11', DNN.cpp:138) [114]  (18.8 ns)

 <State 43>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_12', DNN.cpp:138) [118]  (18.8 ns)

 <State 44>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_12', DNN.cpp:138) [118]  (18.8 ns)

 <State 45>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_12', DNN.cpp:138) [118]  (18.8 ns)

 <State 46>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_13', DNN.cpp:138) [122]  (18.8 ns)

 <State 47>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_13', DNN.cpp:138) [122]  (18.8 ns)

 <State 48>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_13', DNN.cpp:138) [122]  (18.8 ns)

 <State 49>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_14', DNN.cpp:138) [126]  (18.8 ns)

 <State 50>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_14', DNN.cpp:138) [126]  (18.8 ns)

 <State 51>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_9_14', DNN.cpp:138) [126]  (18.8 ns)

 <State 52>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', DNN.cpp:7) [133]  (5.43 ns)

 <State 53>: 8.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', DNN.cpp:7) [133]  (5.43 ns)
	'and' operation ('and_ln7', DNN.cpp:7) [134]  (0 ns)
	'select' operation ('x', DNN.cpp:7) [135]  (0.978 ns)
	'store' operation ('store_ln140', DNN.cpp:140) of variable 'x', DNN.cpp:7 on array 'fc2_output' [137]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
