// Seed: 2298775240
module module_0 (
    input wor id_0,
    input tri id_1,
    input wand id_2,
    output supply0 id_3,
    output wand id_4,
    input supply0 id_5,
    output tri1 id_6
);
  generate
    logic id_8 = id_1;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    input wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    input wand id_13,
    output uwire id_14,
    output tri0 id_15,
    output wor id_16,
    output wand id_17,
    input uwire id_18
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_3,
      id_6,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign id_17 = id_6;
endmodule
