<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="PFAPR" description="Flash Access Protection Register">
    <alias type="CMSIS" value="PFAPR"/>
    <bit_field offset="0" width="2" name="M0AP" access="RW" reset_value="0x3" description="Master 0 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M0AP(x)"/>
      <bit_field_value name="PFAPR_M0AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M0AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M0AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M0AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="2" width="2" name="M1AP" access="RW" reset_value="0x3" description="Master 1 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M1AP(x)"/>
      <bit_field_value name="PFAPR_M1AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M1AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M1AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M1AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="4" width="2" name="M2AP" access="RW" reset_value="0x3" description="Master 2 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M2AP(x)"/>
      <bit_field_value name="PFAPR_M2AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M2AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M2AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M2AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="6" width="2" name="M3AP" access="RW" reset_value="0" description="Master 3 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M3AP(x)"/>
      <bit_field_value name="PFAPR_M3AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M3AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M3AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M3AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="8" width="2" name="M4AP" access="RW" reset_value="0" description="Master 4 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M4AP(x)"/>
      <bit_field_value name="PFAPR_M4AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M4AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M4AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M4AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="10" width="2" name="M5AP" access="RW" reset_value="0" description="Master 5 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M5AP(x)"/>
      <bit_field_value name="PFAPR_M5AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M5AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M5AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M5AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="12" width="2" name="M6AP" access="RW" reset_value="0" description="Master 6 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M6AP(x)"/>
      <bit_field_value name="PFAPR_M6AP_0b00" value="0b00" description="No access may be performed by this master"/>
      <bit_field_value name="PFAPR_M6AP_0b01" value="0b01" description="Only read accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M6AP_0b10" value="0b10" description="Only write accesses may be performed by this master"/>
      <bit_field_value name="PFAPR_M6AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master"/>
    </bit_field>
    <bit_field offset="14" width="2" name="M7AP" access="RW" reset_value="0" description="Master 7 Access Protection">
      <alias type="CMSIS" value="FMC_PFAPR_M7AP(x)"/>
      <bit_field_value name="PFAPR_M7AP_0b00" value="0b00" description="No access may be performed by this master."/>
      <bit_field_value name="PFAPR_M7AP_0b01" value="0b01" description="Only read accesses may be performed by this master."/>
      <bit_field_value name="PFAPR_M7AP_0b10" value="0b10" description="Only write accesses may be performed by this master."/>
      <bit_field_value name="PFAPR_M7AP_0b11" value="0b11" description="Both read and write accesses may be performed by this master."/>
    </bit_field>
    <bit_field offset="16" width="1" name="M0PFD" access="RW" reset_value="0" description="Master 0 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M0PFD(x)"/>
      <bit_field_value name="PFAPR_M0PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M0PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="17" width="1" name="M1PFD" access="RW" reset_value="0" description="Master 1 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M1PFD(x)"/>
      <bit_field_value name="PFAPR_M1PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M1PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="18" width="1" name="M2PFD" access="RW" reset_value="0" description="Master 2 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M2PFD(x)"/>
      <bit_field_value name="PFAPR_M2PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M2PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="19" width="1" name="M3PFD" access="RW" reset_value="0x1" description="Master 3 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M3PFD(x)"/>
      <bit_field_value name="PFAPR_M3PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M3PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="20" width="1" name="M4PFD" access="RW" reset_value="0x1" description="Master 4 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M4PFD(x)"/>
      <bit_field_value name="PFAPR_M4PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M4PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="21" width="1" name="M5PFD" access="RW" reset_value="0x1" description="Master 5 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M5PFD(x)"/>
      <bit_field_value name="PFAPR_M5PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M5PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="22" width="1" name="M6PFD" access="RW" reset_value="0x1" description="Master 6 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M6PFD(x)"/>
      <bit_field_value name="PFAPR_M6PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M6PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <bit_field offset="23" width="1" name="M7PFD" access="RW" reset_value="0x1" description="Master 7 Prefetch Disable">
      <alias type="CMSIS" value="FMC_PFAPR_M7PFD(x)"/>
      <bit_field_value name="PFAPR_M7PFD_0b0" value="0b0" description="Prefetching for this master is enabled."/>
      <bit_field_value name="PFAPR_M7PFD_0b1" value="0b1" description="Prefetching for this master is disabled."/>
    </bit_field>
    <reserved_bit_field offset="24" width="8" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="PFB01CR" description="Flash Bank 0-1 Control Register">
    <alias type="id" value="PFB0CR"/>
    <alias type="CMSIS" value="PFB01CR"/>
    <bit_field offset="0" width="1" name="RFU" access="RW" reset_value="0x1" description="Reserved for future use">
      <alias type="CMSIS" value="FMC_PFB01CR_RFU(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="B0IPE" access="RW" reset_value="0x1" description="Bank 0 Instruction Prefetch Enable">
      <alias type="CMSIS" value="FMC_PFB01CR_B0IPE(x)"/>
      <bit_field_value name="PFB01CR_B0IPE_0b0" value="0b0" description="Do not prefetch in response to instruction fetches."/>
      <bit_field_value name="PFB01CR_B0IPE_0b1" value="0b1" description="Enable prefetches in response to instruction fetches."/>
    </bit_field>
    <bit_field offset="2" width="1" name="B0DPE" access="RW" reset_value="0x1" description="Bank 0 Data Prefetch Enable">
      <alias type="CMSIS" value="FMC_PFB01CR_B0DPE(x)"/>
      <bit_field_value name="PFB01CR_B0DPE_0b0" value="0b0" description="Do not prefetch in response to data references."/>
      <bit_field_value name="PFB01CR_B0DPE_0b1" value="0b1" description="Enable prefetches in response to data references."/>
    </bit_field>
    <bit_field offset="3" width="1" name="B0ICE" access="RW" reset_value="0x1" description="Bank 0 Instruction Cache Enable">
      <alias type="CMSIS" value="FMC_PFB01CR_B0ICE(x)"/>
      <bit_field_value name="PFB01CR_B0ICE_0b0" value="0b0" description="Do not cache instruction fetches."/>
      <bit_field_value name="PFB01CR_B0ICE_0b1" value="0b1" description="Cache instruction fetches."/>
    </bit_field>
    <bit_field offset="4" width="1" name="B0DCE" access="RW" reset_value="0x1" description="Bank 0 Data Cache Enable">
      <alias type="CMSIS" value="FMC_PFB01CR_B0DCE(x)"/>
      <bit_field_value name="PFB01CR_B0DCE_0b0" value="0b0" description="Do not cache data references."/>
      <bit_field_value name="PFB01CR_B0DCE_0b1" value="0b1" description="Cache data references."/>
    </bit_field>
    <bit_field offset="5" width="3" name="CRC" access="RW" reset_value="0" description="Cache Replacement Control">
      <alias type="CMSIS" value="FMC_PFB01CR_CRC(x)"/>
      <bit_field_value name="PFB01CR_CRC_0b000" value="0b000" description="LRU replacement algorithm per set across all four ways"/>
      <bit_field_value name="PFB01CR_CRC_0b001" value="0b001" description="Reserved"/>
      <bit_field_value name="PFB01CR_CRC_0b010" value="0b010" description="Independent LRU with ways [0-1] for ifetches, [2-3] for data"/>
      <bit_field_value name="PFB01CR_CRC_0b011" value="0b011" description="Independent LRU with ways [0-2] for ifetches, [3] for data"/>
      <bit_field_value name="PFB01CR_CRC_0b1xx" value="0b1??" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <bit_field offset="17" width="2" name="B0MW" access="RO" reset_value="0x2" description="Bank 0 Memory Width">
      <alias type="CMSIS" value="FMC_PFB01CR_B0MW(x)"/>
      <bit_field_value name="PFB01CR_B0MW_0b00" value="0b00" description="32 bits"/>
      <bit_field_value name="PFB01CR_B0MW_0b01" value="0b01" description="64 bits"/>
      <bit_field_value name="PFB01CR_B0MW_0b10" value="0b10" description="128 bits"/>
      <bit_field_value name="PFB01CR_B0MW_0b11" value="0b11" description="Reserved"/>
    </bit_field>
    <bit_field offset="19" width="1" name="S_B_INV" access="WORZ" reset_value="0" description="Invalidate Prefetch Speculation Buffer">
      <alias type="CMSIS" value="FMC_PFB01CR_S_B_INV(x)"/>
      <bit_field_value name="PFB01CR_S_B_INV_0b0" value="0b0" description="Speculation buffer is not affected"/>
      <bit_field_value name="PFB01CR_S_B_INV_0b1" value="0b1" description="Invalidate (clear) speculation buffer"/>
    </bit_field>
    <bit_field offset="20" width="4" name="CINV_WAY" access="WORZ" reset_value="0" description="Cache Invalidate Way x">
      <alias type="CMSIS" value="FMC_PFB01CR_CINV_WAY(x)"/>
      <bit_field_value name="PFB01CR_CINV_WAY_0b0000" value="0b0000" description="No cache way invalidation for the corresponding cache"/>
      <bit_field_value name="PFB01CR_CINV_WAY_0b0001" value="0b0001" description="Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected"/>
    </bit_field>
    <bit_field offset="24" width="4" name="CLCK_WAY" access="RW" reset_value="0" description="Cache Lock Way x">
      <alias type="CMSIS" value="FMC_PFB01CR_CLCK_WAY(x)"/>
      <bit_field_value name="PFB01CR_CLCK_WAY_0b0000" value="0b0000" description="Cache way is unlocked and may be displaced"/>
      <bit_field_value name="PFB01CR_CLCK_WAY_0b0001" value="0b0001" description="Cache way is locked and its contents are not displaced"/>
    </bit_field>
    <bit_field offset="28" width="4" name="B0RWSC" access="RO" reset_value="0x3" description="Bank 0 Read Wait State Control">
      <alias type="CMSIS" value="FMC_PFB01CR_B0RWSC(x)"/>
    </bit_field>
  </register>
  <register offset="0x8" width="32" name="PFB23CR" description="Flash Bank 2-3 Control Register">
    <alias type="id" value="PFB1CR"/>
    <alias type="CMSIS" value="PFB23CR"/>
    <bit_field offset="0" width="1" name="RFU" access="RW" reset_value="0x1" description="Reserved for future use">
      <alias type="CMSIS" value="FMC_PFB23CR_RFU(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="B1IPE" access="RW" reset_value="0x1" description="Bank 1 Instruction Prefetch Enable">
      <alias type="CMSIS" value="FMC_PFB23CR_B1IPE(x)"/>
      <bit_field_value name="PFB23CR_B1IPE_0b0" value="0b0" description="Do not prefetch in response to instruction fetches."/>
      <bit_field_value name="PFB23CR_B1IPE_0b1" value="0b1" description="Enable prefetches in response to instruction fetches."/>
    </bit_field>
    <bit_field offset="2" width="1" name="B1DPE" access="RW" reset_value="0x1" description="Bank 1 Data Prefetch Enable">
      <alias type="CMSIS" value="FMC_PFB23CR_B1DPE(x)"/>
      <bit_field_value name="PFB23CR_B1DPE_0b0" value="0b0" description="Do not prefetch in response to data references."/>
      <bit_field_value name="PFB23CR_B1DPE_0b1" value="0b1" description="Enable prefetches in response to data references."/>
    </bit_field>
    <bit_field offset="3" width="1" name="B1ICE" access="RW" reset_value="0x1" description="Bank 1 Instruction Cache Enable">
      <alias type="CMSIS" value="FMC_PFB23CR_B1ICE(x)"/>
      <bit_field_value name="PFB23CR_B1ICE_0b0" value="0b0" description="Do not cache instruction fetches."/>
      <bit_field_value name="PFB23CR_B1ICE_0b1" value="0b1" description="Cache instruction fetches."/>
    </bit_field>
    <bit_field offset="4" width="1" name="B1DCE" access="RW" reset_value="0x1" description="Bank 1 Data Cache Enable">
      <alias type="CMSIS" value="FMC_PFB23CR_B1DCE(x)"/>
      <bit_field_value name="PFB23CR_B1DCE_0b0" value="0b0" description="Do not cache data references."/>
      <bit_field_value name="PFB23CR_B1DCE_0b1" value="0b1" description="Cache data references."/>
    </bit_field>
    <reserved_bit_field offset="5" width="3" reset_value="0"/>
    <reserved_bit_field offset="8" width="8" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <bit_field offset="17" width="2" name="B1MW" access="RO" reset_value="0x2" description="Bank 1 Memory Width">
      <alias type="CMSIS" value="FMC_PFB23CR_B1MW(x)"/>
      <bit_field_value name="PFB23CR_B1MW_0b00" value="0b00" description="32 bits"/>
      <bit_field_value name="PFB23CR_B1MW_0b01" value="0b01" description="64 bits"/>
      <bit_field_value name="PFB23CR_B1MW_0b10" value="0b10" description="128 bits"/>
      <bit_field_value name="PFB23CR_B1MW_0b11" value="0b11" description="Reserved"/>
    </bit_field>
    <reserved_bit_field offset="19" width="9" reset_value="0"/>
    <bit_field offset="28" width="4" name="B1RWSC" access="RO" reset_value="0x3" description="Bank 1 Read Wait State Control">
      <alias type="CMSIS" value="FMC_PFB23CR_B1RWSC(x)"/>
    </bit_field>
  </register>
  <register offset="0x100" width="32" name="TAGVDW0S0" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW0S[0]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x104" width="32" name="TAGVDW0S1" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW0S[1]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x108" width="32" name="TAGVDW0S2" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW0S[2]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x10C" width="32" name="TAGVDW0S3" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW0S[3]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW0S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x110" width="32" name="TAGVDW1S0" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW1S[0]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x114" width="32" name="TAGVDW1S1" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW1S[1]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x118" width="32" name="TAGVDW1S2" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW1S[2]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x11C" width="32" name="TAGVDW1S3" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW1S[3]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW1S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x120" width="32" name="TAGVDW2S0" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW2S[0]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x124" width="32" name="TAGVDW2S1" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW2S[1]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x128" width="32" name="TAGVDW2S2" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW2S[2]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x12C" width="32" name="TAGVDW2S3" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW2S[3]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW2S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x130" width="32" name="TAGVDW3S0" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW3S[0]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x134" width="32" name="TAGVDW3S1" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW3S[1]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x138" width="32" name="TAGVDW3S2" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW3S[2]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x13C" width="32" name="TAGVDW3S3" description="Cache Tag Storage">
    <alias type="CMSIS" value="TAGVDW3S[3]"/>
    <bit_field offset="0" width="1" name="valid" access="RW" reset_value="0" description="1-bit valid for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_valid(x)"/>
    </bit_field>
    <reserved_bit_field offset="1" width="5" reset_value="0"/>
    <bit_field offset="6" width="16" name="tag" access="RW" reset_value="0" description="16-bit tag for cache entry">
      <alias type="CMSIS" value="FMC_TAGVDW3S_tag(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="10" reset_value="0"/>
  </register>
  <register offset="0x200" width="32" name="DATAW0S0UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[0][0].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x204" width="32" name="DATAW0S0MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[0][0].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x208" width="32" name="DATAW0S0ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[0][0].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x20C" width="32" name="DATAW0S0LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[0][0].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x210" width="32" name="DATAW0S1UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[0][1].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x214" width="32" name="DATAW0S1MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[0][1].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x218" width="32" name="DATAW0S1ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[0][1].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x21C" width="32" name="DATAW0S1LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[0][1].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x220" width="32" name="DATAW0S2UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[0][2].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x224" width="32" name="DATAW0S2MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[0][2].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x228" width="32" name="DATAW0S2ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[0][2].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x22C" width="32" name="DATAW0S2LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[0][2].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x230" width="32" name="DATAW0S3UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[0][3].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x234" width="32" name="DATAW0S3MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[0][3].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x238" width="32" name="DATAW0S3ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[0][3].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x23C" width="32" name="DATAW0S3LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[0][3].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x240" width="32" name="DATAW1S0UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[1][0].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x244" width="32" name="DATAW1S0MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[1][0].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x248" width="32" name="DATAW1S0ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[1][0].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x24C" width="32" name="DATAW1S0LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[1][0].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x250" width="32" name="DATAW1S1UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[1][1].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x254" width="32" name="DATAW1S1MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[1][1].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x258" width="32" name="DATAW1S1ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[1][1].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x25C" width="32" name="DATAW1S1LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[1][1].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x260" width="32" name="DATAW1S2UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[1][2].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x264" width="32" name="DATAW1S2MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[1][2].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x268" width="32" name="DATAW1S2ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[1][2].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x26C" width="32" name="DATAW1S2LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[1][2].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x270" width="32" name="DATAW1S3UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[1][3].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x274" width="32" name="DATAW1S3MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[1][3].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x278" width="32" name="DATAW1S3ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[1][3].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x27C" width="32" name="DATAW1S3LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[1][3].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x280" width="32" name="DATAW2S0UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[2][0].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x284" width="32" name="DATAW2S0MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[2][0].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x288" width="32" name="DATAW2S0ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[2][0].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x28C" width="32" name="DATAW2S0LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[2][0].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x290" width="32" name="DATAW2S1UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[2][1].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x294" width="32" name="DATAW2S1MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[2][1].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x298" width="32" name="DATAW2S1ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[2][1].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x29C" width="32" name="DATAW2S1LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[2][1].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2A0" width="32" name="DATAW2S2UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[2][2].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2A4" width="32" name="DATAW2S2MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[2][2].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2A8" width="32" name="DATAW2S2ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[2][2].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2AC" width="32" name="DATAW2S2LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[2][2].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2B0" width="32" name="DATAW2S3UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[2][3].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2B4" width="32" name="DATAW2S3MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[2][3].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2B8" width="32" name="DATAW2S3ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[2][3].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2BC" width="32" name="DATAW2S3LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[2][3].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2C0" width="32" name="DATAW3S0UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[3][0].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2C4" width="32" name="DATAW3S0MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[3][0].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2C8" width="32" name="DATAW3S0ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[3][0].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2CC" width="32" name="DATAW3S0LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[3][0].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2D0" width="32" name="DATAW3S1UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[3][1].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2D4" width="32" name="DATAW3S1MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[3][1].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2D8" width="32" name="DATAW3S1ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[3][1].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2DC" width="32" name="DATAW3S1LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[3][1].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2E0" width="32" name="DATAW3S2UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[3][2].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2E4" width="32" name="DATAW3S2MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[3][2].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2E8" width="32" name="DATAW3S2ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[3][2].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2EC" width="32" name="DATAW3S2LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[3][2].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2F0" width="32" name="DATAW3S3UM" description="Cache Data Storage (uppermost word)">
    <alias type="CMSIS" value="SET[3][3].DATA_UM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [127:96] of data entry">
      <alias type="CMSIS" value="FMC_DATA_UM_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2F4" width="32" name="DATAW3S3MU" description="Cache Data Storage (mid-upper word)">
    <alias type="CMSIS" value="SET[3][3].DATA_MU"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [95:64] of data entry">
      <alias type="CMSIS" value="FMC_DATA_MU_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2F8" width="32" name="DATAW3S3ML" description="Cache Data Storage (mid-lower word)">
    <alias type="CMSIS" value="SET[3][3].DATA_ML"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [63:32] of data entry">
      <alias type="CMSIS" value="FMC_DATA_ML_data(x)"/>
    </bit_field>
  </register>
  <register offset="0x2FC" width="32" name="DATAW3S3LM" description="Cache Data Storage (lowermost word)">
    <alias type="CMSIS" value="SET[3][3].DATA_LM"/>
    <bit_field offset="0" width="32" name="data" access="RW" reset_value="0" description="Bits [31:0] of data entry">
      <alias type="CMSIS" value="FMC_DATA_LM_data(x)"/>
    </bit_field>
  </register>
</regs:peripheral>