// Seed: 3980116702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_16 = 1 ? id_12 : 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output tri   id_1,
    input  tri   id_2
    , id_18,
    input  wire  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    output wire  id_6,
    input  tri   id_7,
    input  wire  id_8,
    output uwire id_9,
    input  wor   id_10,
    output wor   id_11,
    input  tri   id_12,
    input  uwire id_13,
    input  tri0  id_14,
    output wor   id_15,
    output tri1  id_16
);
  wire id_19;
  or primCall (id_9, id_10, id_19, id_18, id_3, id_7, id_12, id_13, id_2);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_18,
      id_18,
      id_19
  );
endmodule
