CoexP2_G05_F405_R507	[9759, 0, 0, 0, 0]
CoexP2_G05_F405_F405	[0, 0, 0, 0, 9]
CoexP2_G05_F411_R507	[0, 0, 0, 0, 4]
CoexP2_G05_R507	[0, 0, 0, 0, 9]
CoexP2_G05_F405_R501	[0, 0, 0, 0, 4]
CoexP2_G05_F405_R504	[0, 0, 0, 0, 3]
CoexP2_G05_F405	[0, 0, 0, 0, 14]
CoexP2_G05_F405_R508	[0, 0, 0, 0, 1]
CoexP2_G05_F405_R502	[0, 0, 0, 0, 3]
CoexP2_G05_F405_F408	[0, 0, 0, 0, 1]
CoexP2_G05_F405_R505	[0, 0, 0, 0, 2]
CoexP2_G05_F412	[0, 0, 0, 0, 1]
CoexP2_G05_F405_R506	[0, 0, 0, 0, 4]
CoexP2_G05_F405_F409	[0, 0, 0, 0, 1]
Total	[9759, 0, 0, 0, 56]
