#ifndef RES_R02_00_H
#define RES_R02_00_H

enum dRes_INDEX_R02_00 {
    /* BMDR */
    dRes_INDEX_R02_00_BMD_MODEL_e=0x7,
    dRes_INDEX_R02_00_BMD_MODEL1_e=0x8,
    dRes_INDEX_R02_00_BMD_MODEL3_e=0x9,
    /* DZR  */
    dRes_INDEX_R02_00_DZR_ROOM_e=0xC,
    /* EVT  */
    dRes_INDEX_R02_00_DAT_EVENT_LIST_e=0xF,
    dRes_INDEX_R02_00_STB_R02_ENTER01_e=0x10,
    dRes_INDEX_R02_00_STB_SHIELD_FALL_e=0x11,
    dRes_INDEX_R02_00_STB_SPIN_e=0x12,
    /* KCL  */
    dRes_INDEX_R02_00_KCL_ROOM_1_e=0x15,
    /* PLC  */
    dRes_INDEX_R02_00_PLC_ROOM_2_e=0x18,
};

enum dRes_ID_R02_00 {
    /* BMDR */
    dRes_ID_R02_00_BMD_MODEL_e=0x7,
    dRes_ID_R02_00_BMD_MODEL1_e=0x8,
    dRes_ID_R02_00_BMD_MODEL3_e=0x9,
    /* DZR  */
    dRes_ID_R02_00_DZR_ROOM_e=0xC,
    /* EVT  */
    dRes_ID_R02_00_DAT_EVENT_LIST_e=0xF,
    dRes_ID_R02_00_STB_R02_ENTER01_e=0x10,
    dRes_ID_R02_00_STB_SHIELD_FALL_e=0x11,
    dRes_ID_R02_00_STB_SPIN_e=0x12,
    /* KCL  */
    dRes_ID_R02_00_KCL_ROOM_1_e=0x15,
    /* PLC  */
    dRes_ID_R02_00_PLC_ROOM_2_e=0x18,
};

#endif /* !RES_R02_00_H */