;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 310, 19
	ADD 210, 60
	DJN -1, @-20
	ADD -61, <-20
	SUB @121, 103
	ADD 310, 19
	SUB @121, 103
	SUB @121, 103
	ADD 310, 19
	DJN -1, @-20
	SUB @121, 100
	SPL 0, <-0
	ADD 310, 19
	SLT 800, -2
	DJN -1, @-20
	SUB @121, 100
	SUB -61, <-20
	SPL @0, #-2
	SUB -61, <-20
	SUB @121, 100
	SUB @121, 100
	SUB -61, <-20
	ADD 3, @-20
	SPL 300, 90
	SPL 300, 90
	SPL 300, 90
	SPL @0, #-2
	SPL 136, 9
	SUB #0, -0
	SPL <713
	SUB 130, 9
	ADD 3, @20
	ADD @121, 706
	ADD 3, @20
	SPL 136, 9
	ADD 130, 9
	MOV -1, <-20
	JMZ 310, 19
	ADD 3, @20
	JMZ 150, -9
	SUB @13, 0
	SUB 0, @-2
	ADD 210, 60
	ADD 210, 60
	DJN -1, @-20
