// Seed: 208681588
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply0 id_5
);
  assign id_5 = -1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd51
) (
    input wire id_0,
    input tri0 id_1[-1 : -1],
    input tri1 id_2,
    input wand id_3,
    input supply1 _id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri0 id_10
);
  logic [7:0][id_4] id_12 = id_9;
  wire id_13;
  assign id_5 = id_8 !=? 1'b0 == id_9 !== -1;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_8,
      id_6,
      id_5
  );
  assign modCall_1.id_5 = 0;
  wire id_14, id_15;
  wire id_16, id_17;
endmodule
