Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  2 13:40:33 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       106         
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 106 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  188          inf        0.000                      0                  188           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.358ns  (logic 4.107ns (43.894%)  route 5.250ns (56.106%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg/C
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg/Q
                         net (fo=2, routed)           1.545     2.001    change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_ena_reg_n_0
    SLICE_X25Y112        LUT2 (Prop_lut2_I0_O)        0.124     2.125 f  change_sensor/Byte_compiler/Read_Byte/I2C_Master/scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.705     5.830    scl_IOBUF_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.527     9.358 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.358    scl
    M3                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/sda_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 4.340ns (62.390%)  route 2.616ns (37.610%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/sda_int_reg/C
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  change_sensor/Byte_compiler/Read_Byte/I2C_Master/sda_int_reg/Q
                         net (fo=3, routed)           0.853     1.309    change_sensor/Byte_compiler/Read_Byte/I2C_Master/sda_int_reg_n_0
    SLICE_X4Y126         LUT4 (Prop_lut4_I0_O)        0.154     1.463 f  change_sensor/Byte_compiler/Read_Byte/I2C_Master/sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           1.763     3.226    sda_TRI
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.730     6.956 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     6.956    sda
    A16                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 3.196ns (53.418%)  route 2.787ns (46.582%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 r  change_sensor/Byte_compiler/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.660    change_sensor/Byte_compiler/i_/i__carry__5_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.983 r  change_sensor/Byte_compiler/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     5.983    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]_1[1]
    SLICE_X2Y130         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 3.188ns (53.356%)  route 2.787ns (46.644%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 r  change_sensor/Byte_compiler/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.660    change_sensor/Byte_compiler/i_/i__carry__5_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.975 r  change_sensor/Byte_compiler/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     5.975    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]_1[3]
    SLICE_X2Y130         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.112ns (52.755%)  route 2.787ns (47.245%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 r  change_sensor/Byte_compiler/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.660    change_sensor/Byte_compiler/i_/i__carry__5_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.899 r  change_sensor/Byte_compiler/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     5.899    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]_1[2]
    SLICE_X2Y130         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 3.092ns (52.594%)  route 2.787ns (47.406%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.660 r  change_sensor/Byte_compiler/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.660    change_sensor/Byte_compiler/i_/i__carry__5_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.879 r  change_sensor/Byte_compiler/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     5.879    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[31]_1[0]
    SLICE_X2Y130         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 3.079ns (52.489%)  route 2.787ns (47.511%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.866 r  change_sensor/Byte_compiler/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     5.866    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]_1[1]
    SLICE_X2Y129         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.071ns (52.424%)  route 2.787ns (47.576%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.858 r  change_sensor/Byte_compiler/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     5.858    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]_1[3]
    SLICE_X2Y129         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 2.995ns (51.799%)  route 2.787ns (48.201%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.782 r  change_sensor/Byte_compiler/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     5.782    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]_1[2]
    SLICE_X2Y129         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 2.975ns (51.631%)  route 2.787ns (48.369%))
  Logic Levels:           14  (CARRY4=11 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/C
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]/Q
                         net (fo=3, routed)           0.851     1.369    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[3]
    SLICE_X3Y125         LUT2 (Prop_lut2_I1_O)        0.124     1.493 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.493    change_sensor/Byte_compiler/Read_Byte/i__carry_i_6_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.043 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.043    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.157 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.157    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.271 r  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.271    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.385 f  change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[3]
                         net (fo=34, routed)          1.927     4.312    change_sensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_0
    SLICE_X2Y123         LUT2 (Prop_lut2_I1_O)        0.124     4.436 r  change_sensor/Byte_compiler/Read_Byte/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.436    change_sensor/Byte_compiler/Read_Byte_n_5
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.949 r  change_sensor/Byte_compiler/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.949    change_sensor/Byte_compiler/i_/i__carry_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.066 r  change_sensor/Byte_compiler/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009     5.075    change_sensor/Byte_compiler/i_/i__carry__0_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  change_sensor/Byte_compiler/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.192    change_sensor/Byte_compiler/i_/i__carry__1_n_0
    SLICE_X2Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.309 r  change_sensor/Byte_compiler/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.309    change_sensor/Byte_compiler/i_/i__carry__2_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.426 r  change_sensor/Byte_compiler/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.426    change_sensor/Byte_compiler/i_/i__carry__3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.543 r  change_sensor/Byte_compiler/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.543    change_sensor/Byte_compiler/i_/i__carry__4_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.762 r  change_sensor/Byte_compiler/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     5.762    change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[27]_1[0]
    SLICE_X2Y129         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/WaitClock_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/PulseMachine_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/PulseMachine_reg/C
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/PulseMachine_reg/Q
                         net (fo=4, routed)           0.075     0.216    change_sensor/Byte_compiler/Read_Byte/I2C_Master/begin_transaction_reg_0
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.045     0.261 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/FSM_sequential_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.261    change_sensor/Byte_compiler/Read_Byte/I2C_Master_n_16
    SLICE_X5Y128         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/ADDR1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/I2C_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  change_sensor/ADDR1_reg[0]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/ADDR1_reg[0]/Q
                         net (fo=1, routed)           0.086     0.227    change_sensor/Byte_compiler/I2C_REG_reg[6]_0[0]
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.045     0.272 r  change_sensor/Byte_compiler/I2C_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    change_sensor/Byte_compiler/I2C_REG[0]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  change_sensor/Byte_compiler/I2C_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/ADDR1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/I2C_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.459%)  route 0.122ns (39.541%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  change_sensor/ADDR1_reg[3]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/ADDR1_reg[3]/Q
                         net (fo=1, routed)           0.122     0.263    change_sensor/Byte_compiler/I2C_REG_reg[6]_0[3]
    SLICE_X4Y128         LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  change_sensor/Byte_compiler/I2C_REG[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    change_sensor/Byte_compiler/I2C_REG[3]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  change_sensor/Byte_compiler/I2C_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/I2C_REG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.801%)  route 0.167ns (54.199%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/I2C_REG_reg[3]/C
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/I2C_REG_reg[3]/Q
                         net (fo=3, routed)           0.167     0.308    change_sensor/Byte_compiler/Read_Byte/I2C_Master/D[3]
    SLICE_X5Y126         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/ADDR1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/I2C_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  change_sensor/ADDR1_reg[2]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/ADDR1_reg[2]/Q
                         net (fo=1, routed)           0.137     0.278    change_sensor/Byte_compiler/I2C_REG_reg[6]_0[2]
    SLICE_X1Y128         LUT3 (Prop_lut3_I1_O)        0.045     0.323 r  change_sensor/Byte_compiler/I2C_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    change_sensor/Byte_compiler/I2C_REG[2]_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  change_sensor/Byte_compiler/I2C_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.323%)  route 0.138ns (42.677%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[4]/C
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[4]/Q
                         net (fo=9, routed)           0.138     0.279    change_sensor/Byte_compiler/count[4]
    SLICE_X23Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.324 r  change_sensor/Byte_compiler/i___8/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.324    change_sensor/Byte_compiler/Read_Byte/I2C_Master/data0[3]
    SLICE_X23Y112        FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/I2C_REG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.362%)  route 0.184ns (56.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/I2C_REG_reg[4]/C
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/I2C_REG_reg[4]/Q
                         net (fo=3, routed)           0.184     0.325    change_sensor/Byte_compiler/Read_Byte/I2C_Master/D[4]
    SLICE_X7Y126         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/Byte_compiler/begin_transaction_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.565%)  route 0.149ns (44.435%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE                         0.000     0.000 r  change_sensor/Byte_compiler/begin_transaction_reg/C
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  change_sensor/Byte_compiler/begin_transaction_reg/Q
                         net (fo=4, routed)           0.149     0.290    change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[0]_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.045     0.335 r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE[0]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/I2CADDR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.128ns (38.164%)  route 0.207ns (61.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  change_sensor/I2CADDR_reg[3]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  change_sensor/I2CADDR_reg[3]/Q
                         net (fo=9, routed)           0.207     0.335    change_sensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[4]_0
    SLICE_X5Y127         FDRE                                         r  change_sensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 change_sensor/I2CADDR_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change_sensor/Byte_compiler/FSM_sequential_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.227ns (64.671%)  route 0.124ns (35.329%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  change_sensor/I2CADDR_reg[3]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  change_sensor/I2CADDR_reg[3]/Q
                         net (fo=9, routed)           0.124     0.252    change_sensor/Byte_compiler/Read_Byte/addr_rw_reg[4]
    SLICE_X3Y129         LUT5 (Prop_lut5_I1_O)        0.099     0.351 r  change_sensor/Byte_compiler/Read_Byte/FSM_sequential_STATE[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    change_sensor/Byte_compiler/Read_Byte_n_50
    SLICE_X3Y129         FDRE                                         r  change_sensor/Byte_compiler/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------





