#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x6253a263a290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6253a2638840 .scope package, "sigma_pkg" "sigma_pkg" 3 3;
 .timescale 0 0;
P_0x6253a26587a0 .param/l "ALU_ADD" 0 3 11, C4<0000>;
P_0x6253a26587e0 .param/l "ALU_AND" 0 3 13, C4<0010>;
P_0x6253a2658820 .param/l "ALU_COPY_B" 0 3 21, C4<1010>;
P_0x6253a2658860 .param/l "ALU_OP_TYPE_LSU" 0 3 87, C4<01>;
P_0x6253a26588a0 .param/l "ALU_OP_TYPE_LUI" 0 3 88, C4<10>;
P_0x6253a26588e0 .param/l "ALU_OP_TYPE_R_I" 0 3 86, C4<00>;
P_0x6253a2658920 .param/l "ALU_OR" 0 3 14, C4<0011>;
P_0x6253a2658960 .param/l "ALU_SLL" 0 3 16, C4<0101>;
P_0x6253a26589a0 .param/l "ALU_SLT" 0 3 19, C4<1000>;
P_0x6253a26589e0 .param/l "ALU_SLTU" 0 3 20, C4<1001>;
P_0x6253a2658a20 .param/l "ALU_SRA" 0 3 18, C4<0111>;
P_0x6253a2658a60 .param/l "ALU_SRC_IMM" 0 3 77, C4<1>;
P_0x6253a2658aa0 .param/l "ALU_SRC_REG" 0 3 76, C4<0>;
P_0x6253a2658ae0 .param/l "ALU_SRL" 0 3 17, C4<0110>;
P_0x6253a2658b20 .param/l "ALU_SUB" 0 3 12, C4<0001>;
P_0x6253a2658b60 .param/l "ALU_XOR" 0 3 15, C4<0100>;
P_0x6253a2658ba0 .param/l "FUNCT3_ADD" 0 3 60, C4<000>;
P_0x6253a2658be0 .param/l "FUNCT3_SW" 0 3 62, C4<010>;
P_0x6253a2658c20 .param/l "FUNCT7_ADD" 0 3 65, C4<0000000>;
P_0x6253a2658c60 .param/l "IMM_TYPE_B" 0 3 33, C4<011>;
P_0x6253a2658ca0 .param/l "IMM_TYPE_I" 0 3 31, C4<001>;
P_0x6253a2658ce0 .param/l "IMM_TYPE_J" 0 3 35, C4<101>;
P_0x6253a2658d20 .param/l "IMM_TYPE_NONE" 0 3 30, C4<000>;
P_0x6253a2658d60 .param/l "IMM_TYPE_S" 0 3 32, C4<010>;
P_0x6253a2658da0 .param/l "IMM_TYPE_U" 0 3 34, C4<100>;
P_0x6253a2658de0 .param/l "MEM_TO_REG_ALU_RES" 0 3 81, C4<0>;
P_0x6253a2658e20 .param/l "MEM_TO_REG_MEM_DATA" 0 3 82, C4<1>;
P_0x6253a2658e60 .param/l "OPCODE_IMM" 0 3 48, C4<0010011>;
P_0x6253a2658ea0 .param/l "OPCODE_LUI" 0 3 46, C4<0110111>;
P_0x6253a2658ee0 .param/l "OPCODE_RTYPE" 0 3 49, C4<0110011>;
P_0x6253a2658f20 .param/l "OPCODE_STORE" 0 3 47, C4<0100011>;
P_0x6253a2658f60 .param/l "S_DECODE" 0 3 100, C4<0001>;
P_0x6253a2658fa0 .param/l "S_EXEC_I_TYPE" 0 3 105, C4<0110>;
P_0x6253a2658fe0 .param/l "S_EXEC_R_TYPE" 0 3 103, C4<0100>;
P_0x6253a2659020 .param/l "S_FETCH" 0 3 99, C4<0000>;
P_0x6253a2659060 .param/l "S_MEM_ADDR_COMP" 0 3 101, C4<0010>;
P_0x6253a26590a0 .param/l "S_MEM_WRITE" 0 3 102, C4<0011>;
P_0x6253a26590e0 .param/l "S_WB_I_TYPE" 0 3 106, C4<0111>;
P_0x6253a2659120 .param/l "S_WB_R_TYPE" 0 3 104, C4<0101>;
S_0x6253a26577f0 .scope module, "instruction_decoder" "instruction_decoder" 4 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v0x6253a264b4b0_0 .net "funct3", 2 0, L_0x6253a267a860;  1 drivers
v0x6253a263b740_0 .net "funct7", 6 0, L_0x6253a267aad0;  1 drivers
o0x7fc9703cf078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6253a2636ec0_0 .net "instruction_in", 31 0, o0x7fc9703cf078;  0 drivers
v0x6253a2648300_0 .net "opcode", 6 0, L_0x6253a267a720;  1 drivers
v0x6253a26487b0_0 .net "rd", 4 0, L_0x6253a267a7c0;  1 drivers
v0x6253a264df10_0 .net "rs1", 4 0, L_0x6253a267a900;  1 drivers
v0x6253a2595330_0 .net "rs2", 4 0, L_0x6253a267aa30;  1 drivers
L_0x6253a267a720 .part o0x7fc9703cf078, 0, 7;
L_0x6253a267a7c0 .part o0x7fc9703cf078, 7, 5;
L_0x6253a267a860 .part o0x7fc9703cf078, 12, 3;
L_0x6253a267a900 .part o0x7fc9703cf078, 15, 5;
L_0x6253a267aa30 .part o0x7fc9703cf078, 20, 5;
L_0x6253a267aad0 .part o0x7fc9703cf078, 25, 7;
S_0x6253a25fda00 .scope module, "tb_sigmacore_top" "tb_sigmacore_top" 5 5;
 .timescale -9 -12;
P_0x6253a260d870 .param/l "CLOCK_PERIOD" 1 5 24, +C4<00000000000000000000000000001010>;
v0x6253a267a3c0_0 .var "clk_tb", 0 0;
v0x6253a267a480_0 .net "instruction_out_tb", 31 0, L_0x6253a2636da0;  1 drivers
v0x6253a267a590_0 .net "pc_out_tb", 31 0, L_0x6253a263b620;  1 drivers
v0x6253a267a680_0 .var "reset_n_tb", 0 0;
S_0x6253a2670350 .scope begin, "$unm_blk_62" "$unm_blk_62" 5 31, 5 31 0, S_0x6253a25fda00;
 .timescale -9 -12;
v0x6253a2670590_0 .var "dmem_word_addr", 9 0;
E_0x6253a26564d0 .event posedge, v0x6253a2671d90_0;
S_0x6253a2670690 .scope begin, "$unm_blk_63" "$unm_blk_63" 5 81, 5 81 0, S_0x6253a25fda00;
 .timescale -9 -12;
v0x6253a2670890_0 .var/str "instr_name";
v0x6253a2670950_0 .var "opcode", 6 0;
v0x6253a2670a30_0 .var "rd", 4 0;
v0x6253a2670af0_0 .var/str "report_string";
S_0x6253a2670bb0 .scope module, "dut" "sigmacore_top" 5 16, 6 11 0, S_0x6253a25fda00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 32 "final_pc_out";
    .port_info 3 /OUTPUT 32 "final_instruction_out";
L_0x6253a268c220 .functor BUFT 1, v0x6253a2678910_0, C4<0>, C4<0>, C4<0>;
v0x6253a2679320_0 .net "alu_op_type", 1 0, v0x6253a2670f70_0;  1 drivers
v0x6253a2679400_0 .net "alu_out_write", 0 0, v0x6253a26783b0_0;  1 drivers
v0x6253a2679510_0 .net "alu_src_a", 0 0, v0x6253a2678470_0;  1 drivers
v0x6253a2679600_0 .net "alu_src_b", 1 0, v0x6253a2678570_0;  1 drivers
v0x6253a26796f0_0 .net "clk", 0 0, v0x6253a267a3c0_0;  1 drivers
v0x6253a26797e0_0 .net "final_instruction_out", 31 0, L_0x6253a2636da0;  alias, 1 drivers
v0x6253a2679880_0 .net "final_pc_out", 31 0, L_0x6253a263b620;  alias, 1 drivers
v0x6253a2679920_0 .net "imm_src", 2 0, v0x6253a26787d0_0;  1 drivers
v0x6253a26799c0_0 .net "ir_write", 0 0, v0x6253a2678870_0;  1 drivers
v0x6253a2679a60_0 .net "mem_read", 0 0, v0x6253a2678910_0;  1 drivers
v0x6253a2679b00_0 .net "mem_to_reg", 0 0, v0x6253a26789b0_0;  1 drivers
v0x6253a2679bf0_0 .net "mem_write", 0 0, v0x6253a2678a50_0;  1 drivers
v0x6253a2679c90_0 .net "opcode_from_datapath", 6 0, L_0x6253a268c330;  1 drivers
v0x6253a2679d30_0 .net "pc_source", 1 0, v0x6253a2678c70_0;  1 drivers
v0x6253a2679e20_0 .net "pc_write", 0 0, v0x6253a2678d30_0;  1 drivers
v0x6253a2679f10_0 .net "reg_a_write", 0 0, v0x6253a2678e00_0;  1 drivers
v0x6253a267a000_0 .net "reg_b_write", 0 0, v0x6253a2678ed0_0;  1 drivers
v0x6253a267a200_0 .net "reg_write", 0 0, v0x6253a2678fa0_0;  1 drivers
v0x6253a267a2a0_0 .net "reset_n", 0 0, v0x6253a267a680_0;  1 drivers
L_0x6253a268c330 .part L_0x6253a2636da0, 0, 7;
S_0x6253a2670d90 .scope module, "datapath" "multicycle_cpu" 6 61, 7 12 0, S_0x6253a2670bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 1 "ir_write";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 1 "mem_write";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 2 "pc_source";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "alu_src_a";
    .port_info 10 /INPUT 2 "alu_src_b";
    .port_info 11 /INPUT 3 "imm_src";
    .port_info 12 /INPUT 2 "alu_op_type";
    .port_info 13 /INPUT 1 "reg_a_write";
    .port_info 14 /INPUT 1 "reg_b_write";
    .port_info 15 /INPUT 1 "alu_out_write";
    .port_info 16 /OUTPUT 32 "current_pc_out";
    .port_info 17 /OUTPUT 32 "instruction_out";
L_0x6253a263b620 .functor BUFZ 32, v0x6253a2677130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6253a2636da0 .functor BUFZ 32, v0x6253a2676bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc9703861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6253a2648690 .functor XNOR 1, v0x6253a2678470_0, L_0x7fc9703861c8, C4<0>, C4<0>;
L_0x7fc970386258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6253a264ddb0 .functor XNOR 1, v0x6253a26789b0_0, L_0x7fc970386258, C4<0>, C4<0>;
v0x6253a2675ca0_0 .net/2u *"_ivl_10", 0 0, L_0x7fc9703861c8;  1 drivers
v0x6253a2675d80_0 .net *"_ivl_12", 0 0, L_0x6253a2648690;  1 drivers
v0x6253a2675e40_0 .net/2u *"_ivl_20", 0 0, L_0x7fc970386258;  1 drivers
v0x6253a2675f00_0 .net *"_ivl_22", 0 0, L_0x6253a264ddb0;  1 drivers
v0x6253a2675fc0_0 .net "alu_input_a", 31 0, L_0x6253a268ba40;  1 drivers
v0x6253a26760d0_0 .var "alu_input_b", 31 0;
v0x6253a2676170_0 .net "alu_op", 3 0, v0x6253a26714a0_0;  1 drivers
v0x6253a2676260_0 .net "alu_op_type", 1 0, v0x6253a2670f70_0;  alias, 1 drivers
v0x6253a2676320_0 .net "alu_out_write", 0 0, v0x6253a26783b0_0;  alias, 1 drivers
v0x6253a26763c0_0 .net "alu_result", 31 0, v0x6253a2673900_0;  1 drivers
v0x6253a26764b0_0 .var "alu_result_register", 31 0;
v0x6253a2676580_0 .net "alu_src_a", 0 0, v0x6253a2678470_0;  alias, 1 drivers
v0x6253a2676620_0 .net "alu_src_b", 1 0, v0x6253a2678570_0;  alias, 1 drivers
v0x6253a2676700_0 .net "alu_zero_flag", 0 0, L_0x6253a268bd00;  1 drivers
v0x6253a26767d0_0 .net "clk", 0 0, v0x6253a267a3c0_0;  alias, 1 drivers
v0x6253a2676870_0 .net "current_pc_out", 31 0, L_0x6253a263b620;  alias, 1 drivers
v0x6253a2676930_0 .net "imm_src", 2 0, v0x6253a26787d0_0;  alias, 1 drivers
v0x6253a2676a20_0 .net "instruction_from_imem", 31 0, v0x6253a26728b0_0;  1 drivers
v0x6253a2676af0_0 .net "instruction_out", 31 0, L_0x6253a2636da0;  alias, 1 drivers
v0x6253a2676bb0_0 .var "instruction_register", 31 0;
v0x6253a2676ca0_0 .net "ir_write", 0 0, v0x6253a2678870_0;  alias, 1 drivers
v0x6253a2676d40_0 .var "mem_data_register", 31 0;
RS_0x7fc9703cf5b8 .resolv tri, v0x6253a2672000_0, L_0x6253a268c220;
v0x6253a2676e20_0 .net8 "mem_read", 0 0, RS_0x7fc9703cf5b8;  2 drivers
v0x6253a2676ef0_0 .net "mem_read_data", 31 0, v0x6253a2671f20_0;  1 drivers
v0x6253a2676fc0_0 .net "mem_to_reg", 0 0, v0x6253a26789b0_0;  alias, 1 drivers
v0x6253a2677060_0 .net "mem_write", 0 0, v0x6253a2678a50_0;  alias, 1 drivers
v0x6253a2677130_0 .var "pc_current", 31 0;
v0x6253a2677200_0 .var "pc_next", 31 0;
v0x6253a26772c0_0 .net "pc_source", 1 0, v0x6253a2678c70_0;  alias, 1 drivers
v0x6253a26773a0_0 .net "pc_write", 0 0, v0x6253a2678d30_0;  alias, 1 drivers
v0x6253a2677460_0 .var "reg_a", 31 0;
v0x6253a2677540_0 .net "reg_a_write", 0 0, v0x6253a2678e00_0;  alias, 1 drivers
v0x6253a2677600_0 .var "reg_b", 31 0;
v0x6253a26776f0_0 .net "reg_b_write", 0 0, v0x6253a2678ed0_0;  alias, 1 drivers
v0x6253a2677790_0 .net "reg_file_read_data1", 31 0, L_0x6253a268af90;  1 drivers
v0x6253a2677880_0 .net "reg_file_read_data2", 31 0, L_0x6253a268b550;  1 drivers
v0x6253a2677950_0 .net "reg_write", 0 0, v0x6253a2678fa0_0;  alias, 1 drivers
v0x6253a2677a20_0 .net "reg_write_data", 31 0, L_0x6253a268c0e0;  1 drivers
v0x6253a2677af0_0 .net "reset_n", 0 0, v0x6253a267a680_0;  alias, 1 drivers
v0x6253a2677bc0_0 .net "sign_extended_imm", 31 0, L_0x6253a26481e0;  1 drivers
E_0x6253a2655de0 .event anyedge, v0x6253a26772c0_0, v0x6253a2673900_0, v0x6253a2671cb0_0, v0x6253a2672a40_0;
E_0x6253a2656550 .event anyedge, v0x6253a2676620_0, v0x6253a26721f0_0, v0x6253a26758a0_0;
E_0x6253a2656590/0 .event negedge, v0x6253a2675120_0;
E_0x6253a2656590/1 .event posedge, v0x6253a2671d90_0;
E_0x6253a2656590 .event/or E_0x6253a2656590/0, E_0x6253a2656590/1;
L_0x6253a268b780 .part v0x6253a2676bb0_0, 15, 5;
L_0x6253a268b820 .part v0x6253a2676bb0_0, 20, 5;
L_0x6253a268b950 .part v0x6253a2676bb0_0, 7, 5;
L_0x6253a268ba40 .functor MUXZ 32, v0x6253a2677130_0, v0x6253a2677460_0, L_0x6253a2648690, C4<>;
L_0x6253a268bb80 .part v0x6253a2676bb0_0, 12, 3;
L_0x6253a268bc20 .part v0x6253a2676bb0_0, 25, 7;
L_0x6253a268c0e0 .functor MUXZ 32, v0x6253a2676d40_0, v0x6253a26764b0_0, L_0x6253a264ddb0, C4<>;
S_0x6253a2671260 .scope module, "alu_ctrl" "alu_control" 7 131, 8 8 0, S_0x6253a2670d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op_type_in";
    .port_info 1 /INPUT 3 "funct3_in";
    .port_info 2 /INPUT 7 "funct7_in";
    .port_info 3 /OUTPUT 4 "alu_op_out";
v0x6253a26714a0_0 .var "alu_op_out", 3 0;
v0x6253a26715a0_0 .net "alu_op_type_in", 1 0, v0x6253a2670f70_0;  alias, 1 drivers
v0x6253a2671680_0 .net "funct3_in", 2 0, L_0x6253a268bb80;  1 drivers
v0x6253a2671770_0 .net "funct7_in", 6 0, L_0x6253a268bc20;  1 drivers
E_0x6253a2656a30 .event anyedge, v0x6253a26715a0_0, v0x6253a2671680_0, v0x6253a2671770_0;
S_0x6253a2671900 .scope module, "dmem" "data_memory" 7 158, 9 13 0, S_0x6253a2670d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr_in";
    .port_info 2 /INPUT 32 "write_data_in";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 1 "read_enable";
    .port_info 5 /OUTPUT 32 "read_data_out";
P_0x6253a25e5940 .param/l "ADDR_WIDTH" 1 9 25, +C4<00000000000000000000000000001010>;
P_0x6253a25e5980 .param/l "MEM_SIZE_WORDS" 1 9 24, +C4<00000000000000000000010000000000>;
v0x6253a2671cb0_0 .net "addr_in", 31 0, v0x6253a26764b0_0;  1 drivers
v0x6253a2671d90_0 .net "clk", 0 0, v0x6253a267a3c0_0;  alias, 1 drivers
v0x6253a2671e50 .array "memory", 1023 0, 31 0;
v0x6253a2671f20_0 .var "read_data_out", 31 0;
v0x6253a2672000_0 .var "read_enable", 0 0;
v0x6253a2672110_0 .net "word_addr", 9 0, L_0x6253a268bf30;  1 drivers
v0x6253a26721f0_0 .net "write_data_in", 31 0, v0x6253a2677600_0;  1 drivers
v0x6253a26722d0_0 .net "write_enable", 0 0, v0x6253a2678a50_0;  alias, 1 drivers
L_0x6253a268bf30 .part v0x6253a26764b0_0, 2, 10;
S_0x6253a2672490 .scope module, "imem" "instruction_memory" 7 70, 10 15 0, S_0x6253a2670d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "read_addr_in";
    .port_info 2 /OUTPUT 32 "instruction_out";
P_0x6253a26535b0 .param/l "ADDR_WIDTH" 1 10 25, +C4<00000000000000000000000000001010>;
P_0x6253a26535f0 .param/l "MEM_SIZE_WORDS" 1 10 24, +C4<00000000000000000000010000000000>;
v0x6253a26727c0_0 .net "clk", 0 0, v0x6253a267a3c0_0;  alias, 1 drivers
v0x6253a26728b0_0 .var "instruction_out", 31 0;
v0x6253a2672970 .array "memory", 1023 0, 31 0;
v0x6253a2672a40_0 .net "read_addr_in", 31 0, v0x6253a2677130_0;  1 drivers
S_0x6253a2672ba0 .scope module, "main_alu" "alu" 7 138, 11 26 0, S_0x6253a2670d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "negative_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
    .port_info 7 /OUTPUT 1 "carry_flag";
L_0x7fc970386210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6253a26731f0_0 .net/2u *"_ivl_0", 31 0, L_0x7fc970386210;  1 drivers
v0x6253a26732f0_0 .net "alu_op", 3 0, v0x6253a26714a0_0;  alias, 1 drivers
v0x6253a26733e0_0 .var "carry_flag", 0 0;
v0x6253a26734b0_0 .var "ext_sum_sub", 32 0;
v0x6253a2673570_0 .net "negative_flag", 0 0, L_0x6253a268be90;  1 drivers
v0x6253a2673680_0 .net "operand1", 31 0, L_0x6253a268ba40;  alias, 1 drivers
v0x6253a2673760_0 .net "operand2", 31 0, v0x6253a26760d0_0;  1 drivers
v0x6253a2673840_0 .var "overflow_flag", 0 0;
v0x6253a2673900_0 .var "result", 31 0;
v0x6253a26739e0_0 .net "zero_flag", 0 0, L_0x6253a268bd00;  alias, 1 drivers
E_0x6253a2671bd0/0 .event anyedge, v0x6253a26714a0_0, v0x6253a2673680_0, v0x6253a2673760_0, v0x6253a26734b0_0;
E_0x6253a2671bd0/1 .event anyedge, v0x6253a26734b0_0, v0x6253a2673680_0, v0x6253a2673760_0, v0x6253a2673900_0;
E_0x6253a2671bd0/2 .event anyedge, v0x6253a2673760_0;
E_0x6253a2671bd0 .event/or E_0x6253a2671bd0/0, E_0x6253a2671bd0/1, E_0x6253a2671bd0/2;
L_0x6253a268bd00 .cmp/eq 32, v0x6253a2673900_0, L_0x7fc970386210;
L_0x6253a268be90 .part v0x6253a2673900_0, 31, 1;
S_0x6253a2672ef0 .scope begin, "$unm_blk_28" "$unm_blk_28" 11 45, 11 45 0, S_0x6253a2672ba0;
 .timescale -9 -12;
v0x6253a26730f0_0 .var "shift_temp", 4 0;
S_0x6253a2673ba0 .scope module, "reg_file" "register_file" 7 88, 12 19 0, S_0x6253a2670d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /OUTPUT 32 "read_data1";
    .port_info 4 /INPUT 5 "read_addr2";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 5 "write_addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /INPUT 1 "write_enable";
L_0x7fc970386018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6253a26741b0_0 .net/2u *"_ivl_0", 4 0, L_0x7fc970386018;  1 drivers
L_0x7fc9703860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6253a26742b0_0 .net *"_ivl_11", 1 0, L_0x7fc9703860a8;  1 drivers
L_0x7fc9703860f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6253a2674390_0 .net/2u *"_ivl_14", 4 0, L_0x7fc9703860f0;  1 drivers
v0x6253a2674450_0 .net *"_ivl_16", 0 0, L_0x6253a268b1a0;  1 drivers
L_0x7fc970386138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6253a2674510_0 .net/2u *"_ivl_18", 31 0, L_0x7fc970386138;  1 drivers
v0x6253a2674640_0 .net *"_ivl_2", 0 0, L_0x6253a267ac00;  1 drivers
v0x6253a2674700_0 .net *"_ivl_20", 31 0, L_0x6253a268b2e0;  1 drivers
v0x6253a26747e0_0 .net *"_ivl_22", 6 0, L_0x6253a268b3c0;  1 drivers
L_0x7fc970386180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6253a26748c0_0 .net *"_ivl_25", 1 0, L_0x7fc970386180;  1 drivers
L_0x7fc970386060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6253a26749a0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc970386060;  1 drivers
v0x6253a2674a80_0 .net *"_ivl_6", 31 0, L_0x6253a268ad00;  1 drivers
v0x6253a2674b60_0 .net *"_ivl_8", 6 0, L_0x6253a268ae00;  1 drivers
v0x6253a2674c40_0 .net "clk", 0 0, v0x6253a267a3c0_0;  alias, 1 drivers
v0x6253a2674ce0_0 .net "read_addr1", 4 0, L_0x6253a268b780;  1 drivers
v0x6253a2674dc0_0 .net "read_addr2", 4 0, L_0x6253a268b820;  1 drivers
v0x6253a2674ea0_0 .net "read_data1", 31 0, L_0x6253a268af90;  alias, 1 drivers
v0x6253a2674f80_0 .net "read_data2", 31 0, L_0x6253a268b550;  alias, 1 drivers
v0x6253a2675060 .array "registers", 31 0, 31 0;
v0x6253a2675120_0 .net "reset_n", 0 0, v0x6253a267a680_0;  alias, 1 drivers
v0x6253a26751e0_0 .net "write_addr", 4 0, L_0x6253a268b950;  1 drivers
v0x6253a26752c0_0 .net "write_data", 31 0, L_0x6253a268c0e0;  alias, 1 drivers
v0x6253a26753a0_0 .net "write_enable", 0 0, v0x6253a2678fa0_0;  alias, 1 drivers
L_0x6253a267ac00 .cmp/eq 5, L_0x6253a268b780, L_0x7fc970386018;
L_0x6253a268ad00 .array/port v0x6253a2675060, L_0x6253a268ae00;
L_0x6253a268ae00 .concat [ 5 2 0 0], L_0x6253a268b780, L_0x7fc9703860a8;
L_0x6253a268af90 .functor MUXZ 32, L_0x6253a268ad00, L_0x7fc970386060, L_0x6253a267ac00, C4<>;
L_0x6253a268b1a0 .cmp/eq 5, L_0x6253a268b820, L_0x7fc9703860f0;
L_0x6253a268b2e0 .array/port v0x6253a2675060, L_0x6253a268b3c0;
L_0x6253a268b3c0 .concat [ 5 2 0 0], L_0x6253a268b820, L_0x7fc970386180;
L_0x6253a268b550 .functor MUXZ 32, L_0x6253a268b2e0, L_0x7fc970386138, L_0x6253a268b1a0, C4<>;
S_0x6253a2673eb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 46, 12 46 0, S_0x6253a2673ba0;
 .timescale -9 -12;
v0x6253a26740b0_0 .var/2s "i", 31 0;
S_0x6253a26755d0 .scope module, "sign_ext" "sign_extender" 7 107, 13 17 0, S_0x6253a2670d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction_in";
    .port_info 1 /INPUT 3 "imm_type_in";
    .port_info 2 /OUTPUT 32 "imm_extended_out";
L_0x6253a26481e0 .functor BUFZ 32, v0x6253a26759a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6253a26758a0_0 .net "imm_extended_out", 31 0, L_0x6253a26481e0;  alias, 1 drivers
v0x6253a26759a0_0 .var "imm_temp", 31 0;
v0x6253a2675a80_0 .net "imm_type_in", 2 0, v0x6253a26787d0_0;  alias, 1 drivers
v0x6253a2675b40_0 .net "instruction_in", 31 0, v0x6253a2676bb0_0;  1 drivers
E_0x6253a26757d0/0 .event anyedge, v0x6253a2675a80_0, v0x6253a2675b40_0, v0x6253a2675b40_0, v0x6253a2675b40_0;
E_0x6253a26757d0/1 .event anyedge, v0x6253a2675b40_0, v0x6253a2675b40_0, v0x6253a2675b40_0, v0x6253a2675b40_0;
E_0x6253a26757d0/2 .event anyedge, v0x6253a2675b40_0, v0x6253a2675b40_0, v0x6253a2675b40_0, v0x6253a2675b40_0;
E_0x6253a26757d0 .event/or E_0x6253a26757d0/0, E_0x6253a26757d0/1, E_0x6253a26757d0/2;
S_0x6253a2677f10 .scope module, "fsm_ctrl" "control_unit_fsm" 6 39, 14 13 0, S_0x6253a2670bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "pc_write";
    .port_info 4 /OUTPUT 1 "ir_write";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 2 "pc_source";
    .port_info 9 /OUTPUT 1 "mem_to_reg";
    .port_info 10 /OUTPUT 1 "alu_src_a";
    .port_info 11 /OUTPUT 2 "alu_src_b";
    .port_info 12 /OUTPUT 3 "imm_src";
    .port_info 13 /OUTPUT 2 "alu_op_type";
    .port_info 14 /OUTPUT 1 "reg_a_write";
    .port_info 15 /OUTPUT 1 "reg_b_write";
    .port_info 16 /OUTPUT 1 "alu_out_write";
v0x6253a2670f70_0 .var "alu_op_type", 1 0;
v0x6253a26783b0_0 .var "alu_out_write", 0 0;
v0x6253a2678470_0 .var "alu_src_a", 0 0;
v0x6253a2678570_0 .var "alu_src_b", 1 0;
v0x6253a2678640_0 .net "clk", 0 0, v0x6253a267a3c0_0;  alias, 1 drivers
v0x6253a2678730_0 .var "current_state", 3 0;
v0x6253a26787d0_0 .var "imm_src", 2 0;
v0x6253a2678870_0 .var "ir_write", 0 0;
v0x6253a2678910_0 .var "mem_read", 0 0;
v0x6253a26789b0_0 .var "mem_to_reg", 0 0;
v0x6253a2678a50_0 .var "mem_write", 0 0;
v0x6253a2678af0_0 .var "next_state", 3 0;
v0x6253a2678b90_0 .net "opcode", 6 0, L_0x6253a268c330;  alias, 1 drivers
v0x6253a2678c70_0 .var "pc_source", 1 0;
v0x6253a2678d30_0 .var "pc_write", 0 0;
v0x6253a2678e00_0 .var "reg_a_write", 0 0;
v0x6253a2678ed0_0 .var "reg_b_write", 0 0;
v0x6253a2678fa0_0 .var "reg_write", 0 0;
v0x6253a2679090_0 .net "reset_n", 0 0, v0x6253a267a680_0;  alias, 1 drivers
E_0x6253a2678260 .event anyedge, v0x6253a2678730_0;
E_0x6253a26782c0 .event anyedge, v0x6253a2678730_0, v0x6253a2678b90_0;
    .scope S_0x6253a2677f10;
T_0 ;
    %wait E_0x6253a2656590;
    %load/vec4 v0x6253a2679090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6253a2678730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6253a2678af0_0;
    %assign/vec4 v0x6253a2678730_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6253a2677f10;
T_1 ;
Ewait_0 .event/or E_0x6253a26782c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x6253a2678730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x6253a2678b90_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.15;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a2678af0_0, 0, 4;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x6253a2677f10;
T_2 ;
Ewait_1 .event/or E_0x6253a2678260, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6253a2678c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a26789b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6253a2678570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6253a26787d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6253a2670f70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a26783b0_0, 0, 1;
    %load/vec4 v0x6253a2678730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6253a2678570_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6253a2670f70_0, 0, 2;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a26783b0_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6253a2678570_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6253a26787d0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6253a2670f70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a26783b0_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678a50_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6253a2678570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6253a2670f70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a26783b0_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a26789b0_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2678470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6253a2678570_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6253a26787d0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6253a2670f70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a26783b0_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2678fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a26789b0_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x6253a2672490;
T_3 ;
    %vpi_call/w 10 32 "$display", "IMEM: Initializing instruction memory from program.hex..." {0 0 0};
    %vpi_call/w 10 34 "$readmemh", "program.hex", v0x6253a2672970 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x6253a2672490;
T_4 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2672a40_0;
    %parti/s 8, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6253a2672970, 4;
    %assign/vec4 v0x6253a26728b0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6253a2673ba0;
T_5 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2675120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x6253a2673eb0;
    %jmp t_0;
    .scope S_0x6253a2673eb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6253a26740b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6253a26740b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6253a26740b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6253a2675060, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6253a26740b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x6253a26740b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x6253a2673ba0;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6253a26753a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x6253a26751e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x6253a26752c0_0;
    %load/vec4 v0x6253a26751e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6253a2675060, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x6253a26755d0;
T_6 ;
Ewait_2 .event/or E_0x6253a26757d0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %load/vec4 v0x6253a2675a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6253a2675b40_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6253a26759a0_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x6253a2671260;
T_7 ;
Ewait_3 .event/or E_0x6253a2656a30, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a26714a0_0, 0, 4;
    %load/vec4 v0x6253a26715a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a26714a0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x6253a2671680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a26714a0_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x6253a2671770_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a26714a0_0, 0, 4;
T_7.8 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6253a26714a0_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6253a26714a0_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6253a2672ba0;
T_8 ;
Ewait_4 .event/or E_0x6253a2671bd0, E_0x0;
    %wait Ewait_4;
    %fork t_3, S_0x6253a2672ef0;
    %jmp t_2;
    .scope S_0x6253a2672ef0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a26733e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a2673840_0, 0, 1;
    %load/vec4 v0x6253a26732f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6253a2673680_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6253a2673760_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6253a26734b0_0, 0, 33;
    %load/vec4 v0x6253a26734b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %load/vec4 v0x6253a26734b0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x6253a26733e0_0, 0, 1;
    %load/vec4 v0x6253a2673680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6253a2673760_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.12, 4;
    %load/vec4 v0x6253a2673680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6253a2673900_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2673840_0, 0, 1;
T_8.10 ;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6253a2673680_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6253a2673760_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 33;
    %store/vec4 v0x6253a26734b0_0, 0, 33;
    %load/vec4 v0x6253a26734b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %load/vec4 v0x6253a26734b0_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x6253a26733e0_0, 0, 1;
    %load/vec4 v0x6253a2673680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6253a2673760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_8.15, 4;
    %load/vec4 v0x6253a2673680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x6253a2673900_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a2673840_0, 0, 1;
T_8.13 ;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x6253a2673680_0;
    %load/vec4 v0x6253a2673760_0;
    %and;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x6253a2673680_0;
    %load/vec4 v0x6253a2673760_0;
    %or;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x6253a2673680_0;
    %load/vec4 v0x6253a2673760_0;
    %xor;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x6253a2673760_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x6253a26730f0_0, 0, 5;
    %load/vec4 v0x6253a2673680_0;
    %ix/getv 4, v0x6253a26730f0_0;
    %shiftl 4;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x6253a2673760_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x6253a26730f0_0, 0, 5;
    %load/vec4 v0x6253a2673680_0;
    %ix/getv 4, v0x6253a26730f0_0;
    %shiftr 4;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x6253a2673760_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x6253a26730f0_0, 0, 5;
    %load/vec4 v0x6253a2673680_0;
    %ix/getv 4, v0x6253a26730f0_0;
    %shiftr/s 4;
    %store/vec4 v0x6253a2673900_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x6253a2672ba0;
t_2 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x6253a2671900;
T_9 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a26722d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x6253a26721f0_0;
    %load/vec4 v0x6253a2672110_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6253a2671e50, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6253a2671900;
T_10 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2672000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x6253a2672110_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6253a2671e50, 4;
    %assign/vec4 v0x6253a2671f20_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6253a2670d90;
T_11 ;
    %wait E_0x6253a2656590;
    %load/vec4 v0x6253a2677af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6253a2677130_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6253a26773a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6253a2677200_0;
    %assign/vec4 v0x6253a2677130_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x6253a2670d90;
T_12 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2676ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6253a2676a20_0;
    %assign/vec4 v0x6253a2676bb0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x6253a2670d90;
T_13 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2677540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x6253a2677790_0;
    %assign/vec4 v0x6253a2677460_0, 0;
T_13.0 ;
    %load/vec4 v0x6253a26776f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6253a2677880_0;
    %assign/vec4 v0x6253a2677600_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x6253a2670d90;
T_14 ;
Ewait_5 .event/or E_0x6253a2656550, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x6253a2676620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x6253a26760d0_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x6253a2677600_0;
    %store/vec4 v0x6253a26760d0_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x6253a2677bc0_0;
    %store/vec4 v0x6253a26760d0_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6253a26760d0_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x6253a2670d90;
T_15 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2676320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x6253a26763c0_0;
    %assign/vec4 v0x6253a26764b0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x6253a2670d90;
T_16 ;
    %wait E_0x6253a26564d0;
    %load/vec4 v0x6253a2676e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x6253a2676ef0_0;
    %assign/vec4 v0x6253a2676d40_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x6253a2670d90;
T_17 ;
Ewait_6 .event/or E_0x6253a2655de0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x6253a26772c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %load/vec4 v0x6253a2677130_0;
    %store/vec4 v0x6253a2677200_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x6253a26763c0_0;
    %store/vec4 v0x6253a2677200_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x6253a26764b0_0;
    %store/vec4 v0x6253a2677200_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x6253a26764b0_0;
    %store/vec4 v0x6253a2677200_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x6253a25fda00;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a267a3c0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a267a3c0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x6253a25fda00;
T_19 ;
    %fork t_5, S_0x6253a2670350;
    %jmp t_4;
    .scope S_0x6253a2670350;
t_5 ;
    %vpi_call/w 5 35 "$dumpfile", "cpu_waveforms.vcd" {0 0 0};
    %vpi_call/w 5 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6253a25fda00 {0 0 0};
    %vpi_call/w 5 38 "$display", "Starting Top-Level CPU Testbench..." {0 0 0};
    %vpi_call/w 5 39 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 40 "$display", "Program loaded. Resetting the CPU..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a267a3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6253a267a680_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6253a26564d0;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6253a267a680_0, 0, 1;
    %vpi_call/w 5 48 "$display", "[%0t ns] Reset released. Running CPU program...", $time {0 0 0};
    %pushi/vec4 30, 0, 32;
T_19.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.3, 5;
    %jmp/1 T_19.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6253a26564d0;
    %jmp T_19.2;
T_19.3 ;
    %pop/vec4 1;
    %vpi_call/w 5 54 "$display", "[%0t ns] Simulation finished.", $time {0 0 0};
    %vpi_call/w 5 55 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 56 "$display", "Final CPU State Verification:" {0 0 0};
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6253a2675060, 4;
    %cmpi/ne 268439552, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call/w 5 59 "$error", "Final Check FAIL: x5 (t0) is incorrect!" {0 0 0};
    %jmp T_19.5;
T_19.4 ;
    %vpi_call/w 5 60 "$display", "Final Check PASS: x5 (t0) = %h", &A<v0x6253a2675060, 5> {0 0 0};
T_19.5 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6253a2675060, 4;
    %cmpi/ne 268439843, 0, 32;
    %jmp/0xz  T_19.6, 6;
    %vpi_call/w 5 62 "$error", "Final Check FAIL: x6 (t1) is incorrect!" {0 0 0};
    %jmp T_19.7;
T_19.6 ;
    %vpi_call/w 5 63 "$display", "Final Check PASS: x6 (t1) = %h", &A<v0x6253a2675060, 6> {0 0 0};
T_19.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6253a2675060, 4;
    %cmpi/ne 536879395, 0, 32;
    %jmp/0xz  T_19.8, 6;
    %vpi_call/w 5 65 "$error", "Final Check FAIL: x7 (t2) is incorrect!" {0 0 0};
    %jmp T_19.9;
T_19.8 ;
    %vpi_call/w 5 66 "$display", "Final Check PASS: x7 (t2) = %h", &A<v0x6253a2675060, 7> {0 0 0};
T_19.9 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x6253a2670590_0, 0, 10;
    %load/vec4 v0x6253a2670590_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6253a2671e50, 4;
    %cmpi/ne 536879395, 0, 32;
    %jmp/0xz  T_19.10, 6;
    %vpi_call/w 5 71 "$error", "Final Check FAIL: Data Memory at 0x10000FF8 is incorrect!" {0 0 0};
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x6253a2670590_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6253a2671e50, 4;
    %vpi_call/w 5 72 "$display", "Final Check PASS: Data Memory @ 0x10000FF8 contains %h", S<0,vec4,u32> {1 0 0};
T_19.11 ;
    %vpi_call/w 5 74 "$display", "===================================" {0 0 0};
    %vpi_call/w 5 75 "$display", "Top-Level CPU Testbench Finished." {0 0 0};
    %vpi_call/w 5 76 "$finish" {0 0 0};
    %end;
    .scope S_0x6253a25fda00;
t_4 %join;
    %end;
    .thread T_19;
    .scope S_0x6253a25fda00;
T_20 ;
    %wait E_0x6253a26564d0;
    %fork t_7, S_0x6253a2670690;
    %jmp t_6;
    .scope S_0x6253a2670690;
t_7 ;
    %load/vec4 v0x6253a267a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x6253a2678fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6253a26797e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x6253a2670950_0, 0, 7;
    %load/vec4 v0x6253a26797e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x6253a2670a30_0, 0, 5;
    %load/vec4 v0x6253a2670950_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %pushi/str "unknown_wb";
    %store/str v0x6253a2670890_0;
    %jmp T_20.8;
T_20.4 ;
    %pushi/str "lui";
    %store/str v0x6253a2670890_0;
    %jmp T_20.8;
T_20.5 ;
    %pushi/str "addi";
    %store/str v0x6253a2670890_0;
    %jmp T_20.8;
T_20.6 ;
    %pushi/str "add";
    %store/str v0x6253a2670890_0;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %vpi_func/s 5 106 "$sformatf", "CPU TRACE | PC: %h | WB: Writing %h to register x%0d (%s)", v0x6253a2679880_0, v0x6253a2677a20_0, v0x6253a2670a30_0, v0x6253a2670890_0 {0 0 0};
    %store/str v0x6253a2670af0_0;
    %vpi_call/w 5 111 "$display", v0x6253a2670af0_0 {0 0 0};
T_20.2 ;
    %load/vec4 v0x6253a2678a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %vpi_func/s 5 116 "$sformatf", "CPU TRACE | PC: %h | MEM: Storing value %h to address %h (sw)", v0x6253a2679880_0, v0x6253a2677600_0, v0x6253a26764b0_0 {0 0 0};
    %store/str v0x6253a2670af0_0;
    %vpi_call/w 5 120 "$display", v0x6253a2670af0_0 {0 0 0};
T_20.9 ;
T_20.0 ;
    %end;
    .scope S_0x6253a25fda00;
t_6 %join;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/packages/sigma_pkg.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/instruction_decoder.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/test/tb_sigmacore_top.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/sigmacore_top.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/multicycle_cpu.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/alu_control.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/data_memory.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/instruction_memory.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/alu.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/register_file.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/sign_extender.sv";
    "/home/shahriar-rizvi/Work/VLSI/SigmaCore/SigmaCore-RISC-V-CPU-Design/rtl/control_unit_fsm.sv";
