

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Fri Jul 26 23:06:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.119 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 8, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_24_0_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %input_24_0"   --->   Operation 31 'read' 'input_24_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_24_1_read = read i16 @_ssdm_op_Read.ap_vld.i16P0A, i16 %input_24_1"   --->   Operation 32 'read' 'input_24_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [9/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 33 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 34 [8/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 34 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.46>
ST_3 : Operation 35 [7/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 35 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.46>
ST_4 : Operation 36 [6/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 36 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 37 [5/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 37 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.46>
ST_6 : Operation 38 [4/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 38 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.46>
ST_7 : Operation 39 [3/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 39 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.46>
ST_8 : Operation 40 [2/9] (6.46ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 40 'call' 'call_ret1' <Predicate = true> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.28>
ST_9 : Operation 41 [1/9] (4.28ns)   --->   "%call_ret1 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>, i16 %input_24_0_read, i16 %input_24_1_read" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 41 'call' 'call_ret1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_out = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 42 'extractvalue' 'layer2_out' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_out_1 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 43 'extractvalue' 'layer2_out_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%layer2_out_2 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 44 'extractvalue' 'layer2_out_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_out_3 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 45 'extractvalue' 'layer2_out_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%layer2_out_4 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 46 'extractvalue' 'layer2_out_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%layer2_out_5 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 47 'extractvalue' 'layer2_out_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_out_6 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 48 'extractvalue' 'layer2_out_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_out_7 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 49 'extractvalue' 'layer2_out_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_out_8 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 50 'extractvalue' 'layer2_out_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_out_9 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 51 'extractvalue' 'layer2_out_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%layer2_out_10 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 52 'extractvalue' 'layer2_out_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_out_11 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 53 'extractvalue' 'layer2_out_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_out_12 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 54 'extractvalue' 'layer2_out_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_out_13 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 55 'extractvalue' 'layer2_out_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_out_14 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 56 'extractvalue' 'layer2_out_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_out_15 = extractvalue i256 %call_ret1" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37]   --->   Operation 57 'extractvalue' 'layer2_out_15' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.14>
ST_10 : Operation 58 [1/1] (3.14ns)   --->   "%call_ret2 = call i256 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>, i16 %layer2_out, i16 %layer2_out_1, i16 %layer2_out_2, i16 %layer2_out_3, i16 %layer2_out_4, i16 %layer2_out_5, i16 %layer2_out_6, i16 %layer2_out_7, i16 %layer2_out_8, i16 %layer2_out_9, i16 %layer2_out_10, i16 %layer2_out_11, i16 %layer2_out_12, i16 %layer2_out_13, i16 %layer2_out_14, i16 %layer2_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 58 'call' 'call_ret2' <Predicate = true> <Delay = 3.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%layer3_out = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 59 'extractvalue' 'layer3_out' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%layer3_out_1 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 60 'extractvalue' 'layer3_out_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%layer3_out_2 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 61 'extractvalue' 'layer3_out_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%layer3_out_3 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 62 'extractvalue' 'layer3_out_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%layer3_out_4 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 63 'extractvalue' 'layer3_out_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%layer3_out_5 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 64 'extractvalue' 'layer3_out_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%layer3_out_6 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 65 'extractvalue' 'layer3_out_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%layer3_out_7 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 66 'extractvalue' 'layer3_out_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%layer3_out_8 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 67 'extractvalue' 'layer3_out_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%layer3_out_9 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 68 'extractvalue' 'layer3_out_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%layer3_out_10 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 69 'extractvalue' 'layer3_out_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%layer3_out_11 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 70 'extractvalue' 'layer3_out_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%layer3_out_12 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 71 'extractvalue' 'layer3_out_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%layer3_out_13 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 72 'extractvalue' 'layer3_out_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%layer3_out_14 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 73 'extractvalue' 'layer3_out_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%layer3_out_15 = extractvalue i256 %call_ret2" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41]   --->   Operation 74 'extractvalue' 'layer3_out_15' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 75 [10/10] (5.57ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 75 'call' 'call_ret3' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.53>
ST_12 : Operation 76 [9/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 76 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.53>
ST_13 : Operation 77 [8/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 77 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.53>
ST_14 : Operation 78 [7/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 78 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.53>
ST_15 : Operation 79 [6/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 79 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.53>
ST_16 : Operation 80 [5/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 80 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.53>
ST_17 : Operation 81 [4/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 81 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.53>
ST_18 : Operation 82 [3/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 82 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.53>
ST_19 : Operation 83 [2/10] (6.53ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 83 'call' 'call_ret3' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.03>
ST_20 : Operation 84 [1/10] (4.03ns)   --->   "%call_ret3 = call i256 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>, i16 %layer3_out, i16 %layer3_out_1, i16 %layer3_out_2, i16 %layer3_out_3, i16 %layer3_out_4, i16 %layer3_out_5, i16 %layer3_out_6, i16 %layer3_out_7, i16 %layer3_out_8, i16 %layer3_out_9, i16 %layer3_out_10, i16 %layer3_out_11, i16 %layer3_out_12, i16 %layer3_out_13, i16 %layer3_out_14, i16 %layer3_out_15" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 84 'call' 'call_ret3' <Predicate = true> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%layer4_out = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 85 'extractvalue' 'layer4_out' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%layer4_out_1 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 86 'extractvalue' 'layer4_out_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (0.00ns)   --->   "%layer4_out_2 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 87 'extractvalue' 'layer4_out_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%layer4_out_3 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 88 'extractvalue' 'layer4_out_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%layer4_out_4 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 89 'extractvalue' 'layer4_out_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%layer4_out_5 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 90 'extractvalue' 'layer4_out_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%layer4_out_6 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 91 'extractvalue' 'layer4_out_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%layer4_out_7 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 92 'extractvalue' 'layer4_out_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%layer4_out_8 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 93 'extractvalue' 'layer4_out_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%layer4_out_9 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 94 'extractvalue' 'layer4_out_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%layer4_out_10 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 95 'extractvalue' 'layer4_out_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%layer4_out_11 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 96 'extractvalue' 'layer4_out_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%layer4_out_12 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 97 'extractvalue' 'layer4_out_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%layer4_out_13 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 98 'extractvalue' 'layer4_out_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%layer4_out_14 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 99 'extractvalue' 'layer4_out_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%layer4_out_15 = extractvalue i256 %call_ret3" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45]   --->   Operation 100 'extractvalue' 'layer4_out_15' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.87>
ST_21 : Operation 101 [10/10] (6.87ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 101 'call' 'call_ret' <Predicate = true> <Delay = 6.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.11>
ST_22 : Operation 102 [9/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 102 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.11>
ST_23 : Operation 103 [8/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 103 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.11>
ST_24 : Operation 104 [7/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 104 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.11>
ST_25 : Operation 105 [6/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 105 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.11>
ST_26 : Operation 106 [5/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 106 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.11>
ST_27 : Operation 107 [4/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 107 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.11>
ST_28 : Operation 108 [3/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 108 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.11>
ST_29 : Operation 109 [2/10] (7.11ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 109 'call' 'call_ret' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 5.57>
ST_30 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 111 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 111 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_24_0"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_24_1"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %layer5_out"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer5_out, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 118 [1/10] (5.57ns)   --->   "%call_ret = call i256 @softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>, i16 %layer4_out, i16 %layer4_out_1, i16 %layer4_out_2, i16 %layer4_out_3, i16 %layer4_out_4, i16 %layer4_out_5, i16 %layer4_out_6, i16 %layer4_out_7, i16 %layer4_out_8, i16 %layer4_out_9, i16 %layer4_out_10, i16 %layer4_out_11, i16 %layer4_out_12, i16 %layer4_out_13, i16 %layer4_out_14, i16 %layer4_out_15, i17 %exp_table, i18 %invert_table" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 118 'call' 'call_ret' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln386 = write void @_ssdm_op_Write.ap_vld.i256P0A, i256 %layer5_out, i256 %call_ret" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47]   --->   Operation 119 'write' 'write_ln386' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:49]   --->   Operation 120 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.461ns
The critical path consists of the following:
	wire read operation ('input_24_0_read') on port 'input_24_0' [14]  (0.000 ns)
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 2>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 3>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 4>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 5>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 6>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 7>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 8>: 6.461ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (6.461 ns)

 <State 9>: 4.280ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret1', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' [16]  (4.280 ns)

 <State 10>: 3.141ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret2', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:41) to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>' [33]  (3.141 ns)

 <State 11>: 5.570ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (5.570 ns)

 <State 12>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 13>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 14>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 15>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 16>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 17>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 18>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 19>: 6.530ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (6.530 ns)

 <State 20>: 4.037ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret3', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:45) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' [50]  (4.037 ns)

 <State 21>: 6.878ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (6.878 ns)

 <State 22>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 23>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 24>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 25>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 26>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 27>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 28>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 29>: 7.119ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (7.119 ns)

 <State 30>: 5.570ns
The critical path consists of the following:
	'call' operation 256 bit ('call_ret', ../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:386->../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:47) to 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config5>' [67]  (5.570 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
