/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */

#ifndef _HIF_CMDQM_CSR_DEFINES_H_
#define _HIF_CMDQM_CSR_DEFINES_H_

#define HIF_CMDQM_SOFT_RESET_REG_ADDR   0xa1020000
#define HIF_CMDQM_SOFT_RESET_REG_WIDTH  32
#define HIF_CMDQM_SOFT_RESET_REG_LENGTH 32
#define HIF_CMDQM_SOFT_RESET_REG_SOFT_RESET_MASK  0x1
#define HIF_CMDQM_SOFT_RESET_REG_SOFT_RESET_SHIFT 0
#define HIF_CMDQM_SOFT_RESET_REG_SOFT_RESET_WIDTH 1
#define HIF_CMDQM_SOFT_RESET_REG_SOFT_RESET_MAX_VAL 0x1
#define HIF_CMDQM_SOFT_RESET_REG_SOFT_RESET_MIN_VAL 0x0

#define HIF_CMDQM_SCRATCH_PAD_REG_ADDR   0xa102000c
#define HIF_CMDQM_SCRATCH_PAD_REG_WIDTH  32
#define HIF_CMDQM_SCRATCH_PAD_REG_LENGTH 32
#define HIF_CMDQM_SCRATCH_PAD_REG_SCRATCH_PAD_MASK  0xffffffff
#define HIF_CMDQM_SCRATCH_PAD_REG_SCRATCH_PAD_SHIFT 0
#define HIF_CMDQM_SCRATCH_PAD_REG_SCRATCH_PAD_WIDTH 32
#define HIF_CMDQM_SCRATCH_PAD_REG_SCRATCH_PAD_MAX_VAL 0xffffffff
#define HIF_CMDQM_SCRATCH_PAD_REG_SCRATCH_PAD_MIN_VAL 0x0

#define HIF_CMDQM_CSR_ERR_FLAG_REG_ADDR   0xa1020010
#define HIF_CMDQM_CSR_ERR_FLAG_REG_WIDTH  32
#define HIF_CMDQM_CSR_ERR_FLAG_REG_LENGTH 32
#define HIF_CMDQM_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_MASK  0x1
#define HIF_CMDQM_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_SHIFT 0
#define HIF_CMDQM_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_WIDTH 1

#define HIF_CMDQM_CSR_ERR_ADDR_REG_ADDR   0xa1020014
#define HIF_CMDQM_CSR_ERR_ADDR_REG_WIDTH  32
#define HIF_CMDQM_CSR_ERR_ADDR_REG_LENGTH 32
#define HIF_CMDQM_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_MASK  0xffffffff
#define HIF_CMDQM_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_SHIFT 0
#define HIF_CMDQM_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_WIDTH 32

#define HIF_CMDQM_CSR_ERR_LEN_REG_ADDR   0xa1020018
#define HIF_CMDQM_CSR_ERR_LEN_REG_WIDTH  32
#define HIF_CMDQM_CSR_ERR_LEN_REG_LENGTH 32
#define HIF_CMDQM_CSR_ERR_LEN_REG_CSR_ERR_LEN_MASK  0x3ff
#define HIF_CMDQM_CSR_ERR_LEN_REG_CSR_ERR_LEN_SHIFT 0
#define HIF_CMDQM_CSR_ERR_LEN_REG_CSR_ERR_LEN_WIDTH 10

#define HIF_CMDQM_CSR_ERR_TYPE_REG_ADDR   0xa102001c
#define HIF_CMDQM_CSR_ERR_TYPE_REG_WIDTH  32
#define HIF_CMDQM_CSR_ERR_TYPE_REG_LENGTH 32
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_MASK  0x1
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_SHIFT 0
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_WIDTH 1
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_MASK  0x6
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_SHIFT 1
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_WIDTH 2
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_MASK  0x8
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_SHIFT 3
#define HIF_CMDQM_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_WIDTH 1

#define HIF_CMDQM_Q_ELEMENT_SZ_REG_ADDR   0xa1020020
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_WIDTH  32
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_LENGTH 32
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_Q_ELEMENT_SZ_MASK  0xf
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_Q_ELEMENT_SZ_SHIFT 0
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_Q_ELEMENT_SZ_WIDTH 4
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_Q_ELEMENT_SZ_MAX_VAL 0xf
#define HIF_CMDQM_Q_ELEMENT_SZ_REG_Q_ELEMENT_SZ_MIN_VAL 0x0

#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_ADDR   0xa1020024
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_WIDTH  32
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_LENGTH 32
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_MASK  0x7ff
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_SHIFT 0
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_WIDTH 11
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_MAX_VAL 0x7ff
#define HIF_CMDQM_PCIE1_GLB_FUNC_ID_BASE_REG_PCIE1_GLB_FUNC_ID_BASE_MIN_VAL 0x0

#define HIF_CMDQM_HOST_Q_DEPTH_REG_ADDR   0xa1020028
#define HIF_CMDQM_HOST_Q_DEPTH_REG_WIDTH  32
#define HIF_CMDQM_HOST_Q_DEPTH_REG_LENGTH 32
#define HIF_CMDQM_HOST_Q_DEPTH_REG_HOST_Q_DEPTH_MASK  0x7ff
#define HIF_CMDQM_HOST_Q_DEPTH_REG_HOST_Q_DEPTH_SHIFT 0
#define HIF_CMDQM_HOST_Q_DEPTH_REG_HOST_Q_DEPTH_WIDTH 11
#define HIF_CMDQM_HOST_Q_DEPTH_REG_HOST_Q_DEPTH_MAX_VAL 0x7ff
#define HIF_CMDQM_HOST_Q_DEPTH_REG_HOST_Q_DEPTH_MIN_VAL 0x0

#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_ADDR   0xa102002c
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_WIDTH  32
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_LENGTH 32
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_HOST_Q_BURST_NUM_MASK  0x7
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_HOST_Q_BURST_NUM_SHIFT 0
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_HOST_Q_BURST_NUM_WIDTH 3
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_HOST_Q_BURST_NUM_MAX_VAL 0x7
#define HIF_CMDQM_HOST_Q_BURST_NUM_REG_HOST_Q_BURST_NUM_MIN_VAL 0x0

#define HIF_CMDQM_ARM_Q_DEPTH_REG_ADDR   0xa1020030
#define HIF_CMDQM_ARM_Q_DEPTH_REG_WIDTH  32
#define HIF_CMDQM_ARM_Q_DEPTH_REG_LENGTH 32
#define HIF_CMDQM_ARM_Q_DEPTH_REG_ARM_Q_DEPTH_MASK  0x7ff
#define HIF_CMDQM_ARM_Q_DEPTH_REG_ARM_Q_DEPTH_SHIFT 0
#define HIF_CMDQM_ARM_Q_DEPTH_REG_ARM_Q_DEPTH_WIDTH 11
#define HIF_CMDQM_ARM_Q_DEPTH_REG_ARM_Q_DEPTH_MAX_VAL 0x7ff
#define HIF_CMDQM_ARM_Q_DEPTH_REG_ARM_Q_DEPTH_MIN_VAL 0x0

#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_ADDR   0xa1020034
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_WIDTH  32
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_LENGTH 32
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_ARM_Q_BURST_NUM_MASK  0x7
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_ARM_Q_BURST_NUM_SHIFT 0
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_ARM_Q_BURST_NUM_WIDTH 3
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_ARM_Q_BURST_NUM_MAX_VAL 0x7
#define HIF_CMDQM_ARM_Q_BURST_NUM_REG_ARM_Q_BURST_NUM_MIN_VAL 0x0

#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_ADDR   0xa1020038
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_WIDTH  32
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_LENGTH 32
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_ARM_REQ_BASE_ADDR_MASK  0xffffffff
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_ARM_REQ_BASE_ADDR_SHIFT 0
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_ARM_REQ_BASE_ADDR_WIDTH 32
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_ARM_REQ_BASE_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_ARM_REQ_BASE_ADDR_REG_ARM_REQ_BASE_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_ARM_REQ_CID_REG_ADDR   0xa102003c
#define HIF_CMDQM_ARM_REQ_CID_REG_WIDTH  32
#define HIF_CMDQM_ARM_REQ_CID_REG_LENGTH 32
#define HIF_CMDQM_ARM_REQ_CID_REG_ARM_REQ_CID_MASK  0x7ff
#define HIF_CMDQM_ARM_REQ_CID_REG_ARM_REQ_CID_SHIFT 0
#define HIF_CMDQM_ARM_REQ_CID_REG_ARM_REQ_CID_WIDTH 11
#define HIF_CMDQM_ARM_REQ_CID_REG_ARM_REQ_CID_MAX_VAL 0x7ff
#define HIF_CMDQM_ARM_REQ_CID_REG_ARM_REQ_CID_MIN_VAL 0x0

#define HIF_CMDQM_HW_ARM_REQ_CID_REG_ADDR   0xa1020040
#define HIF_CMDQM_HW_ARM_REQ_CID_REG_WIDTH  32
#define HIF_CMDQM_HW_ARM_REQ_CID_REG_LENGTH 32
#define HIF_CMDQM_HW_ARM_REQ_CID_REG_HW_ARM_REQ_CID_MASK  0x7ff
#define HIF_CMDQM_HW_ARM_REQ_CID_REG_HW_ARM_REQ_CID_SHIFT 0
#define HIF_CMDQM_HW_ARM_REQ_CID_REG_HW_ARM_REQ_CID_WIDTH 11

#define HIF_CMDQM_ARM_REQ_PID_REG_ADDR   0xa1020044
#define HIF_CMDQM_ARM_REQ_PID_REG_WIDTH  32
#define HIF_CMDQM_ARM_REQ_PID_REG_LENGTH 32
#define HIF_CMDQM_ARM_REQ_PID_REG_ARM_REQ_PID_MASK  0x7ff
#define HIF_CMDQM_ARM_REQ_PID_REG_ARM_REQ_PID_SHIFT 0
#define HIF_CMDQM_ARM_REQ_PID_REG_ARM_REQ_PID_WIDTH 11

#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_REG_ADDR   0xa1020048
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_REG_WIDTH  32
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_REG_LENGTH 32
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_REG_HW2ARM_REQ_MASK  0x1
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_REG_HW2ARM_REQ_SHIFT 0
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_REG_HW2ARM_REQ_WIDTH 1

#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_ADDR   0xa102004c
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_WIDTH  32
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_LENGTH 32
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_HW2ARM_REQ_INT_MASK_MASK  0x1
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_HW2ARM_REQ_INT_MASK_SHIFT 0
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_HW2ARM_REQ_INT_MASK_WIDTH 1
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_HW2ARM_REQ_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_CMDQM2IRQ_CMDQ_REQ_INT_MASK_REG_HW2ARM_REQ_INT_MASK_MIN_VAL 0x0

#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_ADDR   0xa1020050
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_WIDTH  32
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_LENGTH 32
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_ARM_RSP_BASE_ADDR_MASK  0xffffffff
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_ARM_RSP_BASE_ADDR_SHIFT 0
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_ARM_RSP_BASE_ADDR_WIDTH 32
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_ARM_RSP_BASE_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_ARM_RSP_BASE_ADDR_REG_ARM_RSP_BASE_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_ARM_RSP_CID_REG_ADDR   0xa1020054
#define HIF_CMDQM_ARM_RSP_CID_REG_WIDTH  32
#define HIF_CMDQM_ARM_RSP_CID_REG_LENGTH 32
#define HIF_CMDQM_ARM_RSP_CID_REG_ARM_RSP_CID_MASK  0x7ff
#define HIF_CMDQM_ARM_RSP_CID_REG_ARM_RSP_CID_SHIFT 0
#define HIF_CMDQM_ARM_RSP_CID_REG_ARM_RSP_CID_WIDTH 11

#define HIF_CMDQM_ARM_RSP_PID_REG_ADDR   0xa1020058
#define HIF_CMDQM_ARM_RSP_PID_REG_WIDTH  32
#define HIF_CMDQM_ARM_RSP_PID_REG_LENGTH 32
#define HIF_CMDQM_ARM_RSP_PID_REG_ARM_RSP_PID_MASK  0x7ff
#define HIF_CMDQM_ARM_RSP_PID_REG_ARM_RSP_PID_SHIFT 0
#define HIF_CMDQM_ARM_RSP_PID_REG_ARM_RSP_PID_WIDTH 11
#define HIF_CMDQM_ARM_RSP_PID_REG_ARM_RSP_PID_MAX_VAL 0x7ff
#define HIF_CMDQM_ARM_RSP_PID_REG_ARM_RSP_PID_MIN_VAL 0x0

#define HIF_CMDQM_HW_ARM_RSP_PID_REG_ADDR   0xa102005c
#define HIF_CMDQM_HW_ARM_RSP_PID_REG_WIDTH  32
#define HIF_CMDQM_HW_ARM_RSP_PID_REG_LENGTH 32
#define HIF_CMDQM_HW_ARM_RSP_PID_REG_HW_ARM_RSP_PID_MASK  0x7ff
#define HIF_CMDQM_HW_ARM_RSP_PID_REG_HW_ARM_RSP_PID_SHIFT 0
#define HIF_CMDQM_HW_ARM_RSP_PID_REG_HW_ARM_RSP_PID_WIDTH 11

#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_ADDR   0xa1020060
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_DMA_RX_PCIE_PORT_MASK  0x1
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_DMA_RX_PCIE_PORT_SHIFT 0
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_DMA_RX_PCIE_PORT_WIDTH 1
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_DMA_RX_PCIE_PORT_MAX_VAL 0x1
#define HIF_CMDQM_DMA_RX_PCIE_PORT_REG_DMA_RX_PCIE_PORT_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_ADDR   0xa1020068
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_DMA_RX_FUNCTION_ID_MASK  0x7ff
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_DMA_RX_FUNCTION_ID_SHIFT 0
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_DMA_RX_FUNCTION_ID_WIDTH 11
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_DMA_RX_FUNCTION_ID_MAX_VAL 0x7ff
#define HIF_CMDQM_DMA_RX_FUNCTION_ID_REG_DMA_RX_FUNCTION_ID_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_ADDR   0xa1020070
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_DMA_RX_SRC_H_ADDR_MASK  0xffffffff
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_DMA_RX_SRC_H_ADDR_SHIFT 0
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_DMA_RX_SRC_H_ADDR_WIDTH 32
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_DMA_RX_SRC_H_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_DMA_RX_SRC_H_ADDR_REG_DMA_RX_SRC_H_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_ADDR   0xa1020078
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_DMA_RX_SRC_L_ADDR_MASK  0xffffffff
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_DMA_RX_SRC_L_ADDR_SHIFT 0
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_DMA_RX_SRC_L_ADDR_WIDTH 32
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_DMA_RX_SRC_L_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_DMA_RX_SRC_L_ADDR_REG_DMA_RX_SRC_L_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_ADDR   0xa1020080
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_DMA_RX_DST_ADDR_MASK  0xffffffff
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_DMA_RX_DST_ADDR_SHIFT 0
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_DMA_RX_DST_ADDR_WIDTH 32
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_DMA_RX_DST_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_DMA_RX_DST_ADDR_REG_DMA_RX_DST_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_ADDR   0xa1020088
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_DMA_RX_DATA_LEN_MASK  0x1ffff
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_DMA_RX_DATA_LEN_SHIFT 0
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_DMA_RX_DATA_LEN_WIDTH 17
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_DMA_RX_DATA_LEN_MAX_VAL 0x1ffff
#define HIF_CMDQM_DMA_RX_DATA_LEN_REG_DMA_RX_DATA_LEN_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_STRAT_REG_ADDR   0xa1020090
#define HIF_CMDQM_DMA_RX_STRAT_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_STRAT_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_STRAT_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_STRAT_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_STRAT_REG_DMA_RX_STRAT_MASK  0x1
#define HIF_CMDQM_DMA_RX_STRAT_REG_DMA_RX_STRAT_SHIFT 0
#define HIF_CMDQM_DMA_RX_STRAT_REG_DMA_RX_STRAT_WIDTH 1
#define HIF_CMDQM_DMA_RX_STRAT_REG_DMA_RX_STRAT_MAX_VAL 0x1
#define HIF_CMDQM_DMA_RX_STRAT_REG_DMA_RX_STRAT_MIN_VAL 0x0

#define HIF_CMDQM_DMA_RX_STATE_REG_ADDR   0xa1020098
#define HIF_CMDQM_DMA_RX_STATE_REG_WIDTH  32
#define HIF_CMDQM_DMA_RX_STATE_REG_LENGTH 32
#define HIF_CMDQM_DMA_RX_STATE_REG_SIZE   2
#define HIF_CMDQM_DMA_RX_STATE_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_RX_STATE_REG_DMA_RX_STATE_MASK  0x1
#define HIF_CMDQM_DMA_RX_STATE_REG_DMA_RX_STATE_SHIFT 0
#define HIF_CMDQM_DMA_RX_STATE_REG_DMA_RX_STATE_WIDTH 1

#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_ADDR   0xa10200a0
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_WIDTH  32
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_LENGTH 32
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_SIZE   2
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_STRIDE 0x8
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_DMA_RX_MASK  0x1
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_DMA_RX_SHIFT 0
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_REG_DMA_RX_WIDTH 1

#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_ADDR   0xa10200a4
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_WIDTH  32
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_LENGTH 32
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_SIZE   2
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_STRIDE 0x8
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_DMA_RX_INT_MASK_MASK  0x1
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_DMA_RX_INT_MASK_SHIFT 0
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_DMA_RX_INT_MASK_WIDTH 1
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_DMA_RX_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_CMDQM2IRQ_DMA_RX_INT_MASK_REG_DMA_RX_INT_MASK_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_ADDR   0xa10200b0
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_DMA_TX_PCIE_PORT_MASK  0x1
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_DMA_TX_PCIE_PORT_SHIFT 0
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_DMA_TX_PCIE_PORT_WIDTH 1
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_DMA_TX_PCIE_PORT_MAX_VAL 0x1
#define HIF_CMDQM_DMA_TX_PCIE_PORT_REG_DMA_TX_PCIE_PORT_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_ADDR   0xa10200b8
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_DMA_TX_FUNCTION_ID_MASK  0x7ff
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_DMA_TX_FUNCTION_ID_SHIFT 0
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_DMA_TX_FUNCTION_ID_WIDTH 11
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_DMA_TX_FUNCTION_ID_MAX_VAL 0x7ff
#define HIF_CMDQM_DMA_TX_FUNCTION_ID_REG_DMA_TX_FUNCTION_ID_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_ADDR   0xa10200c0
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_DMA_TX_SRC_ADDR_MASK  0xffffffff
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_DMA_TX_SRC_ADDR_SHIFT 0
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_DMA_TX_SRC_ADDR_WIDTH 32
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_DMA_TX_SRC_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_DMA_TX_SRC_ADDR_REG_DMA_TX_SRC_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_ADDR   0xa10200c8
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_DMA_TX_DST_H_ADDR_MASK  0xffffffff
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_DMA_TX_DST_H_ADDR_SHIFT 0
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_DMA_TX_DST_H_ADDR_WIDTH 32
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_DMA_TX_DST_H_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_DMA_TX_DST_H_ADDR_REG_DMA_TX_DST_H_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_ADDR   0xa10200d0
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_DMA_TX_DST_L_ADDR_MASK  0xffffffff
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_DMA_TX_DST_L_ADDR_SHIFT 0
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_DMA_TX_DST_L_ADDR_WIDTH 32
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_DMA_TX_DST_L_ADDR_MAX_VAL 0xffffffff
#define HIF_CMDQM_DMA_TX_DST_L_ADDR_REG_DMA_TX_DST_L_ADDR_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_ADDR   0xa10200d8
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_DMA_TX_DATA_LEN_MASK  0x1ffff
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_DMA_TX_DATA_LEN_SHIFT 0
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_DMA_TX_DATA_LEN_WIDTH 17
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_DMA_TX_DATA_LEN_MAX_VAL 0x1ffff
#define HIF_CMDQM_DMA_TX_DATA_LEN_REG_DMA_TX_DATA_LEN_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_STRAT_REG_ADDR   0xa10200e0
#define HIF_CMDQM_DMA_TX_STRAT_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_STRAT_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_STRAT_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_STRAT_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_STRAT_REG_DMA_TX_STRAT_MASK  0x1
#define HIF_CMDQM_DMA_TX_STRAT_REG_DMA_TX_STRAT_SHIFT 0
#define HIF_CMDQM_DMA_TX_STRAT_REG_DMA_TX_STRAT_WIDTH 1
#define HIF_CMDQM_DMA_TX_STRAT_REG_DMA_TX_STRAT_MAX_VAL 0x1
#define HIF_CMDQM_DMA_TX_STRAT_REG_DMA_TX_STRAT_MIN_VAL 0x0

#define HIF_CMDQM_DMA_TX_STATE_REG_ADDR   0xa10200e8
#define HIF_CMDQM_DMA_TX_STATE_REG_WIDTH  32
#define HIF_CMDQM_DMA_TX_STATE_REG_LENGTH 32
#define HIF_CMDQM_DMA_TX_STATE_REG_SIZE   2
#define HIF_CMDQM_DMA_TX_STATE_REG_STRIDE 0x4
#define HIF_CMDQM_DMA_TX_STATE_REG_DMA_TX_STATE_MASK  0x1
#define HIF_CMDQM_DMA_TX_STATE_REG_DMA_TX_STATE_SHIFT 0
#define HIF_CMDQM_DMA_TX_STATE_REG_DMA_TX_STATE_WIDTH 1

#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_ADDR   0xa10200f0
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_WIDTH  32
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_LENGTH 32
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_SIZE   2
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_STRIDE 0x8
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_DMA_TX_MASK  0x1
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_DMA_TX_SHIFT 0
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_REG_DMA_TX_WIDTH 1

#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_ADDR   0xa10200f4
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_WIDTH  32
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_LENGTH 32
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_SIZE   2
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_STRIDE 0x8
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_DMA_TX_INT_MASK_MASK  0x1
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_DMA_TX_INT_MASK_SHIFT 0
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_DMA_TX_INT_MASK_WIDTH 1
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_DMA_TX_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_CMDQM2IRQ_DMA_TX_INT_MASK_REG_DMA_TX_INT_MASK_MIN_VAL 0x0

#define HIF_CMDQM_FIFO_INT_REG_ADDR   0xa102010c
#define HIF_CMDQM_FIFO_INT_REG_WIDTH  32
#define HIF_CMDQM_FIFO_INT_REG_LENGTH 32
#define HIF_CMDQM_FIFO_INT_REG_REQ_DATA_FIFO_OVFL_MASK  0x1
#define HIF_CMDQM_FIFO_INT_REG_REQ_DATA_FIFO_OVFL_SHIFT 0
#define HIF_CMDQM_FIFO_INT_REG_REQ_DATA_FIFO_OVFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_REQ_DATA_FIFO_UNFL_MASK  0x2
#define HIF_CMDQM_FIFO_INT_REG_REQ_DATA_FIFO_UNFL_SHIFT 1
#define HIF_CMDQM_FIFO_INT_REG_REQ_DATA_FIFO_UNFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_RSP_DATA_FIFO_OVFL_MASK  0x4
#define HIF_CMDQM_FIFO_INT_REG_RSP_DATA_FIFO_OVFL_SHIFT 2
#define HIF_CMDQM_FIFO_INT_REG_RSP_DATA_FIFO_OVFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_RSP_DATA_FIFO_UNFL_MASK  0x8
#define HIF_CMDQM_FIFO_INT_REG_RSP_DATA_FIFO_UNFL_SHIFT 3
#define HIF_CMDQM_FIFO_INT_REG_RSP_DATA_FIFO_UNFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_HOST_RSP_INT_FIFO_OVFL_MASK  0x10
#define HIF_CMDQM_FIFO_INT_REG_HOST_RSP_INT_FIFO_OVFL_SHIFT 4
#define HIF_CMDQM_FIFO_INT_REG_HOST_RSP_INT_FIFO_OVFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_HOST_RSP_INT_FIFO_UNFL_MASK  0x20
#define HIF_CMDQM_FIFO_INT_REG_HOST_RSP_INT_FIFO_UNFL_SHIFT 5
#define HIF_CMDQM_FIFO_INT_REG_HOST_RSP_INT_FIFO_UNFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_HOST_ERR_INT_FIFO_OVFL_MASK  0x40
#define HIF_CMDQM_FIFO_INT_REG_HOST_ERR_INT_FIFO_OVFL_SHIFT 6
#define HIF_CMDQM_FIFO_INT_REG_HOST_ERR_INT_FIFO_OVFL_WIDTH 1
#define HIF_CMDQM_FIFO_INT_REG_HOST_ERR_INT_FIFO_UNFL_MASK  0x80
#define HIF_CMDQM_FIFO_INT_REG_HOST_ERR_INT_FIFO_UNFL_SHIFT 7
#define HIF_CMDQM_FIFO_INT_REG_HOST_ERR_INT_FIFO_UNFL_WIDTH 1

#define HIF_CMDQM_CREDIT_INT_REG_ADDR   0xa102011c
#define HIF_CMDQM_CREDIT_INT_REG_WIDTH  32
#define HIF_CMDQM_CREDIT_INT_REG_LENGTH 32
#define HIF_CMDQM_CREDIT_INT_REG_CREDIT_OVFL_MASK  0x1
#define HIF_CMDQM_CREDIT_INT_REG_CREDIT_OVFL_SHIFT 0
#define HIF_CMDQM_CREDIT_INT_REG_CREDIT_OVFL_WIDTH 1
#define HIF_CMDQM_CREDIT_INT_REG_CREDIT_UNFL_MASK  0x2
#define HIF_CMDQM_CREDIT_INT_REG_CREDIT_UNFL_SHIFT 1
#define HIF_CMDQM_CREDIT_INT_REG_CREDIT_UNFL_WIDTH 1

#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_ADDR   0xa1020124
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_WIDTH  32
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_LENGTH 32
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_HOST_VF_RSP_INT_EN_MASK  0x1
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_HOST_VF_RSP_INT_EN_SHIFT 0
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_HOST_VF_RSP_INT_EN_WIDTH 1
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_HOST_VF_RSP_INT_EN_MAX_VAL 0x1
#define HIF_CMDQM_HOST_VF_RSP_INT_EN_REG_HOST_VF_RSP_INT_EN_MIN_VAL 0x0

#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_ADDR   0xa1020130
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_WIDTH  32
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_LENGTH 32
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_SIZE   4
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_STRIDE 0x4
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_HOST_VF_ERR_INFO_VF_MASK  0x7ff
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_HOST_VF_ERR_INFO_VF_SHIFT 0
#define HIF_CMDQM_HOST_VF_ERR_INFO_0_REG_HOST_VF_ERR_INFO_VF_WIDTH 11

#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_ADDR   0xa1020140
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_WIDTH  32
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_LENGTH 32
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_SIZE   4
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_STRIDE 0x4
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_HOST_VF_ERR_INFO_PID_MASK  0x7ff
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_HOST_VF_ERR_INFO_PID_SHIFT 0
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_HOST_VF_ERR_INFO_PID_WIDTH 11
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_HOST_VF_ERR_INFO_CID_MASK  0x3ff800
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_HOST_VF_ERR_INFO_CID_SHIFT 11
#define HIF_CMDQM_HOST_VF_ERR_INFO_1_REG_HOST_VF_ERR_INFO_CID_WIDTH 11

#define HIF_CMDQM_ARM_ERR_INT_REG_ADDR   0xa1020150
#define HIF_CMDQM_ARM_ERR_INT_REG_WIDTH  32
#define HIF_CMDQM_ARM_ERR_INT_REG_LENGTH 32
#define HIF_CMDQM_ARM_ERR_INT_REG_ARM_ERR_INT_MASK  0x1
#define HIF_CMDQM_ARM_ERR_INT_REG_ARM_ERR_INT_SHIFT 0
#define HIF_CMDQM_ARM_ERR_INT_REG_ARM_ERR_INT_WIDTH 1

#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_ADDR   0xa1020154
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_ARM_ERR_INT_INT_MASK_MASK  0x1
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_ARM_ERR_INT_INT_MASK_SHIFT 0
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_ARM_ERR_INT_INT_MASK_WIDTH 1
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_ARM_ERR_INT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_ARM_ERR_INT_MASK_REG_ARM_ERR_INT_INT_MASK_MIN_VAL 0x0

#define HIF_CMDQM_ARM_ERR_STS_REG_ADDR   0xa1020158
#define HIF_CMDQM_ARM_ERR_STS_REG_WIDTH  32
#define HIF_CMDQM_ARM_ERR_STS_REG_LENGTH 32
#define HIF_CMDQM_ARM_ERR_STS_REG_ARM_ERR_STS_MASK  0x3f
#define HIF_CMDQM_ARM_ERR_STS_REG_ARM_ERR_STS_SHIFT 0
#define HIF_CMDQM_ARM_ERR_STS_REG_ARM_ERR_STS_WIDTH 6

#define HIF_CMDQM_ARM_ERR_INFO_REG_ADDR   0xa102015c
#define HIF_CMDQM_ARM_ERR_INFO_REG_WIDTH  32
#define HIF_CMDQM_ARM_ERR_INFO_REG_LENGTH 32
#define HIF_CMDQM_ARM_ERR_INFO_REG_ARM_ERR_INFO_PID_MASK  0x7ff
#define HIF_CMDQM_ARM_ERR_INFO_REG_ARM_ERR_INFO_PID_SHIFT 0
#define HIF_CMDQM_ARM_ERR_INFO_REG_ARM_ERR_INFO_PID_WIDTH 11
#define HIF_CMDQM_ARM_ERR_INFO_REG_ARM_ERR_INFO_CID_MASK  0x3ff800
#define HIF_CMDQM_ARM_ERR_INFO_REG_ARM_ERR_INFO_CID_SHIFT 11
#define HIF_CMDQM_ARM_ERR_INFO_REG_ARM_ERR_INFO_CID_WIDTH 11

#define HIF_CMDQM_ARM_ERR_INFO_RSP_BASE_ADDR_REG_ADDR   0xa1020160
#define HIF_CMDQM_ARM_ERR_INFO_RSP_BASE_ADDR_REG_WIDTH  32
#define HIF_CMDQM_ARM_ERR_INFO_RSP_BASE_ADDR_REG_LENGTH 32
#define HIF_CMDQM_ARM_ERR_INFO_RSP_BASE_ADDR_REG_ARM_ERR_INFO_RSP_BASE_ADDR_MASK  0xffffffff
#define HIF_CMDQM_ARM_ERR_INFO_RSP_BASE_ADDR_REG_ARM_ERR_INFO_RSP_BASE_ADDR_SHIFT 0
#define HIF_CMDQM_ARM_ERR_INFO_RSP_BASE_ADDR_REG_ARM_ERR_INFO_RSP_BASE_ADDR_WIDTH 32

#define HIF_CMDQM_ARM_ERR_INFO_REQ_BASE_ADDR_REG_ADDR   0xa1020164
#define HIF_CMDQM_ARM_ERR_INFO_REQ_BASE_ADDR_REG_WIDTH  32
#define HIF_CMDQM_ARM_ERR_INFO_REQ_BASE_ADDR_REG_LENGTH 32
#define HIF_CMDQM_ARM_ERR_INFO_REQ_BASE_ADDR_REG_ARM_ERR_INFO_REQ_BASE_ADDR_MASK  0xffffffff
#define HIF_CMDQM_ARM_ERR_INFO_REQ_BASE_ADDR_REG_ARM_ERR_INFO_REQ_BASE_ADDR_SHIFT 0
#define HIF_CMDQM_ARM_ERR_INFO_REQ_BASE_ADDR_REG_ARM_ERR_INFO_REQ_BASE_ADDR_WIDTH 32

#define HIF_CMDQM_DMA_ERR_INT_REG_ADDR   0xa1020170
#define HIF_CMDQM_DMA_ERR_INT_REG_WIDTH  32
#define HIF_CMDQM_DMA_ERR_INT_REG_LENGTH 32
#define HIF_CMDQM_DMA_ERR_INT_REG_SIZE   2
#define HIF_CMDQM_DMA_ERR_INT_REG_STRIDE 0x8
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_RD_MASK  0x1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_RD_SHIFT 0
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_RD_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_WR_MASK  0x2
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_WR_SHIFT 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_WR_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_RECFG_MASK  0x4
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_RECFG_SHIFT 2
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_RECFG_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_CFG_LEN_MASK  0x8
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_CFG_LEN_SHIFT 3
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_RX_CFG_LEN_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_RD_MASK  0x10
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_RD_SHIFT 4
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_RD_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_WR_MASK  0x20
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_WR_SHIFT 5
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_WR_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_RECFG_MASK  0x40
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_RECFG_SHIFT 6
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_RECFG_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_CFG_LEN_MASK  0x80
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_CFG_LEN_SHIFT 7
#define HIF_CMDQM_DMA_ERR_INT_REG_DMA_ERR_TX_CFG_LEN_WIDTH 1

#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_ADDR   0xa1020174
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_SIZE   2
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_STRIDE 0x8
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RD_INT_MASK_MASK  0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RD_INT_MASK_SHIFT 0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RD_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RD_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RD_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_WR_INT_MASK_MASK  0x2
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_WR_INT_MASK_SHIFT 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_WR_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_WR_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_WR_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RECFG_INT_MASK_MASK  0x4
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RECFG_INT_MASK_SHIFT 2
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RECFG_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RECFG_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_RECFG_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_CFG_LEN_INT_MASK_MASK  0x8
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_CFG_LEN_INT_MASK_SHIFT 3
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_CFG_LEN_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_CFG_LEN_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_RX_CFG_LEN_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RD_INT_MASK_MASK  0x10
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RD_INT_MASK_SHIFT 4
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RD_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RD_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RD_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_WR_INT_MASK_MASK  0x20
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_WR_INT_MASK_SHIFT 5
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_WR_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_WR_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_WR_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RECFG_INT_MASK_MASK  0x40
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RECFG_INT_MASK_SHIFT 6
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RECFG_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RECFG_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_RECFG_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_CFG_LEN_INT_MASK_MASK  0x80
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_CFG_LEN_INT_MASK_SHIFT 7
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_CFG_LEN_INT_MASK_WIDTH 1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_CFG_LEN_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_DMA_ERR_INT_MASK_REG_DMA_ERR_TX_CFG_LEN_INT_MASK_MIN_VAL 0x0

#define HIF_CMDQM_RD_ADPT_DEBUG_CNT_REG_ADDR   0xa1020180
#define HIF_CMDQM_RD_ADPT_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_RD_ADPT_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_RD_ADPT_DEBUG_CNT_REG_RD_ADPT_CNT_MASK  0xffff
#define HIF_CMDQM_RD_ADPT_DEBUG_CNT_REG_RD_ADPT_CNT_SHIFT 0
#define HIF_CMDQM_RD_ADPT_DEBUG_CNT_REG_RD_ADPT_CNT_WIDTH 16

#define HIF_CMDQM_RD_ADPT_ACK_DEBUG_CNT_REG_ADDR   0xa1020184
#define HIF_CMDQM_RD_ADPT_ACK_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_RD_ADPT_ACK_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_RD_ADPT_ACK_DEBUG_CNT_REG_RD_ADPT_ACK_CNT_MASK  0xffff
#define HIF_CMDQM_RD_ADPT_ACK_DEBUG_CNT_REG_RD_ADPT_ACK_CNT_SHIFT 0
#define HIF_CMDQM_RD_ADPT_ACK_DEBUG_CNT_REG_RD_ADPT_ACK_CNT_WIDTH 16

#define HIF_CMDQM_WR_ADPT_DEBUG_CNT_REG_ADDR   0xa1020188
#define HIF_CMDQM_WR_ADPT_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_WR_ADPT_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_WR_ADPT_DEBUG_CNT_REG_WR_ADPT_CNT_MASK  0xffff
#define HIF_CMDQM_WR_ADPT_DEBUG_CNT_REG_WR_ADPT_CNT_SHIFT 0
#define HIF_CMDQM_WR_ADPT_DEBUG_CNT_REG_WR_ADPT_CNT_WIDTH 16

#define HIF_CMDQM_WR_ADPT_ACK_DEBUG_CNT_REG_ADDR   0xa102018c
#define HIF_CMDQM_WR_ADPT_ACK_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_WR_ADPT_ACK_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_WR_ADPT_ACK_DEBUG_CNT_REG_WR_ADPT_ACK_CNT_MASK  0xffff
#define HIF_CMDQM_WR_ADPT_ACK_DEBUG_CNT_REG_WR_ADPT_ACK_CNT_SHIFT 0
#define HIF_CMDQM_WR_ADPT_ACK_DEBUG_CNT_REG_WR_ADPT_ACK_CNT_WIDTH 16

#define HIF_CMDQM_RD_AXI_DEBUG_CNT_REG_ADDR   0xa1020190
#define HIF_CMDQM_RD_AXI_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_RD_AXI_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_RD_AXI_DEBUG_CNT_REG_RD_AXI_CNT_MASK  0xffff
#define HIF_CMDQM_RD_AXI_DEBUG_CNT_REG_RD_AXI_CNT_SHIFT 0
#define HIF_CMDQM_RD_AXI_DEBUG_CNT_REG_RD_AXI_CNT_WIDTH 16

#define HIF_CMDQM_RD_AXI_ACK_DEBUG_CNT_REG_ADDR   0xa1020194
#define HIF_CMDQM_RD_AXI_ACK_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_RD_AXI_ACK_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_RD_AXI_ACK_DEBUG_CNT_REG_RD_AXI_ACK_CNT_MASK  0xffff
#define HIF_CMDQM_RD_AXI_ACK_DEBUG_CNT_REG_RD_AXI_ACK_CNT_SHIFT 0
#define HIF_CMDQM_RD_AXI_ACK_DEBUG_CNT_REG_RD_AXI_ACK_CNT_WIDTH 16

#define HIF_CMDQM_WR_AXI_DEBUG_CNT_REG_ADDR   0xa1020198
#define HIF_CMDQM_WR_AXI_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_WR_AXI_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_WR_AXI_DEBUG_CNT_REG_WR_AXI_CNT_MASK  0xffff
#define HIF_CMDQM_WR_AXI_DEBUG_CNT_REG_WR_AXI_CNT_SHIFT 0
#define HIF_CMDQM_WR_AXI_DEBUG_CNT_REG_WR_AXI_CNT_WIDTH 16

#define HIF_CMDQM_WR_AXI_ACK_DEBUG_CNT_REG_ADDR   0xa102019c
#define HIF_CMDQM_WR_AXI_ACK_DEBUG_CNT_REG_WIDTH  32
#define HIF_CMDQM_WR_AXI_ACK_DEBUG_CNT_REG_LENGTH 32
#define HIF_CMDQM_WR_AXI_ACK_DEBUG_CNT_REG_WR_AXI_ACK_CNT_MASK  0xffff
#define HIF_CMDQM_WR_AXI_ACK_DEBUG_CNT_REG_WR_AXI_ACK_CNT_SHIFT 0
#define HIF_CMDQM_WR_AXI_ACK_DEBUG_CNT_REG_WR_AXI_ACK_CNT_WIDTH 16

#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_ADDR   0xa1022000
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_WIDTH  32
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_LENGTH 32
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_HOST_REQ_BUF_BASE_H_ADDR_MASK  0xffffffff
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_HOST_REQ_BUF_BASE_H_ADDR_SHIFT 0
#define HIF_CMDQM_HOST_REQ_BUF_BASE_H_ADDR_MEM_HOST_REQ_BUF_BASE_H_ADDR_WIDTH 32

#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_ADDR   0xa1024000
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_WIDTH  32
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_LENGTH 32
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_HOST_REQ_BUF_BASE_L_ADDR_MASK  0xffffffff
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_HOST_REQ_BUF_BASE_L_ADDR_SHIFT 0
#define HIF_CMDQM_HOST_REQ_BUF_BASE_L_ADDR_MEM_HOST_REQ_BUF_BASE_L_ADDR_WIDTH 32

#define HIF_CMDQM_HOST_REQ_PID_MEM_ADDR   0xa1026000
#define HIF_CMDQM_HOST_REQ_PID_MEM_WIDTH  32
#define HIF_CMDQM_HOST_REQ_PID_MEM_LENGTH 32
#define HIF_CMDQM_HOST_REQ_PID_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_REQ_PID_MEM_HOST_REQ_PID_MASK  0x7ff
#define HIF_CMDQM_HOST_REQ_PID_MEM_HOST_REQ_PID_SHIFT 0
#define HIF_CMDQM_HOST_REQ_PID_MEM_HOST_REQ_PID_WIDTH 11

#define HIF_CMDQM_HOST_REQ_CID_MEM_ADDR   0xa1028000
#define HIF_CMDQM_HOST_REQ_CID_MEM_WIDTH  32
#define HIF_CMDQM_HOST_REQ_CID_MEM_LENGTH 32
#define HIF_CMDQM_HOST_REQ_CID_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_REQ_CID_MEM_HOST_REQ_CID_MASK  0x7ff
#define HIF_CMDQM_HOST_REQ_CID_MEM_HOST_REQ_CID_SHIFT 0
#define HIF_CMDQM_HOST_REQ_CID_MEM_HOST_REQ_CID_WIDTH 11

#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_ADDR   0xa102a000
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_WIDTH  32
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_LENGTH 32
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_HOST_RSP_BUF_BASE_H_ADDR_MASK  0xffffffff
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_HOST_RSP_BUF_BASE_H_ADDR_SHIFT 0
#define HIF_CMDQM_HOST_RSP_BUF_BASE_H_ADDR_MEM_HOST_RSP_BUF_BASE_H_ADDR_WIDTH 32

#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_ADDR   0xa102c000
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_WIDTH  32
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_LENGTH 32
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_HOST_RSP_BUF_BASE_L_ADDR_MASK  0xffffffff
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_HOST_RSP_BUF_BASE_L_ADDR_SHIFT 0
#define HIF_CMDQM_HOST_RSP_BUF_BASE_L_ADDR_MEM_HOST_RSP_BUF_BASE_L_ADDR_WIDTH 32

#define HIF_CMDQM_HOST_RSP_PID_MEM_ADDR   0xa102e000
#define HIF_CMDQM_HOST_RSP_PID_MEM_WIDTH  32
#define HIF_CMDQM_HOST_RSP_PID_MEM_LENGTH 32
#define HIF_CMDQM_HOST_RSP_PID_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_RSP_PID_MEM_HOST_RSP_PID_MASK  0x7ff
#define HIF_CMDQM_HOST_RSP_PID_MEM_HOST_RSP_PID_SHIFT 0
#define HIF_CMDQM_HOST_RSP_PID_MEM_HOST_RSP_PID_WIDTH 11

#define HIF_CMDQM_HOST_RSP_CID_MEM_ADDR   0xa1030000
#define HIF_CMDQM_HOST_RSP_CID_MEM_WIDTH  32
#define HIF_CMDQM_HOST_RSP_CID_MEM_LENGTH 32
#define HIF_CMDQM_HOST_RSP_CID_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_RSP_CID_MEM_HOST_RSP_CID_MASK  0x7ff
#define HIF_CMDQM_HOST_RSP_CID_MEM_HOST_RSP_CID_SHIFT 0
#define HIF_CMDQM_HOST_RSP_CID_MEM_HOST_RSP_CID_WIDTH 11

#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_ADDR   0xa1032000
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_WIDTH  32
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_LENGTH 32
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_DEPTH  1056
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_HOST_VF_ERR_STS_MASK  0xf
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_HOST_VF_ERR_STS_SHIFT 0
#define HIF_CMDQM_HOST_VF_ERR_STS_MEM_HOST_VF_ERR_STS_WIDTH 4

#define HIF_CMDQM_VECTOR_ID_MEM_ADDR   0xa1034000
#define HIF_CMDQM_VECTOR_ID_MEM_WIDTH  32
#define HIF_CMDQM_VECTOR_ID_MEM_LENGTH 32
#define HIF_CMDQM_VECTOR_ID_MEM_DEPTH  1056
#define HIF_CMDQM_VECTOR_ID_MEM_VECTOR_ID_MASK  0xfff
#define HIF_CMDQM_VECTOR_ID_MEM_VECTOR_ID_SHIFT 0
#define HIF_CMDQM_VECTOR_ID_MEM_VECTOR_ID_WIDTH 12

#define HIF_CMDQM_MEM_ERROR_INT_ADDR   0xa1036000
#define HIF_CMDQM_MEM_ERROR_INT_WIDTH  32
#define HIF_CMDQM_MEM_ERROR_INT_LENGTH 32
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_H_ADDR_MEM_SB_ERR_MASK  0x1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_H_ADDR_MEM_SB_ERR_SHIFT 0
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_H_ADDR_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_H_ADDR_MEM_DB_ERR_MASK  0x2
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_H_ADDR_MEM_DB_ERR_SHIFT 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_H_ADDR_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_L_ADDR_MEM_SB_ERR_MASK  0x4
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_L_ADDR_MEM_SB_ERR_SHIFT 2
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_L_ADDR_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_L_ADDR_MEM_DB_ERR_MASK  0x8
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_L_ADDR_MEM_DB_ERR_SHIFT 3
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_BUF_BASE_L_ADDR_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_PID_MEM_SB_ERR_MASK  0x10
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_PID_MEM_SB_ERR_SHIFT 4
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_PID_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_PID_MEM_DB_ERR_MASK  0x20
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_PID_MEM_DB_ERR_SHIFT 5
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_PID_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_CID_MEM_SB_ERR_MASK  0x40
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_CID_MEM_SB_ERR_SHIFT 6
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_CID_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_CID_MEM_DB_ERR_MASK  0x80
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_CID_MEM_DB_ERR_SHIFT 7
#define HIF_CMDQM_MEM_ERROR_INT_HOST_REQ_CID_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_H_ADDR_MEM_SB_ERR_MASK  0x100
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_H_ADDR_MEM_SB_ERR_SHIFT 8
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_H_ADDR_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_H_ADDR_MEM_DB_ERR_MASK  0x200
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_H_ADDR_MEM_DB_ERR_SHIFT 9
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_H_ADDR_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_L_ADDR_MEM_SB_ERR_MASK  0x400
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_L_ADDR_MEM_SB_ERR_SHIFT 10
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_L_ADDR_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_L_ADDR_MEM_DB_ERR_MASK  0x800
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_L_ADDR_MEM_DB_ERR_SHIFT 11
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_BUF_BASE_L_ADDR_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_PID_MEM_SB_ERR_MASK  0x1000
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_PID_MEM_SB_ERR_SHIFT 12
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_PID_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_PID_MEM_DB_ERR_MASK  0x2000
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_PID_MEM_DB_ERR_SHIFT 13
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_PID_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_CID_MEM_SB_ERR_MASK  0x4000
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_CID_MEM_SB_ERR_SHIFT 14
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_CID_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_CID_MEM_DB_ERR_MASK  0x8000
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_CID_MEM_DB_ERR_SHIFT 15
#define HIF_CMDQM_MEM_ERROR_INT_HOST_RSP_CID_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_VF_ERR_STS_MEM_SB_ERR_MASK  0x10000
#define HIF_CMDQM_MEM_ERROR_INT_HOST_VF_ERR_STS_MEM_SB_ERR_SHIFT 16
#define HIF_CMDQM_MEM_ERROR_INT_HOST_VF_ERR_STS_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_HOST_VF_ERR_STS_MEM_DB_ERR_MASK  0x20000
#define HIF_CMDQM_MEM_ERROR_INT_HOST_VF_ERR_STS_MEM_DB_ERR_SHIFT 17
#define HIF_CMDQM_MEM_ERROR_INT_HOST_VF_ERR_STS_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_VECTOR_ID_MEM_SB_ERR_MASK  0x40000
#define HIF_CMDQM_MEM_ERROR_INT_VECTOR_ID_MEM_SB_ERR_SHIFT 18
#define HIF_CMDQM_MEM_ERROR_INT_VECTOR_ID_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_VECTOR_ID_MEM_DB_ERR_MASK  0x80000
#define HIF_CMDQM_MEM_ERROR_INT_VECTOR_ID_MEM_DB_ERR_SHIFT 19
#define HIF_CMDQM_MEM_ERROR_INT_VECTOR_ID_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_REQ_DATA_FIFO_MEM_SB_ERR_MASK  0x100000
#define HIF_CMDQM_MEM_ERROR_INT_REQ_DATA_FIFO_MEM_SB_ERR_SHIFT 20
#define HIF_CMDQM_MEM_ERROR_INT_REQ_DATA_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_REQ_DATA_FIFO_MEM_DB_ERR_MASK  0x200000
#define HIF_CMDQM_MEM_ERROR_INT_REQ_DATA_FIFO_MEM_DB_ERR_SHIFT 21
#define HIF_CMDQM_MEM_ERROR_INT_REQ_DATA_FIFO_MEM_DB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_RSP_DATA_FIFO_MEM_SB_ERR_MASK  0x400000
#define HIF_CMDQM_MEM_ERROR_INT_RSP_DATA_FIFO_MEM_SB_ERR_SHIFT 22
#define HIF_CMDQM_MEM_ERROR_INT_RSP_DATA_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_CMDQM_MEM_ERROR_INT_RSP_DATA_FIFO_MEM_DB_ERR_MASK  0x800000
#define HIF_CMDQM_MEM_ERROR_INT_RSP_DATA_FIFO_MEM_DB_ERR_SHIFT 23
#define HIF_CMDQM_MEM_ERROR_INT_RSP_DATA_FIFO_MEM_DB_ERR_WIDTH 1

#define HIF_CMDQM_MEM_INIT_CTRL_ADDR   0xa1036008
#define HIF_CMDQM_MEM_INIT_CTRL_WIDTH  32
#define HIF_CMDQM_MEM_INIT_CTRL_LENGTH 32
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_H_ADDR_MEM_INIT_RST_N_MASK  0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_H_ADDR_MEM_INIT_RST_N_SHIFT 0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_H_ADDR_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_H_ADDR_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_H_ADDR_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_L_ADDR_MEM_INIT_RST_N_MASK  0x2
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_L_ADDR_MEM_INIT_RST_N_SHIFT 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_L_ADDR_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_L_ADDR_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_BUF_BASE_L_ADDR_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_PID_MEM_INIT_RST_N_MASK  0x4
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_PID_MEM_INIT_RST_N_SHIFT 2
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_PID_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_PID_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_PID_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_CID_MEM_INIT_RST_N_MASK  0x8
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_CID_MEM_INIT_RST_N_SHIFT 3
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_CID_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_CID_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_REQ_CID_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_H_ADDR_MEM_INIT_RST_N_MASK  0x10
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_H_ADDR_MEM_INIT_RST_N_SHIFT 4
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_H_ADDR_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_H_ADDR_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_H_ADDR_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_L_ADDR_MEM_INIT_RST_N_MASK  0x20
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_L_ADDR_MEM_INIT_RST_N_SHIFT 5
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_L_ADDR_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_L_ADDR_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_BUF_BASE_L_ADDR_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_PID_MEM_INIT_RST_N_MASK  0x40
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_PID_MEM_INIT_RST_N_SHIFT 6
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_PID_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_PID_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_PID_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_CID_MEM_INIT_RST_N_MASK  0x80
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_CID_MEM_INIT_RST_N_SHIFT 7
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_CID_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_CID_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_RSP_CID_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_VF_ERR_STS_MEM_INIT_RST_N_MASK  0x100
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_VF_ERR_STS_MEM_INIT_RST_N_SHIFT 8
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_VF_ERR_STS_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_VF_ERR_STS_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_HOST_VF_ERR_STS_MEM_INIT_RST_N_MIN_VAL 0x0
#define HIF_CMDQM_MEM_INIT_CTRL_VECTOR_ID_MEM_INIT_RST_N_MASK  0x200
#define HIF_CMDQM_MEM_INIT_CTRL_VECTOR_ID_MEM_INIT_RST_N_SHIFT 9
#define HIF_CMDQM_MEM_INIT_CTRL_VECTOR_ID_MEM_INIT_RST_N_WIDTH 1
#define HIF_CMDQM_MEM_INIT_CTRL_VECTOR_ID_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CMDQM_MEM_INIT_CTRL_VECTOR_ID_MEM_INIT_RST_N_MIN_VAL 0x0

#define HIF_CMDQM_TIMEOUT_INT_REG_ADDR   0xa1036010
#define HIF_CMDQM_TIMEOUT_INT_REG_WIDTH  32
#define HIF_CMDQM_TIMEOUT_INT_REG_LENGTH 32
#define HIF_CMDQM_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_MASK  0x1
#define HIF_CMDQM_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_SHIFT 0
#define HIF_CMDQM_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_ARM_ERR_STS_REG_TIMEOUT_MASK  0x2
#define HIF_CMDQM_TIMEOUT_INT_REG_ARM_ERR_STS_REG_TIMEOUT_SHIFT 1
#define HIF_CMDQM_TIMEOUT_INT_REG_ARM_ERR_STS_REG_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_MASK  0x4
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_SHIFT 2
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_MASK  0x8
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_SHIFT 3
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_PID_MEM_TIMEOUT_MASK  0x10
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_PID_MEM_TIMEOUT_SHIFT 4
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_PID_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_CID_MEM_TIMEOUT_MASK  0x20
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_CID_MEM_TIMEOUT_SHIFT 5
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_REQ_CID_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_MASK  0x40
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_SHIFT 6
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_MASK  0x80
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_SHIFT 7
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_PID_MEM_TIMEOUT_MASK  0x100
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_PID_MEM_TIMEOUT_SHIFT 8
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_PID_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_CID_MEM_TIMEOUT_MASK  0x200
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_CID_MEM_TIMEOUT_SHIFT 9
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_RSP_CID_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_MASK  0x400
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_SHIFT 10
#define HIF_CMDQM_TIMEOUT_INT_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_REG_VECTOR_ID_MEM_TIMEOUT_MASK  0x800
#define HIF_CMDQM_TIMEOUT_INT_REG_VECTOR_ID_MEM_TIMEOUT_SHIFT 11
#define HIF_CMDQM_TIMEOUT_INT_REG_VECTOR_ID_MEM_TIMEOUT_WIDTH 1

#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_ADDR   0xa1036014
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_WIDTH  32
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_LENGTH 32
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MASK  0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_SHIFT 0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_ARM_ERR_STS_REG_TIMEOUT_INT_MASK_MASK  0x2
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_ARM_ERR_STS_REG_TIMEOUT_INT_MASK_SHIFT 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_ARM_ERR_STS_REG_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_ARM_ERR_STS_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_ARM_ERR_STS_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_MASK  0x4
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_SHIFT 2
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_MASK  0x8
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_SHIFT 3
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_PID_MEM_TIMEOUT_INT_MASK_MASK  0x10
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_PID_MEM_TIMEOUT_INT_MASK_SHIFT 4
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_PID_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_PID_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_PID_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_CID_MEM_TIMEOUT_INT_MASK_MASK  0x20
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_CID_MEM_TIMEOUT_INT_MASK_SHIFT 5
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_CID_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_CID_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_REQ_CID_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_MASK  0x40
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_SHIFT 6
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_H_ADDR_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_MASK  0x80
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_SHIFT 7
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_BUF_BASE_L_ADDR_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_PID_MEM_TIMEOUT_INT_MASK_MASK  0x100
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_PID_MEM_TIMEOUT_INT_MASK_SHIFT 8
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_PID_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_PID_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_PID_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_CID_MEM_TIMEOUT_INT_MASK_MASK  0x200
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_CID_MEM_TIMEOUT_INT_MASK_SHIFT 9
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_CID_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_CID_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_RSP_CID_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_INT_MASK_MASK  0x400
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_INT_MASK_SHIFT 10
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_HOST_VF_ERR_STS_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_VECTOR_ID_MEM_TIMEOUT_INT_MASK_MASK  0x800
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_VECTOR_ID_MEM_TIMEOUT_INT_MASK_SHIFT 11
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_VECTOR_ID_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_VECTOR_ID_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CMDQM_TIMEOUT_INT_MASK_REG_VECTOR_ID_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define HIF_CMDQM_TIMEOUT_CFG_REG_ADDR   0xa1036018
#define HIF_CMDQM_TIMEOUT_CFG_REG_WIDTH  32
#define HIF_CMDQM_TIMEOUT_CFG_REG_LENGTH 32
#define HIF_CMDQM_TIMEOUT_CFG_REG_TIMEOUT_PARA_MASK  0xffff
#define HIF_CMDQM_TIMEOUT_CFG_REG_TIMEOUT_PARA_SHIFT 0
#define HIF_CMDQM_TIMEOUT_CFG_REG_TIMEOUT_PARA_WIDTH 16
#define HIF_CMDQM_TIMEOUT_CFG_REG_TIMEOUT_PARA_MAX_VAL 0xffff
#define HIF_CMDQM_TIMEOUT_CFG_REG_TIMEOUT_PARA_MIN_VAL 0x0

#endif
