==39188== Cachegrind, a cache and branch-prediction profiler
==39188== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39188== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39188== Command: ./sift .
==39188== 
--39188-- warning: L3 cache found, using its data for the LL simulation.
--39188-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39188-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39188== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39188== (see section Limitations in user manual)
==39188== NOTE: further instances of this message will not be shown
==39188== 
==39188== I   refs:      3,167,698,658
==39188== I1  misses:            1,822
==39188== LLi misses:            1,817
==39188== I1  miss rate:          0.00%
==39188== LLi miss rate:          0.00%
==39188== 
==39188== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39188== D1  misses:        5,799,831  (  3,517,012 rd   +   2,282,819 wr)
==39188== LLd misses:        4,151,042  (  2,181,305 rd   +   1,969,737 wr)
==39188== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39188== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39188== 
==39188== LL refs:           5,801,653  (  3,518,834 rd   +   2,282,819 wr)
==39188== LL misses:         4,152,859  (  2,183,122 rd   +   1,969,737 wr)
==39188== LL miss rate:            0.1% (        0.1%     +         0.7%  )
