<div id="pf154" class="pf w0 h0" data-page-no="154"><div class="pc pc154 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg154.png"/><div class="t m0 x10e h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">Setting multiple CHCFG registers with the same Source value</div><div class="t m0 x3e hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">will result in unpredictable behavior.</div><div class="t m0 x10e h8 y1dec ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y629 ff3 fs5 fc0 sc0 ls0 ws0">Before changing the trigger or source settings a DMA channel</div><div class="t m0 x3e hf y62a ff3 fs5 fc0 sc0 ls0 ws0">must be disabled via the CHCFGn[ENBL] bit.</div><div class="t m0 x9 h7 y4ea ff2 fs4 fc0 sc0 ls0 ws0">Address: 4002_1000h base + 0h offset + (1d × i), where i=0d to 3d</div><div class="t m0 x81 h1d y1ded ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y1dee ff2 fs4 fc0 sc0 ls0 ws309">Read <span class="ws30a ve">ENBL TRIG<span class="_ _be"> </span>SOURCE</span></div><div class="t m0 x8b h7 y1def ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y1df0 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 xdc h9 y1df1 ff1 fs2 fc0 sc0 ls0 ws20b">DMAMUX<span class="ff7">x</span>_CHCFG<span class="ff7 lsae">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 ybc7 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y1df2 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x95 h7 y1df3 ff2 fs4 fc0 sc0 ls0">ENBL</div><div class="t m0 x83 h7 y1df2 ff2 fs4 fc0 sc0 ls0 ws0">DMA Channel Enable</div><div class="t m0 x83 h7 y1df4 ff2 fs4 fc0 sc0 ls0 ws0">Enables the DMA channel.</div><div class="t m0 x83 h7 y1c4a ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA</div><div class="t m0 x5 h7 y1c4b ff2 fs4 fc0 sc0 ls0 ws0">has separate channel enables/disables, which should be used to disable or re-configure a DMA</div><div class="t m0 x5 h7 y1df5 ff2 fs4 fc0 sc0 ls0">channel.</div><div class="t m0 x83 h7 y1df6 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA channel is enabled</div><div class="t m0 x97 h7 y1df7 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x3a h7 y1df8 ff2 fs4 fc0 sc0 ls0">TRIG</div><div class="t m0 x83 h7 y1df7 ff2 fs4 fc0 sc0 ls0 ws0">DMA Channel Trigger Enable</div><div class="t m0 x83 h7 y1df9 ff2 fs4 fc0 sc0 ls0 ws0">Enables the periodic trigger capability for the triggered DMA channel.</div><div class="t m0 x83 h7 y1dfa ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply</div><div class="t m0 x5 h7 y1dfb ff2 fs4 fc0 sc0 ls0 ws0">route the specified source to the DMA channel. (Normal mode)</div><div class="t m0 x83 h7 y1dfc ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic</div><div class="t m0 x5 h7 y1dfd ff2 fs4 fc0 sc0 ls0 ws0">Trigger mode.</div><div class="t m0 x1 h7 y1dfe ff2 fs4 fc0 sc0 ls0">5–0</div><div class="t m0 x91 h7 y1dff ff2 fs4 fc0 sc0 ls0">SOURCE</div><div class="t m0 x83 h7 y1dfe ff2 fs4 fc0 sc0 ls0 ws0">DMA Channel Source (Slot)</div><div class="t m0 x83 h7 y1e00 ff2 fs4 fc0 sc0 ls0 ws0">Specifies which DMA source, if any, is routed to a particular DMA channel. See your device&apos;s chip</div><div class="t m0 x83 h7 y1e01 ff2 fs4 fc0 sc0 ls0 ws0">configuration details for further details about the peripherals and their slot numbers.</div><div class="t m0 x9 hd y1e02 ff1 fs7 fc0 sc0 ls0 ws0">22.4<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 hf y15a7 ff3 fs5 fc0 sc0 ls0 ws0">The primary purpose of the DMAMUX is to provide flexibility in the system&apos;s use of the</div><div class="t m0 x9 hf y15a8 ff3 fs5 fc0 sc0 ls0 ws0">available DMA channels. As such, configuration of the DMAMUX is intended to be a</div><div class="t m0 x9 hf y15a9 ff3 fs5 fc0 sc0 ls0 ws0">static procedure done during execution of the system boot code. However, if the</div><div class="t m0 x9 hf y15aa ff3 fs5 fc0 sc0 ls0 ws0">procedure outlined in <span class="fc1">Enabling and configuring sources</span> is followed, the configuration of</div><div class="t m0 x9 hf y15ab ff3 fs5 fc0 sc0 ls0 ws0">the DMAMUX may be changed during the normal operation of the system.</div><div class="t m0 x9 hf y1e03 ff3 fs5 fc0 sc0 ls0 ws0">Functionally, the DMAMUX channels may be divided into two classes:</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">340<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf154" data-dest-detail='[340,"XYZ",null,501.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.246000px;bottom:567.450000px;width:23.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf154" data-dest-detail='[340,"XYZ",null,409.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:183.249000px;bottom:567.450000px;width:21.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf154" data-dest-detail='[340,"XYZ",null,316.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:370.749000px;bottom:567.450000px;width:38.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf158" data-dest-detail='[344,"XYZ",null,192.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:177.256000px;bottom:131.000000px;width:188.580000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
