digraph "CFG for '_Z15ge_cdf_norm_inviiPKfiiPfii' function" {
	label="CFG for '_Z15ge_cdf_norm_inviiPKfiiPfii' function";

	Node0x47161b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %17, %0\l  %27 = icmp slt i32 %25, %1\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %199\l|{<s0>T|<s1>F}}"];
	Node0x47161b0:s0 -> Node0x4719bf0;
	Node0x47161b0:s1 -> Node0x4719c80;
	Node0x4719bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%29:\l29:                                               \l  %30 = add nsw i32 %17, %3\l  %31 = mul nsw i32 %25, %4\l  %32 = add nsw i32 %30, %31\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = fadd float %35, %35\l  %37 = fcmp ogt float %36, 6.250000e-01\l  br i1 %37, label %38, label %117\l|{<s0>T|<s1>F}}"];
	Node0x4719bf0:s0 -> Node0x471af10;
	Node0x4719bf0:s1 -> Node0x471afa0;
	Node0x471af10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%38:\l38:                                               \l  %39 = fsub float 1.000000e+00, %36\l  %40 = tail call float @llvm.fabs.f32(float %39)\l  %41 = fcmp olt float %40, 3.750000e-01\l  br i1 %41, label %42, label %50\l|{<s0>T|<s1>F}}"];
	Node0x471af10:s0 -> Node0x471b400;
	Node0x471af10:s1 -> Node0x471b490;
	Node0x471b400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%42:\l42:                                               \l  %43 = fmul float %39, %39\l  %44 = tail call float @llvm.fmuladd.f32(float %43, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %45 = tail call float @llvm.fmuladd.f32(float %43, float %44, float\l... 0x3FB65B0B40000000)\l  %46 = tail call float @llvm.fmuladd.f32(float %43, float %45, float\l... 0x3FB5581AE0000000)\l  %47 = tail call float @llvm.fmuladd.f32(float %43, float %46, float\l... 0x3FC05AA560000000)\l  %48 = tail call float @llvm.fmuladd.f32(float %43, float %47, float\l... 0x3FCDB27480000000)\l  %49 = tail call float @llvm.fmuladd.f32(float %43, float %48, float\l... 0x3FEC5BF8A0000000)\l  br label %109\l}"];
	Node0x471b400 -> Node0x471c0f0;
	Node0x471b490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%50:\l50:                                               \l  %51 = fneg float %40\l  %52 = tail call float @llvm.fma.f32(float %51, float %40, float 1.000000e+00)\l  %53 = tail call i1 @llvm.amdgcn.class.f32(float %52, i32 144)\l  %54 = select i1 %53, float 0x41F0000000000000, float 1.000000e+00\l  %55 = fmul float %52, %54\l  %56 = tail call float @llvm.log2.f32(float %55)\l  %57 = fmul float %56, 0x3FE62E42E0000000\l  %58 = tail call i1 @llvm.amdgcn.class.f32(float %56, i32 519)\l  %59 = fneg float %57\l  %60 = tail call float @llvm.fma.f32(float %56, float 0x3FE62E42E0000000,\l... float %59)\l  %61 = tail call float @llvm.fma.f32(float %56, float 0x3E6EFA39E0000000,\l... float %60)\l  %62 = fadd float %57, %61\l  %63 = select i1 %58, float %56, float %62\l  %64 = select i1 %53, float 0x40362E4300000000, float 0.000000e+00\l  %65 = fsub float %63, %64\l  %66 = fcmp ogt float %65, -5.000000e+00\l  br i1 %66, label %67, label %77\l|{<s0>T|<s1>F}}"];
	Node0x471b490:s0 -> Node0x471a0d0;
	Node0x471b490:s1 -> Node0x471d620;
	Node0x471a0d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%67:\l67:                                               \l  %68 = fsub float -2.500000e+00, %65\l  %69 = tail call float @llvm.fmuladd.f32(float %68, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %70 = tail call float @llvm.fmuladd.f32(float %68, float %69, float\l... 0xBECD8E6AE0000000)\l  %71 = tail call float @llvm.fmuladd.f32(float %68, float %70, float\l... 0xBED26B5820000000)\l  %72 = tail call float @llvm.fmuladd.f32(float %68, float %71, float\l... 0x3F2CA65B60000000)\l  %73 = tail call float @llvm.fmuladd.f32(float %68, float %72, float\l... 0xBF548A8100000000)\l  %74 = tail call float @llvm.fmuladd.f32(float %68, float %73, float\l... 0xBF711C9DE0000000)\l  %75 = tail call float @llvm.fmuladd.f32(float %68, float %74, float\l... 0x3FCF91EC60000000)\l  %76 = tail call float @llvm.fmuladd.f32(float %68, float %75, float\l... 0x3FF805C5E0000000)\l  br label %109\l}"];
	Node0x471a0d0 -> Node0x471c0f0;
	Node0x471d620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%77:\l77:                                               \l  %78 = fneg float %65\l  %79 = fcmp ogt float %65, 0xB9F0000000000000\l  %80 = select i1 %79, float 0x41F0000000000000, float 1.000000e+00\l  %81 = fmul float %80, %78\l  %82 = tail call float @llvm.sqrt.f32(float %81)\l  %83 = bitcast float %82 to i32\l  %84 = add nsw i32 %83, -1\l  %85 = bitcast i32 %84 to float\l  %86 = add nsw i32 %83, 1\l  %87 = bitcast i32 %86 to float\l  %88 = fneg float %87\l  %89 = tail call float @llvm.fma.f32(float %88, float %82, float %81)\l  %90 = fcmp ogt float %89, 0.000000e+00\l  %91 = fneg float %85\l  %92 = tail call float @llvm.fma.f32(float %91, float %82, float %81)\l  %93 = fcmp ole float %92, 0.000000e+00\l  %94 = select i1 %93, float %85, float %82\l  %95 = select i1 %90, float %87, float %94\l  %96 = select i1 %79, float 0x3EF0000000000000, float 1.000000e+00\l  %97 = fmul float %96, %95\l  %98 = tail call i1 @llvm.amdgcn.class.f32(float %81, i32 608)\l  %99 = select i1 %98, float %81, float %97\l  %100 = fadd float %99, -3.000000e+00\l  %101 = tail call float @llvm.fmuladd.f32(float %100, float\l... 0xBF2A3E1360000000, float 0x3F1A76AD60000000)\l  %102 = tail call float @llvm.fmuladd.f32(float %100, float %101, float\l... 0x3F561B8E40000000)\l  %103 = tail call float @llvm.fmuladd.f32(float %100, float %102, float\l... 0xBF6E17BCE0000000)\l  %104 = tail call float @llvm.fmuladd.f32(float %100, float %103, float\l... 0x3F77824F60000000)\l  %105 = tail call float @llvm.fmuladd.f32(float %100, float %104, float\l... 0xBF7F38BAE0000000)\l  %106 = tail call float @llvm.fmuladd.f32(float %100, float %105, float\l... 0x3F8354AFC0000000)\l  %107 = tail call float @llvm.fmuladd.f32(float %100, float %106, float\l... 0x3FF006DB60000000)\l  %108 = tail call float @llvm.fmuladd.f32(float %100, float %107, float\l... 0x4006A9EFC0000000)\l  br label %109\l}"];
	Node0x471d620 -> Node0x471c0f0;
	Node0x471c0f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%109:\l109:                                              \l  %110 = phi float [ %49, %42 ], [ %76, %67 ], [ %108, %77 ]\l  %111 = fmul float %40, %110\l  %112 = fcmp ogt float %40, 1.000000e+00\l  %113 = select i1 %112, float 0x7FF8000000000000, float %111\l  %114 = fcmp oeq float %40, 1.000000e+00\l  %115 = select i1 %114, float 0x7FF0000000000000, float %113\l  %116 = tail call float @llvm.copysign.f32(float %115, float %39)\l  br label %183\l}"];
	Node0x471c0f0 -> Node0x4720790;
	Node0x471afa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%117:\l117:                                              \l  %118 = fcmp ogt float %36, 0x3F50000000000000\l  br i1 %118, label %119, label %148\l|{<s0>T|<s1>F}}"];
	Node0x471afa0:s0 -> Node0x4720920;
	Node0x471afa0:s1 -> Node0x47209b0;
	Node0x4720920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%119:\l119:                                              \l  %120 = fsub float 2.000000e+00, %36\l  %121 = fmul float %36, %120\l  %122 = tail call i1 @llvm.amdgcn.class.f32(float %121, i32 144)\l  %123 = select i1 %122, float 0x41F0000000000000, float 1.000000e+00\l  %124 = fmul float %121, %123\l  %125 = tail call float @llvm.log2.f32(float %124)\l  %126 = fmul float %125, 0x3FE62E42E0000000\l  %127 = tail call i1 @llvm.amdgcn.class.f32(float %125, i32 519)\l  %128 = fneg float %126\l  %129 = tail call float @llvm.fma.f32(float %125, float 0x3FE62E42E0000000,\l... float %128)\l  %130 = tail call float @llvm.fma.f32(float %125, float 0x3E6EFA39E0000000,\l... float %129)\l  %131 = fadd float %126, %130\l  %132 = select i1 %127, float %125, float %131\l  %133 = select i1 %122, float 0x40362E4300000000, float 0.000000e+00\l  %134 = fsub float %133, %132\l  %135 = fadd float %134, -3.125000e+00\l  %136 = tail call float @llvm.fmuladd.f32(float %135, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %137 = tail call float @llvm.fmuladd.f32(float %135, float %136, float\l... 0xBE5B638F00000000)\l  %138 = tail call float @llvm.fmuladd.f32(float %135, float %137, float\l... 0x3E9C9CCC60000000)\l  %139 = tail call float @llvm.fmuladd.f32(float %135, float %138, float\l... 0xBEB72F8AE0000000)\l  %140 = tail call float @llvm.fmuladd.f32(float %135, float %139, float\l... 0xBEED21AA60000000)\l  %141 = tail call float @llvm.fmuladd.f32(float %135, float %140, float\l... 0x3F287AEBC0000000)\l  %142 = tail call float @llvm.fmuladd.f32(float %135, float %141, float\l... 0xBF48455D40000000)\l  %143 = tail call float @llvm.fmuladd.f32(float %135, float %142, float\l... 0xBF78B6CA40000000)\l  %144 = tail call float @llvm.fmuladd.f32(float %135, float %143, float\l... 0x3FCEBD80C0000000)\l  %145 = tail call float @llvm.fmuladd.f32(float %135, float %144, float\l... 0x3FFA755E80000000)\l  %146 = fneg float %36\l  %147 = tail call float @llvm.fmuladd.f32(float %146, float %145, float %145)\l  br label %183\l}"];
	Node0x4720920 -> Node0x4720790;
	Node0x47209b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%148:\l148:                                              \l  %149 = tail call i1 @llvm.amdgcn.class.f32(float %36, i32 144)\l  %150 = select i1 %149, float 0x41F0000000000000, float 1.000000e+00\l  %151 = fmul float %36, %150\l  %152 = tail call float @llvm.log2.f32(float %151)\l  %153 = fmul float %152, 0x3FE62E42E0000000\l  %154 = tail call i1 @llvm.amdgcn.class.f32(float %152, i32 519)\l  %155 = fneg float %153\l  %156 = tail call float @llvm.fma.f32(float %152, float 0x3FE62E42E0000000,\l... float %155)\l  %157 = tail call float @llvm.fma.f32(float %152, float 0x3E6EFA39E0000000,\l... float %156)\l  %158 = fadd float %153, %157\l  %159 = select i1 %154, float %152, float %158\l  %160 = select i1 %149, float 0x40362E4300000000, float 0.000000e+00\l  %161 = fsub float %159, %160\l  %162 = fneg float %161\l  %163 = tail call float @llvm.sqrt.f32(float %162)\l  %164 = tail call float @llvm.amdgcn.rcp.f32(float %163)\l  %165 = fcmp ogt float %36, 0x3D50000000000000\l  br i1 %165, label %166, label %173\l|{<s0>T|<s1>F}}"];
	Node0x47209b0:s0 -> Node0x4724440;
	Node0x47209b0:s1 -> Node0x47244d0;
	Node0x4724440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%166:\l166:                                              \l  %167 = tail call float @llvm.fmuladd.f32(float %164, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %168 = tail call float @llvm.fmuladd.f32(float %164, float %167, float\l... 0xC0098DD400000000)\l  %169 = tail call float @llvm.fmuladd.f32(float %164, float %168, float\l... 0x4002C90660000000)\l  %170 = tail call float @llvm.fmuladd.f32(float %164, float %169, float\l... 0xBFF3A07EA0000000)\l  %171 = tail call float @llvm.fmuladd.f32(float %164, float %170, float\l... 0xBFABA546C0000000)\l  %172 = tail call float @llvm.fmuladd.f32(float %164, float %171, float\l... 0x3FF004E660000000)\l  br label %180\l}"];
	Node0x4724440 -> Node0x4724f30;
	Node0x47244d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%173:\l173:                                              \l  %174 = tail call float @llvm.fmuladd.f32(float %164, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %175 = tail call float @llvm.fmuladd.f32(float %164, float %174, float\l... 0xC02A112D80000000)\l  %176 = tail call float @llvm.fmuladd.f32(float %164, float %175, float\l... 0x401309D980000000)\l  %177 = tail call float @llvm.fmuladd.f32(float %164, float %176, float\l... 0xBFF9194880000000)\l  %178 = tail call float @llvm.fmuladd.f32(float %164, float %177, float\l... 0xBF9C084EC0000000)\l  %179 = tail call float @llvm.fmuladd.f32(float %164, float %178, float\l... 0x3FF00143E0000000)\l  br label %180\l}"];
	Node0x47244d0 -> Node0x4724f30;
	Node0x4724f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%180:\l180:                                              \l  %181 = phi float [ %172, %166 ], [ %179, %173 ]\l  %182 = fmul float %163, %181\l  br label %183\l}"];
	Node0x4724f30 -> Node0x4720790;
	Node0x4720790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%183:\l183:                                              \l  %184 = phi float [ %116, %109 ], [ %147, %119 ], [ %182, %180 ]\l  %185 = fcmp oeq float %36, 2.000000e+00\l  %186 = fcmp oeq float %36, 0.000000e+00\l  %187 = fcmp olt float %36, 0.000000e+00\l  %188 = fcmp ogt float %36, 2.000000e+00\l  %189 = or i1 %187, %188\l  %190 = fmul float %184, 0xBFF6A09E60000000\l  %191 = select i1 %189, float 0x7FF8000000000000, float %190\l  %192 = select i1 %186, float 0xFFF0000000000000, float %191\l  %193 = select i1 %185, float 0x7FF0000000000000, float %192\l  %194 = add nsw i32 %17, %6\l  %195 = mul nsw i32 %25, %7\l  %196 = add nsw i32 %194, %195\l  %197 = sext i32 %196 to i64\l  %198 = getelementptr inbounds float, float addrspace(1)* %5, i64 %197\l  store float %193, float addrspace(1)* %198, align 4, !tbaa !7\l  br label %199\l}"];
	Node0x4720790 -> Node0x4719c80;
	Node0x4719c80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%199:\l199:                                              \l  ret void\l}"];
}
