{
  "Top": "mnist_inference",
  "RtlTop": "mnist_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "mnist_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_address1",
          "name": "output_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce1",
          "name": "output_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we1",
          "name": "output_r_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d1",
          "name": "output_r_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=fcnn_ip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top mnist_inference -name mnist_inference"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mnist_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "11042 ~ 526583",
    "Latency": "11041"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mnist_inference",
    "Version": "1.0",
    "DisplayName": "Mnist_inference",
    "Revision": "2113735299",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mnist_inference_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/params.c",
      "..\/..\/fcnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/mnist_inference_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mnist_inference_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/mnist_inference_input_tile_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1.vhd",
      "impl\/vhdl\/mnist_inference_mac_muladd_16s_16s_24ns_24_4_1.vhd",
      "impl\/vhdl\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_29_3.vhd",
      "impl\/vhdl\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.vhd",
      "impl\/vhdl\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/mnist_inference_sum_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mnist_inference_weight_tile_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mnist_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/mnist_inference_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mnist_inference_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/mnist_inference_input_tile_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mnist_inference_mac_muladd_4ns_10ns_10ns_13_4_1.v",
      "impl\/verilog\/mnist_inference_mac_muladd_16s_16s_24ns_24_4_1.v",
      "impl\/verilog\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_29_3.v",
      "impl\/verilog\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5.v",
      "impl\/verilog\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R.dat",
      "impl\/verilog\/mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R.v",
      "impl\/verilog\/mnist_inference_sum_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mnist_inference_weight_tile_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mnist_inference.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/mnist_inference_fpext_32ns_64_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mnist_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name mnist_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mnist_inference_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name mnist_inference_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"output_r_address1": "DATA"},
      "ports": ["output_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d1": "DATA"},
      "ports": ["output_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "4"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "32"
    },
    "output_r_address1": {
      "dir": "out",
      "width": "4"
    },
    "output_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d1": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mnist_inference",
      "Instances": [
        {
          "ModuleName": "mnist_inference_Pipeline_VITIS_LOOP_29_3",
          "InstanceName": "grp_mnist_inference_Pipeline_VITIS_LOOP_29_3_fu_489"
        },
        {
          "ModuleName": "mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5",
          "InstanceName": "grp_mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_498"
        }
      ]
    },
    "Info": {
      "mnist_inference_Pipeline_VITIS_LOOP_29_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mnist_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mnist_inference_Pipeline_VITIS_LOOP_29_3": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "",
          "LatencyWorst": "791",
          "PipelineIIMin": "23",
          "PipelineIIMax": "791",
          "PipelineII": "23 ~ 791",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.058"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_3",
            "TripCount": "",
            "LatencyMin": "21",
            "LatencyMax": "789",
            "Latency": "21 ~ 789",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "416",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "764",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "1280",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1280",
          "PipelineII": "2 ~ 1280",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.058"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_4_VITIS_LOOP_36_5",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1278",
            "Latency": "0 ~ 1278",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "16",
          "DSP": "1",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "1",
          "FF": "522",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "915",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mnist_inference": {
        "Latency": {
          "LatencyBest": "11041",
          "LatencyAvg": "",
          "LatencyWorst": "526582",
          "PipelineIIMin": "11042",
          "PipelineIIMax": "526583",
          "PipelineII": "11042 ~ 526583",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.225"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "13",
            "LatencyMin": "11024",
            "LatencyMax": "526565",
            "Latency": "11024 ~ 526565",
            "PipelineII": "",
            "PipelineDepthMin": "848",
            "PipelineDepthMax": "40505",
            "PipelineDepth": "848 ~ 40505",
            "Loops": [{
                "Name": "VITIS_LOOP_43_6",
                "TripCount": "10",
                "LatencyMin": "820",
                "LatencyMax": "39220",
                "Latency": "820 ~ 39220",
                "PipelineII": "",
                "PipelineDepthMin": "82",
                "PipelineDepthMax": "3922",
                "PipelineDepth": "82 ~ 3922",
                "Loops": [{
                    "Name": "VITIS_LOOP_45_7",
                    "TripCount": "",
                    "LatencyMin": "79",
                    "LatencyMax": "3919",
                    "Latency": "79 ~ 3919",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "18",
          "DSP": "2",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "2",
          "FF": "4402",
          "AVAIL_FF": "41600",
          "UTIL_FF": "10",
          "LUT": "12644",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "60",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-15 04:39:40 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
