LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

  1:Name     BUSCTRL;
  2:PartNo   BUSCTRL;
  3:Date     03/30/2024;
  4:Revision 01;
  5:Designer Sponaugle;
  6:Company  Ratiometric;
  7:Assembly None;
  8:Location None;
  9:Device   f1508isptqfp100;
 10:
 11:PROPERTY ATMEL {TDI_PULLUP = ON};
 12:PROPERTY ATMEL {TMS_PULLUP = ON};
 13:PROPERTY ATMEL {PREASSIGN = KEEP};
 14:
 15:PROPERTY ATMEL {open_collector=n3V_DATA_EN};
 16:
 17:
 18:/* NOTE:  Active low values are designated with a starting n. */
 19:
 20:/* 
 21:                                                Inputs
 22:    ##########################################################################################
 23:*/
 24:Pin[76,77,78] = [CPU_FC0..2];
 25:Pin[52,53,54,55,56,57,58,60,61,63,64,65,67,68,69,70] = [CPU_A31..16];
 26:Pin[79,80] = [CPU_SIZ0..1];
 27:Pin[71,72] = [CPU_AA1..0];
 28:Pin[90] = nCPU_ECS;
 29:Pin[88] = CPU_RW;
 30:Pin[41] = nCPU_AS;
 31:Pin[89] = nSYS_RESET_IN;
 32:Pin[87] = CPU_CLK;
 33:
 34:/* 
 35:                                                Outputs 
 36:   ##########################################################################################
 37:*/
 38:
 39:// To CPU

 40:Pin[50,48] = [nCPU_DSACK0..1];
 41:Pin[44] = nCPU_CIIN;
 42:Pin[49] = nSYS_RESET;
 43:Pin[42] = nCPU_HALT;
 44:Pin[46] = nCPU_BERR;
 45:Pin[45] = nCPU_STERM;
 46:
 47:// To Devices

 48:Pin[8] = nCPU_RD;       // An inverted version of the CPU_RW line, used to /OE pins on memory and devices.

 49:
 50:// To Boot Flash

 51:Pin[37] = nBFLASH_CE;
 52:Pin[40] = nBFLASH_WE;
 53:

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

 54:// To 64M Flash

 55:
 56:Pin[7] = nBIGFLASH_CE;
 57:
 58:// To SRAM

 59:
 60:Pin[92] = nSRAM_BANK1_CE;
 61:Pin[93] = nSRAM_BANK2_CE;
 62:Pin[94] = nSRAM_BANK3_CE;
 63:Pin[96] = nSRAM_BANK4_CE;
 64:Pin[97] = nSRAM_LL_SEL;
 65:Pin[98] = nSRAM_LH_SEL;
 66:Pin[99] = nSRAM_UL_SEL;
 67:Pin[100] = nSRAM_UH_SEL;
 68:
 69:// To Device Controller

 70:Pin[1] = nDEV8BITCS;
 71:Pin[2] = nDEV16BITCS;
 72:Pin[5] = nDEV32BITCS;
 73:Pin[6] = nINT_ACK_CYCLE;
 74:
 75:// To DRAM

 76:
 77:Pin[19] = nDRAM_S1A_RAS;
 78:Pin[20] = nDRAM_S2A_RAS;
 79:Pin[21] = nDRAM_S3A_RAS;
 80:Pin[22] = nDRAM_S4A_RAS;
 81:Pin[23] = nDRAM_S1B_RAS;
 82:Pin[24] = nDRAM_S2B_RAS;
 83:Pin[25] = nDRAM_S3B_RAS;
 84:Pin[27] = nDRAM_S4B_RAS;
 85:Pin[28] = nDRAM_S5A_RAS;
 86:Pin[29] = nDRAM_S6A_RAS;
 87:Pin[30] = nDRAM_S7A_RAS;
 88:Pin[31] = nDRAM_S8A_RAS;
 89:Pin[32] = nDRAM_S5B_RAS;
 90:Pin[33] = nDRAM_S6B_RAS;
 91:Pin[35] = nDRAM_S7B_RAS;
 92:Pin[36] = nDRAM_S8B_RAS;
 93:
 94:Pin[17] = nDRAM_CAS0;
 95:Pin[16] = nDRAM_CAS1;
 96:Pin[14] = nDRAM_CAS2;
 97:Pin[13] = nDRAM_CAS3;
 98:Pin[12] = DRAM_MUX;              // MUX for addess lines going to DRAM (0=ROW, 1=COL)

 99:Pin[10] = nDRAM_DATA_EN;         // Enable the 245 buffers between DRAM and the CPU.

100:Pin[9] = nDRAM_WE;
101:Pin[83] = RESET_CONTROL_IN;     // Active high signal to perform a system reset.

102:Pin[75] = n3V_DATA_EN;
103:
104:Pin[81] = UNUSED1;
105:Pin[47] = UNUSED2;
106:
107:PINNODE  0  = REFRESH_ACTIVE;

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

108:PINNODE  0  = CPU_CLK_div2;
109:PINNODE  0  = CPU_CLK_div4;
110:PINNODE  0  = CPU_CLK_div8;
111:PINNODE  0  = CPU_CLK_div16;
112:PINNODE  0  = nDRAM_ACCESS_RAS;
113:PINNODE  0  = REFRESH_COMPLETE;
114:PINNODE  0  = REFRESH_REQUESTED;
115:PINNODE  0  = DRAM_ACCESS_RAS_RESET1;
116:PINNODE  0  = DRAM_ACCESS_RAS_RESET2;
117:PINNODE  0  = nREFRESH_RAS;
118:PINNODE  0  = nREFRESH_CAS;
119:PINNODE  0  = DRAM_ACCESS_MUX;
120:PINNODE  0  = nDRAM_ACCESS_CAS;
121:
122:
123:/* Unused pin defauts */
124:nCPU_HALT = 'b'1;
125:nCPU_BERR = 'b'1;
126:nCPU_STERM = 'b'1;
127:nCPU_RD = !CPU_RW;
128:nCPU_CIIN = 'b'1;
129:
130:// UNUSED output forces the allocation of the input pins so they are reserved even if not referenced yet.

131:UNUSED1 = CPU_A19 & CPU_A18 & CPU_A17;
132:UNUSED2 = !nCPU_ECS;
133:
134:
135:/* 
136:    Clock Generation:
137:    CPU_CLK is the CPU Clock
138:    CPU_CLK is is not held in reset during a SYS_RESET event, so the CPU will have a clock running 
139:    all of the time.
140:
141:    We will also generate some subdivisor clocks to use in the DRAM system.
142:*/
143:
144:
145:CPU_CLK_div2.d = !CPU_CLK_div2;     /* [8],10,12.5,16.5,20 Mhz */
146:CPU_CLK_div2.ck = CPU_CLK;
147:
148:CPU_CLK_div4.d = !CPU_CLK_div4;     /* [4],5,6.25,8.25,10 Mhz */
149:CPU_CLK_div4.ck = CPU_CLK_div2;
150:
151:CPU_CLK_div8.d = !CPU_CLK_div8;     /* [2],2.5,3.125,4.125,5 Mhz */
152:CPU_CLK_div8.ck = CPU_CLK_div4;
153:
154:CPU_CLK_div16.d = !CPU_CLK_div16;
155:CPU_CLK_div16.ck = CPU_CLK_div8;
156:
157:
158:/* 
159:   System Reset Control:
160:
161:   SYS_RESET_IN is an input signal that comes from a reset controller (POWER_CONTROLLER).  It is an active low signal

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

162:   that indicated a system reset.  When this line goes low the SYS_RESET output will instantly go low.  SYS_RESET will only 
163:   come out of reset on the falling edge of the CPU_CLK.
164:
165:   This logic will guarentee the first CPU_CLK edge after reset is a rising edge 
166:   This makes it possible to have deterministic behaviour on reset startup.
167:
168:   RESET_CONTROL_IN is a signal from the Interrupt Controller that allows a software reset operation. The reset itself will
169:   reset the flip flop in the interrupt controller.
170:
171:*/
172:
173:nSYS_RESET.d = 'b'1;
174:nSYS_RESET.ar = !nSYS_RESET_IN # RESET_CONTROL_IN;
175:nSYS_RESET.ck = !CPU_CLK;
176:
177:/* 
178:    Memory Bank Selection Logic:
179:
180:    During a write operation the CPU will indicate via the SIZE0-1 and A0-1 pins the number of bytes being written
181:    and the location of the writes on theh 32 bit databus.  It is possible for the CPU to write to a single byte location 
182:    inside of a 32 bit wide memory.  As such we need to have individual control over which part of the data bus is 
183:    participating in a write. 
184:
185:    It is important to note that for cacheable areas of memory (which in our design is all of the SRAM and 
186:    DRAM areas) - All read operations are 32 Bus Access, and all read operations must return all 4 bytes based 
187:    on the address bus.  This is to guarentee the cache always has the correct full 32 value for an addresss.
188:
189:    SEE DATASHEET for TABLE
190:
191:    For 32bit Bus Write Access:
192:            BA32_LL = Active high flag for the LSB 8 bits, located on D31:D24
193:            BA32_LH = Active high flag for the second LSB 8 bits, located on D23:D16
194:            BA32_UL = Active high flag for the lower MSB 8 bits, located on D15:D8
195:            BA32_UH = Active high flag for the upper MSB 8 bits, located on D7:D0
196:
197:    For 16bit Bus  Write Access:
198:            BA16_LL = Active high flag for the LSB 8 bits, located on D31:D24
199:            BA16_LH = Active high flag for the MSB 8 bits, located on D23:D16
200:
201:    For 8bit Bus  Write Access:
202:            BA8 = Active high for all accesses, so hard coded to 1, located on D31:24
203:
204:*/
205:
206:BA32_LL = (!CPU_AA0 & !CPU_AA1);
207:BA32_LH = !((CPU_AA1 # (!CPU_AA0 & CPU_SIZ0 & !CPU_SIZ1)));
208:BA32_UL = !(( (!CPU_AA1 & CPU_SIZ0 & !CPU_SIZ1) 
209:            # (CPU_AA1 & CPU_AA0) 
210:            # (!CPU_AA0 & !CPU_AA1 & !CPU_SIZ0 & CPU_SIZ1)
211:           ));
212:BA32_UH = (   (CPU_AA1 & CPU_SIZ1) 
213:            # (!CPU_SIZ1 & !CPU_SIZ0) 
214:            # (CPU_AA0 & CPU_SIZ1 & CPU_SIZ0) 
215:            # (CPU_AA0 & CPU_AA1)

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 5

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

216:          );
217:
218:BA16_LL = !CPU_AA0;
219:BA16_LH = !(!CPU_AA0 & CPU_SIZ0 & !CPU_SIZ1);
220:
221:BA8 = 'b'1;
222:
223:/* FC pins
224:
225:    The FC pins are used by the CPU to indicate the type of memory access.  
226:    We are not using the USER and SUPERVISOR types, so we only need to know if the 
227:    access is a CPU_SPACE or not.
228:*/
229:
230:FC_CPU_SPACE = CPU_FC0 & CPU_FC1 & CPU_FC2;
231:
232:/* 
233:    Region selection logic:
234:
235:    These variables are active high indicators of access to a particular area of memory.
236:
237:    DRAM_REGION_ACCESS - Any access to the upper 2GB of address space
238:    BOOTFLASH_REGION_ACCESS - Any access to 0x0000 0000 to 0x0FFF FFFF
239:    SRAM_REGION_ACCESS - Any access to 0x1000 0000 to 0x1FFF FFFF
240:    DEV8BIT_REGION_ACCESS - Any access to 0x3000 0000 to 0x3FFF FFFF
241:    DEV16BIT_REGION_ACCESS - Any access to 0x4000 0000 to 0x4FFF FFFF
242:    DEV32BIT_REGION_ACCESS - Any access to 0x5000 0000 to 0x5FFF FFFF
243:    VIDEO_REGION_ACCESS - Any access to 0x6000 0000 to 0x7FFF FFFF
244:    INTERRUPT_ACK_ACCESS - Any access in the CPU Space that is also an Interrupt ACK (Determined by A16-A19)
245:
246:*/
247:
248:DRAM_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & CPU_A31 # !REFRESH_ACTIVE;                                  // 0x8000 0000 - 0xFFFF FFFF

249:BOOTFLASH_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & !CPU_A30 & !CPU_A29 & !CPU_A28 & !CPU_A27;  // 0x0000 0000 - 0x07FF FFFF

250:BIGFLASH_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & !CPU_A30 & !CPU_A29 & !CPU_A28 & CPU_A27;    // 0x0800 0000 - 0x0FFF FFFF

251:SRAM_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & !CPU_A30 & !CPU_A29 & CPU_A28;                   // 0x1000 0000 - 0x1FFF FFFF

252:DEV8BIT_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & !CPU_A30 
253:                        & CPU_A29 & CPU_A28;                                                                // 0x3000 0000 - 0x3FFF FFFF

254:DEV16BIT_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & CPU_A30 
255:                        & !CPU_A29 & !CPU_A28;                                                              // 0x4000 0000 - 0x4FFF FFFF

256:DEV32BIT_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & CPU_A30 
257:                        & !CPU_A29 & CPU_A28;                                                               // 0x5000 0000 - 0x5FFF FFFF

258:VIDEO_REGION_ACCESS = !FC_CPU_SPACE & !nCPU_AS & !CPU_A31 & CPU_A30 & CPU_A29;                              // 0x6000 0000 - 0x7FFF FFFF

259:INTERRUPT_ACK_ACCESS =  !nCPU_AS & FC_CPU_SPACE & CPU_A16 & CPU_A17 & CPU_A18 & CPU_A19;
260:
261:nINT_ACK_CYCLE = !INTERRUPT_ACK_ACCESS;
262:
263:/*
264:    DSACK Generation 
265:
266:    This logic generates the two DSACK signals back to the CPU.  These 2 signals are used to both indicated the need for 
267:    an additional wait state as well as to signal if the bus transfer is going to a device that supports 32 bits, 16 bits,
268:    or 8 bits.
269:

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 6

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

270:    This logic relies on the xxxx_REGION_ACCESS variables above to know which combination of DSACK signals to apply.
271:    Since in this initial system both the DRAM and SRAM are 0 WS, the logic will always assert the correct DSACK
272:    combination as soon as the above xxxx_REGION_ACCESS variables are active.  That should happen directly after the 
273:    CPU_AS signal goes low.
274:
275:    Transfer Size      DSACK1   DSACK0
276:    8 bit               1          0            DEV8BIT,BOOTFLASH,INTACK
277:    16 bit              0          1            DEV16BIT,BIGFLASH
278:    32 bit              0          0            DEV32BIT,DRAM,SRAM
279:
280:    Since the xxxx_REGION_ACCESS variables contain nCPU_AS, these DSACK signals will go low shortly after AS, but then 
281:    go high when AS returns to high at the end of the cycle.   The address bits are guarenteed to be stable before AS 
282:    goes low and held stable until AS goes high.
283:
284:    The DRAM_REGION_ACCESS flag also includes the REFRESH_ACTIVE flag.  That flag will keep the DRAM_REGION_ACCESS from
285:    going high even if the active CPU cycle is a DRAM access.  As a result the DSACK lines will not get asserted and the CPU
286:    will insert wait states.  As soon as the REFRESH completes, the REFRESH_ACTIVE flag will go to 0 which will allow 
287:    the DRAM_REGION_ACCESS flag to go to 1.  This transistion will start the DRAM access, which will then assert the DSACK 
288:    signals ending the wait states the CPU inserted.
289:
290:    Interrupt Ack Access is set to 8 bits since the INTCTRL (Interrupt controller) is 8 bit.
291:
292:*/
293:
294:nCPU_DSACK0 = !( DRAM_REGION_ACCESS # SRAM_REGION_ACCESS # DEV32BIT_REGION_ACCESS # DEV8BIT_REGION_ACCESS # INTERRUPT_ACK_ACCESS # BOOTFLASH_REGION_ACCESS);
295:nCPU_DSACK1 = !( DRAM_REGION_ACCESS # SRAM_REGION_ACCESS # DEV32BIT_REGION_ACCESS # DEV16BIT_REGION_ACCESS # BIGFLASH_REGION_ACCESS );
296:
297:/* Boot Flash signaling */
298:
299:nBFLASH_CE = !BOOTFLASH_REGION_ACCESS;
300:nBFLASH_WE = !BOOTFLASH_REGION_ACCESS # CPU_RW;
301:
302:/* 
303:    64MB Flash signaling.  The 64MB FLASH does not support 8 bit reads/writes.  This does not effect reads as extra data on 
304:    reads won't change any state. On writes if the CPU does an 8 bit write or an unaligned write it will write random data
305:    to the other 8bit section.  
306:*/
307:
308:nBIGFLASH_CE = !BIGFLASH_REGION_ACCESS;
309:n3V_DATA_EN = !BIGFLASH_REGION_ACCESS;
310:
311:
312:/*
313:    SRAM signaling
314:
315:    Control signals for SRAM - 
316:
317:        There are 4 banks of SRAM, and each bank is 2 IC that are 16 bits wide.  Each IC has a CE, WE, OE, 
318:        UB, LB.  Since this SRAM region is cacheable all reads are 32 bits regardless of the internal 
319:        operation in the CPU.  Writes however must be controlled by the 8 bit section using the 
320:        "Memory Bank Selection Logic" from above.
321:
322:        Each bank is 1MB of address space.
323:

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 7

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

324:        nSRAM_BANK1_CE -> 0x1000 0000 - 0x100F FFFF  [1MB]
325:        nSRAM_BANK2_CE -> 0x1010 0000 - 0x101F FFFF  [1MB]
326:        nSRAM_BANK3_CE -> 0x1020 0000 - 0x102F FFFF  [1MB]
327:        nSRAM_BANK4_CE -> 0x1030 0000 - 0x103F FFFF  [1MB]
328:
329:        nSRAM_LL_SEL
330:        nSRAM_LH_SEL
331:        nSRAM_UL_SEL
332:        nSRAM_UH_SEL
333:        nSRAM_OE
334:        nSRAM_WE
335:*/
336:
337:nSRAM_BANK1_CE = !SRAM_REGION_ACCESS # CPU_A27 # CPU_A26 # CPU_A25 # CPU_A24 # CPU_A23 # CPU_A22 # CPU_A21 # CPU_A20;
338:nSRAM_BANK2_CE = !SRAM_REGION_ACCESS # CPU_A27 # CPU_A26 # CPU_A25 # CPU_A24 # CPU_A23 # CPU_A22 # CPU_A21 # !CPU_A20;
339:nSRAM_BANK3_CE = !SRAM_REGION_ACCESS # CPU_A27 # CPU_A26 # CPU_A25 # CPU_A24 # CPU_A23 # CPU_A22 # !CPU_A21 # CPU_A20;
340:nSRAM_BANK4_CE = !SRAM_REGION_ACCESS # CPU_A27 # CPU_A26 # CPU_A25 # CPU_A24 # CPU_A23 # CPU_A22 # !CPU_A21 # !CPU_A20; 
341:
342:// For each of the 4 bank selects, if we are doing a read it will be selected(low), and if we are doing a write

343:// it will depend on the value of the BA32_xx functions.  This will enable the correct byte section during a write

344:// based on the CPU indicating a BYTE, WORD, and DWORD write as well as the misalignment of that write.

345:
346:
347:nSRAM_LL_SEL = !(CPU_RW # BA32_LL);
348:nSRAM_LH_SEL = !(CPU_RW # BA32_LH);
349:nSRAM_UL_SEL = !(CPU_RW # BA32_UL);
350:nSRAM_UH_SEL = !(CPU_RW # BA32_UH);
351:
352:/* 
353:    Device Chip Select Logic:
354:
355:        These chip selects indicate the 8,16, or 32 device region.  All devices in those regions must do transfers
356:        of the particular region size.  This chip select can be used in decode logic combined with the lower address 
357:        lines to create the actual device chip selects.
358:
359:        In this first iteration there is no feedback mechinism for the devices to ask for waitstates, but that 
360:        will be added later.
361:
362:*/
363:
364:nDEV8BITCS = DEV8BIT_REGION_ACCESS;
365:nDEV16BITCS = DEV16BIT_REGION_ACCESS;
366:nDEV32BITCS = DEV32BIT_REGION_ACCESS;
367:
368:/* 
369:    DRAM Access Logic:
370:
371:    This logic will allow control of 60ns FPM/EDO DRAM.  This design is configured for 8 single or dual rake 
372:    SIMM slots, and in this first iteration configured for 11 bits of row/column address.
373:
374:*/
375:
376:/*  
377:    This DRAM_ACCESS_RAS flip flop is the master access RAS signal.  It goes low at the start of a 

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 8

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

378:    DRAM cycle (as indicated by the DRAM_REGION_ACCESS going high).  It is reset by a RAS_RESET2 flag
379:    that is based on two further flip flips that count down two clock cycles.  In this design the RAS
380:    signal will go low at the start of the /AS cycle, and go high after two sucsessive falling edges
381:    of the CPU clock.
382:*/
383:nDRAM_ACCESS_RAS.d = 'b'0;
384:nDRAM_ACCESS_RAS.ap = DRAM_ACCESS_RAS_RESET2 # !nSYS_RESET;
385:nDRAM_ACCESS_RAS.ck = DRAM_REGION_ACCESS;
386:
387:/* 
388:    The two RAS RESET flip flops are held in reset until the DRAM_ACCESS_RAS goes low.   After two 
389:    successive CPU_CLK negative edges the DRAM_ACCESS_RAS will be set back to 1 by RESET2.
390:*/
391:DRAM_ACCESS_RAS_RESET1.d = 'b'1;
392:DRAM_ACCESS_RAS_RESET1.ar = nDRAM_ACCESS_RAS # !nSYS_RESET;
393:DRAM_ACCESS_RAS_RESET1.ck = !CPU_CLK;
394:
395:DRAM_ACCESS_RAS_RESET2.d = DRAM_ACCESS_RAS_RESET1;
396:DRAM_ACCESS_RAS_RESET2.ar = nDRAM_ACCESS_RAS # !nSYS_RESET;
397:DRAM_ACCESS_RAS_RESET2.ck = !CPU_CLK;
398:
399:/*
400:    The CAS signal is generated by using the above RAS_RESET1 signal, which occurs on the first negative clock
401:    edge after RAS falls, to start the CAS signal.   This guarentees the CAS signal is after RAS with enough
402:    time, and that the CAS to data has enough time as well.  CAS is reset to 1 at the end of the cycle via 
403:    the DRAM_REGION_ACCESS signal.
404:*/
405:
406:nDRAM_ACCESS_CAS.d = 'b'0;
407:nDRAM_ACCESS_CAS.ap = !DRAM_REGION_ACCESS # !nSYS_RESET;
408:nDRAM_ACCESS_CAS.ck = DRAM_ACCESS_RAS_RESET1;
409:
410:/*
411:    The third critical signal for DRAM access is the MUX signal which switches the address lines on the DRAM
412:    from the ROW to the COLUMN address.  This much be done after the RAS signal has gone to 0, and before the 
413:    CAS signal goes to 0.  There is RAS holdtime requirement of 10ns, and CAS setup requirement if 10ns, and a 
414:    MUX propegation delay of at least 7ns.
415:
416:    The solution is the change the MUX signal based on the DRAM_ACCESS_RAS signal.  As soon as the RAS signal goes low, 
417:    the MUX signal will start to change.  The MUX change will be 7.5ns behind the RAS signal, and the MUX itself
418:    will take another 7ns to change outputs.  This will give the needed RAS hold time.
419:
420:    MUX = 0 for ROW address, 1 for COL address.  Reset puts it at 0. 
421:*/
422:
423:DRAM_ACCESS_MUX.d = 'b'1;
424:DRAM_ACCESS_MUX.ar = !DRAM_REGION_ACCESS # !nSYS_RESET;
425:DRAM_ACCESS_MUX.ck = !nDRAM_ACCESS_RAS;
426:
427:/* 
428:    DRAM Refresh Logic:
429:
430:    DRAM requires a refresh cycle to keep data stored in the DRAM uncorrupted.  The 72 pin SIMM DRAMS used in this project
431:    support a refresh method call CAS_BEFORE_RAS (CBR).  This refresh method only requires that a CBR refresh cycle occur 

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 9

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

432:    and does not require the host machine to maintain and increment a row address.  That address counting is done inside the
433:    DRAM unit.  Most of the 72 pin DRAMs need a refresh either every 32 or 64ms depending on the number of rows.  This usually
434:    translates to a refresh cycled needed every 15.6us.
435:
436:*/
437:
438:
439:PINNODE [0..0] = [REFRESH_TIMER0..5];
440:PINNODE  0  = REFRESH_TIMER_RESET;
441:
442:
443:/* 
444:   5 bit counter for refresh time. In order to get a 15us cycle, this counter uses the following table:
445:
446:   CPU          CPU/16          Timer_Reset_Value for 15us
447:   16 MHz       1 MHz           15 = 15us
448:   20 MHz       1.25 Mhz        19 = 15.2us
449:   25 MHz       1.56 MHz        24 = 15.26us
450:   33 MHz       2.06 MHz        31 = 15 us
451:   40 MHz       2.5 MHz         38 = 15.2 us
452:
453:
454:   If the clock rate is not 32MHz for the core input, this will need to be adjusted.
455:
456:   The REFESH_TIMER_RESET flip flop is used to produce a 1 clock cycle long reset signal once the 
457:   counter reaches 128 (highest bit set).  The output of that flipflop resets the counter value to 
458:   0x08.
459:*/
460:
461:
462:/* Create a 5 bit timer */
463:REFRESH_TIMER0.d = !REFRESH_TIMER0;
464:REFRESH_TIMER1.d = REFRESH_TIMER0 $ REFRESH_TIMER1;
465:
466:REFRESH_TIMER2.d = ( REFRESH_TIMER2 & !(REFRESH_TIMER1 & REFRESH_TIMER0))
467:                 # ( !REFRESH_TIMER2 & (REFRESH_TIMER1 & REFRESH_TIMER0) );
468:
469:REFRESH_TIMER3.d = ( REFRESH_TIMER3 & !(REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0))
470:                 # ( !REFRESH_TIMER3 & (REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0) );
471:
472:REFRESH_TIMER4.d = ( REFRESH_TIMER4 & !(REFRESH_TIMER3 & REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0))
473:                 # ( !REFRESH_TIMER4 & (REFRESH_TIMER3 & REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0) );
474:
475:[REFRESH_TIMER0..4].ck = CPU_CLK_div16;
476:[REFRESH_TIMER0..4].ar = REFRESH_TIMER_RESET # !nSYS_RESET;
477:
478:/* REFRESH_TIMER_RESET will pulse for 1 clock cycle when the timer reaches 15 */
479:
480:REFRESH_TIMER_RESET.d = (REFRESH_TIMER0 & REFRESH_TIMER1 & REFRESH_TIMER2 & REFRESH_TIMER3 & !REFRESH_TIMER4);  // 15

481:REFRESH_TIMER_RESET.ck = !CPU_CLK_div8;
482:REFRESH_TIMER_RESET.ar = !nSYS_RESET;
483:
484:/* 
485:   When the REFRESH_TIMER_RESET flip flop goes high, we need to do a REFRESH cycle.  We will toggle on a REFRESH_REQUESTED 

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 10

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

486:   flag to indicate the need to do a refresh. 
487:*/
488:
489:REFRESH_REQUESTED.d = 'b'1;
490:REFRESH_REQUESTED.ck = REFRESH_TIMER_RESET;
491:REFRESH_REQUESTED.ar = !nSYS_RESET # REFRESH_COMPLETE;    
492:
493:/*  
494:    Once the refresh requested signal is high, we will wait for an opportunity to start the refresh cycle.  We need to wait 
495:    for the bus to be free.  We will accomplsish this by waiting the AS to be high during a rising CPU clocked combined
496:    with the REFRESH_REQUESTED also being high.  This will set the REFRESH_ACTIVE flip flip on in the condition that we are 
497:    at least 1/2 cycle away from another AS low, which is enough time for the DRAM_REGION_ACTIVE flag to be disabled (to
498:    prevent DRAM access during a refresh).
499:
500:    REFRESH_ACTIVE.d also has REFRESH_ACTIVE as in input, when means once the flip flop goes to 1, it will stay 
501:    there until the reset activity happens.
502:    
503:    This flag is used in the DRAM_REGION_ACTIVE to prevent DRAM access as soon as this flag is active.  That will force the insertion of waitstates
504:    by the CPU until the REFRESH is complete and a DRAM transaction can start.
505:
506:*/
507:
508:REFRESH_ACTIVE.d = REFRESH_REQUESTED # nCPU_AS # REFRESH_ACTIVE;
509:REFRESH_ACTIVE.ck = CPU_CLK;
510:REFRESH_ACTIVE.ar = !nSYS_RESET # REFRESH_COMPLETE;         
511:
512:/*  When REFRESH_ACTIVE goes high, it is time to do a refresh cycle.  We will use a 3 bit counter to count CPU cycles.
513:    This state machine will be held in reset until the REFRESH_ACTIVE flag goes active.  At that point it will start counting 
514:    CPU cycles.  Since this state machine is clocked on the falling clock edge, and the ACTIVE signal is clocked on the rising clock edge
515:    this machine will go to state 1 exactly 1/2 a CPU cycle after the ACTIVE flag is set.
516:*/
517:
518:PINNODE [0..0] = [REFRESH_STATE_MACHINE0..2];
519:FIELD field_REFRESH_STATE_MACHINE = [REFRESH_STATE_MACHINE0..2];         // a field is used to make it simplier to refer to state machine values

520:
521:[REFRESH_STATE_MACHINE0..2].ck = !CPU_CLK;
522:[REFRESH_STATE_MACHINE0..2].ar = !REFRESH_ACTIVE # REFRESH_COMPLETE # nSYS_RESET;
523:
524:REFRESH_STATE_MACHINE0.d = !REFRESH_STATE_MACHINE0;
525:REFRESH_STATE_MACHINE1.d = (REFRESH_STATE_MACHINE1 & !REFRESH_STATE_MACHINE0)
526:                        #  (!REFRESH_STATE_MACHINE1 & REFRESH_STATE_MACHINE0);
527:REFRESH_STATE_MACHINE2.d = (REFRESH_STATE_MACHINE2 & !(REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE1))
528:                        #  (!REFRESH_STATE_MACHINE2 & (REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE1));
529:
530:
531:/* From the above state machine we can create the REFRESH CAS and RAS signals.  This state machine will only start running when the
532:   REFRESH_ACTIVE flag is set.   State 1 and State 2 are used for the CAS signal being low, and State 3 and State 4 for the RAS signal.
533:   Finially, State 5 is used to set a REFRESH_COMPLETE flag, which will be active for one full clock cycle.
534:
535:   The REFRESH_COMPLETE flag will reset the state machine to zero, as well as reset the 
536:
537:*/
538:
539:nREFRESH_CAS.d = !(field_REFRESH_STATE_MACHINE:['d'1,'d'2]);

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 11

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

540:nREFRESH_CAS.ck = CPU_CLK;
541:nREFRESH_CAS.ap = !nSYS_RESET # !REFRESH_ACTIVE;
542:
543:nREFRESH_RAS.d = !(field_REFRESH_STATE_MACHINE:['d'3,'d'4]);
544:nREFRESH_RAS.ck = CPU_CLK;
545:nREFRESH_RAS.ap = !nSYS_RESET # !REFRESH_ACTIVE; 
546:
547:REFRESH_COMPLETE.d = (field_REFRESH_STATE_MACHINE:['d'5]);
548:REFRESH_COMPLETE.ck = CPU_CLK;
549:REFRESH_COMPLETE.ar = !nSYS_RESET;
550:
551:
552:/* Actual DRAM signals:
553:
554:    The actual signals to the DRAM modules need to be built up from three sources - The nDRAM_ACCESS_* signals, the nREFRESH_* signals, and the
555:    the memory address being accessed.   The nDRAM_ACCESS_* is guarenteed to not be active at the same time as the nREFRESH_* signals, so they can
556:    be directly combined to build the correct RAS and CAS signals.
557:
558:    The final RAS signals will combine the nDRAM_ACCESS_RAS and nREFRESH_RAS signals.
559:
560:    Each 72 pin SIMM has 4 RAS signals in 2 groups RAS0/RAS2 and RAS1/RAS3.  Those two groups represent two 'ranks'.   
561:    In this design we will map all of the first 'ranks' of each SIMM slot in order, then map the second 'ranks' of each 
562:    SIMM.
563:
564:    For this first iteration we will assume each 'rank' is 16MBs in size.  128MB support will require a few small changes.
565:
566:    The memory layout:
567:
568:    -------------------------------------------------
569:    - 0x8000 0000   SIMM1 Rank A        0x80FF FFFF
570:    -------------------------------------------------
571:    -------------------------------------------------
572:    - 0x8100 0000   SIMM2 Rank A        0x81FF FFFF
573:    -------------------------------------------------
574:     -------------------------------------------------
575:    - 0x8200 0000   SIMM3 Rank A        0x82FF FFFF
576:    -------------------------------------------------
577:    -------------------------------------------------
578:    - 0x8300 0000   SIMM4 Rank A        0x83FF FFFF
579:    -------------------------------------------------
580:      -------------------------------------------------
581:    - 0x8400 0000   SIMM1 Rank B        0x84FF FFFF
582:    -------------------------------------------------
583:    -------------------------------------------------
584:    - 0x8500 0000   SIMM2 Rank B        0x85FF FFFF
585:    -------------------------------------------------
586:     -------------------------------------------------
587:    - 0x8600 0000   SIMM3 Rank B        0x86FF FFFF
588:    -------------------------------------------------
589:    -------------------------------------------------
590:    - 0x8700 0000   SIMM4 Rank B        0x87FF FFFF
591:    -------------------------------------------------
592:
593:  -------------------------------------------------

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 12

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

594:    - 0x8800 0000   SIMM5 Rank A        0x88FF FFFF
595:    -------------------------------------------------
596:    -------------------------------------------------
597:    - 0x8900 0000   SIMM6 Rank A        0x89FF FFFF
598:    -------------------------------------------------
599:     -------------------------------------------------
600:    - 0x8A00 0000   SIMM7 Rank A        0x8AFF FFFF
601:    -------------------------------------------------
602:    -------------------------------------------------
603:    - 0x8B00 0000   SIMM8 Rank A        0x8BFF FFFF
604:    -------------------------------------------------
605:      -------------------------------------------------
606:    - 0x8C00 0000   SIMM5 Rank B        0x8CFF FFFF
607:    -------------------------------------------------
608:    -------------------------------------------------
609:    - 0x8D00 0000   SIMM6 Rank B        0x8DFF FFFF
610:    -------------------------------------------------
611:     -------------------------------------------------
612:    - 0x8E00 0000   SIMM7 Rank B        0x8EFF FFFF
613:    -------------------------------------------------
614:    -------------------------------------------------
615:    - 0x8F00 0000   SIMM8 Rank B        0x8FFF FFFF
616:    -------------------------------------------------
617:
618:
619:
620:
621:*/
622:
623:/* We will use a bit field to make address range comparisons easier to read. */
624:
625:FIELD field_CPU_ADDRESS = [CPU_A31..20];
626:
627:nDRAM_S1A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X0XXXXXX])) & nREFRESH_RAS;
628:nDRAM_S2A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X1XXXXXX])) & nREFRESH_RAS;
629:nDRAM_S3A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X2XXXXXX])) & nREFRESH_RAS; 
630:nDRAM_S4A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X3XXXXXX])) & nREFRESH_RAS;
631:
632:nDRAM_S1B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X4XXXXXX])) & nREFRESH_RAS;
633:nDRAM_S2B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X5XXXXXX])) & nREFRESH_RAS;
634:nDRAM_S3B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X6XXXXXX])) & nREFRESH_RAS;
635:nDRAM_S4B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X7XXXXXX])) & nREFRESH_RAS;
636:
637:nDRAM_S5A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X8XXXXXX])) & nREFRESH_RAS;
638:nDRAM_S6A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'X9XXXXXX])) & nREFRESH_RAS;
639:nDRAM_S7A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'XAXXXXXX])) & nREFRESH_RAS; 
640:nDRAM_S8A_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'XBXXXXXX])) & nREFRESH_RAS;
641:
642:nDRAM_S5B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'XCXXXXXX])) & nREFRESH_RAS;
643:nDRAM_S6B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'XDXXXXXX])) & nREFRESH_RAS;
644:nDRAM_S7B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'XEXXXXXX])) & nREFRESH_RAS;
645:nDRAM_S8B_RAS = (nDRAM_ACCESS_RAS # !(field_CPU_ADDRESS:['h'XFXXXXXX])) & nREFRESH_RAS;
646:
647:

LISTING FOR LOGIC DESCRIPTION FILE: BUSCTRL.pld                      Page 13

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 15 21:54:53 2024

648:
649:/* 
650:        The CAS lines are shared across all of the SIMM slots and ranks.  
651:
652:        CAS0 - D7:D0            BA32_UH = Active high flag for the upper MSB 8 bits, located on D7:D0
653:        CAS1 - D15:D8           BA32_UL = Active high flag for the lower MSB 8 bits, located on D15:D8
654:        CAS2 - D23:D16          BA32_LH = Active high flag for the second LSB 8 bits, located on D23:D16
655:        CAS3 - D31:D24          BA32_LL = Active high flag for the LSB 8 bits, located on D31:D24
656:
657:        We will mask the CAS signal based on the BA32 signals during a write operation.  For a read 
658:        operation all 4 CAS lines will be active.
659:
660:
661:*/
662:
663:
664:nDRAM_CAS0 = (nDRAM_ACCESS_CAS # (!CPU_RW & !BA32_UH )) & nREFRESH_CAS;
665:nDRAM_CAS1 = (nDRAM_ACCESS_CAS # (!CPU_RW & !BA32_UL )) & nREFRESH_CAS;
666:nDRAM_CAS2 = (nDRAM_ACCESS_CAS # (!CPU_RW & !BA32_LH )) & nREFRESH_CAS;
667:nDRAM_CAS3 = (nDRAM_ACCESS_CAS # (!CPU_RW & !BA32_LL )) & nREFRESH_CAS;
668:
669:DRAM_MUX = DRAM_ACCESS_MUX;
670:/* 
671:   nDRAM_DATA_EN is connected to the 74HC245 buffers that go between the DRAM and the CPU.  They are enabled as soon as we start
672:   a DRAM transaction.  The direction of these buffers it set by CPU_RW, which is connected to the DIR pin on the 245.
673:*/
674:nDRAM_DATA_EN = !DRAM_REGION_ACCESS;
675:
676:/*
677:   nDRAM_WE is the DRAM write signal, which is pulled low at the start of a DRAM transaction that also has CPU_RW == 0.   This signal goes to
678:   all of the SIMM slots, and the RAS/CAS signals select which DRAMs will actually do write operations.
679:*/
680:nDRAM_WE = !(DRAM_REGION_ACCESS & !CPU_RW);
681:
682:/*
683:Total dedicated input used:     4/4     (100%)
684:Total I/O pins used             77/80   (96%)
685:Total Logic cells used          78/128  (60%)
686:Total Flip-Flop used            24/128  (18%)
687:Total Foldback logic used       9/128   (7%)
688:Total Nodes+FB/MCells           87/128  (67%)
689:Total cascade used              0
690:Total input pins                33
691:Total output pins               48
692:Total Pts                       213
693:*/
694:
695:
696:
697:



