# 💾 Memory Design in Verilog

This project implements a parameterized memory module using Verilog HDL.
The design supports read and write operations, with configurable data width and memory depth, making it suitable for use in digital systems such as CPUs, buffers, or small RAM blocks.

## ⚙️ Features

🔹 Configurable parameters: Depth and Width

🔹 Synchronous write, asynchronous read

🔹 Reset support to clear all memory locations

🔹 Fully synthesizable and simulation-ready

🔹 Clean and modular Verilog structure for reuse

## Vivado Implementation :

<img width="1920" height="1200" alt="Screenshot (1022)" src="https://github.com/user-attachments/assets/114e663d-546d-4610-9f63-78e01653b59b" />

<img width="1920" height="1200" alt="Screenshot (1023)" src="https://github.com/user-attachments/assets/97c8a613-7520-452d-9811-0020a0af613e" />

<img width="1920" height="1200" alt="Screenshot (1024)" src="https://github.com/user-attachments/assets/d6ed9766-aff9-40a2-9cfe-3e2ecb76c36a" />

<img width="1920" height="1200" alt="Screenshot (1025)" src="https://github.com/user-attachments/assets/15c7ccdf-93af-40f8-a5fa-9f01aa6205c7" />

<img width="1920" height="1200" alt="Screenshot (1021)" src="https://github.com/user-attachments/assets/d5c914d4-8274-4466-81a0-1d9d02c95452" />

## Contact me  : 
http://www.linkedin.com/in/
