var pipelineJSON={"3470274912":{"nodes":[{"name":"Entry", "id":3475275936, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3479727488, "subtype":"exit", "start":"4.00", "end":"35.00", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}], "links":[]}, "3470527664":{"nodes":[{"name":"Exit", "id":3475104640, "subtype":"exit", "start":"79.00", "end":"110.00", "details":[{"type":"table", "Start Cycle":"79", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Select", "id":3476537392, "subtype":"select", "start":"77.00", "end":"78.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"77", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"+", "id":3476537744, "subtype":"default", "start":"78.00", "end":"78.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"78", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Compare", "id":3476758464, "subtype":"default", "start":"77.00", "end":"77.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"77", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Compare", "id":3476758816, "subtype":"default", "start":"76.00", "end":"77.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"76", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Src", "id":3477037920, "subtype":"ffwdSource", "start":"77.00", "end":"77.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"77", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Entry", "id":3477159488, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"76", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":3479777424, "subtype":"default", "start":"79.00", "end":"79.00", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"79", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Src", "id":3480171904, "subtype":"ffwdSource", "start":"79.00", "end":"79.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"79", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}], "links":[{"from":3476537392, "to":3476537744, "details":[{"type":"table", "Width":"32"}]}, {"from":3476537744, "to":3479777424, "details":[{"type":"table", "Width":"32"}]}, {"from":3476758464, "to":3477037920, "details":[{"type":"table", "Width":"1"}]}, {"from":3476758816, "to":3476537392, "details":[{"type":"table", "Width":"1"}]}, {"from":3477159488, "to":3476537392, "details":[{"type":"table", "Width":"192"}]}, {"from":3477159488, "to":3476758464, "details":[{"type":"table", "Width":"192"}]}, {"from":3477159488, "to":3476758816, "details":[{"type":"table", "Width":"192"}]}, {"from":3479777424, "to":3480171904, "details":[{"type":"table", "Width":"33"}]}]}, "3470648160":{"nodes":[{"name":"Or", "id":3470231840, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Loop Orch", "id":3470418512, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3470542256, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":30}]], "type":"inst"}, {"name":"hist", "id":3470565008, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"hist", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":3470665536, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"LD", "id":3470665888, "subtype":"load/store", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3470715424, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"FFwd Dest", "id":3470766336, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Xor", "id":3471360112, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"\'i\'", "id":3471360464, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":18}]], "type":"inst"}, {"name":"ST", "id":3472636816, "subtype":"load/store", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":3472711744, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"LD", "id":3472712096, "subtype":"load/store", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"5", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":30}]], "type":"inst"}, {"name":"FFwd Dest", "id":3473054720, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Entry", "id":3473383280, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":3473407824, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"f32 +", "id":3474888464, "subtype":"default", "start":"9.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"9", "Latency":"5", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":3475635456, "subtype":"load/store", "start":"4.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"4", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":29}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3478295072, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":29}]], "type":"inst"}, {"name":"Exit", "id":3478946096, "subtype":"exit", "start":"15.00", "end":"46.00", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Or", "id":3479172288, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Dest", "id":3480234176, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}], "links":[{"from":3470231840, "to":3472636816, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3470231840, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3470565008, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3470665536, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3471360464, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3471360464, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3472711744, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3470565008, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3478946096, "details":[{"type":"table", "Width":"1"}]}, {"from":3470418512, "to":3479172288, "details":[{"type":"table", "Width":"1"}]}, {"from":3470542256, "to":3472712096, "details":[{"type":"table", "Width":"64"}]}, {"from":3470565008, "to":3470665888, "details":[{"type":"table", "Width":"1"}]}, {"from":3470665536, "to":3470665888, "details":[{"type":"table", "Width":"1"}]}, {"from":3470665888, "to":3474888464, "details":[{"type":"table", "Width":"32"}]}, {"from":3470715424, "to":3470665888, "details":[{"type":"table", "Width":"64"}]}, {"from":3470715424, "to":3472636816, "details":[{"type":"table", "Width":"64"}]}, {"from":3470766336, "to":3471360112, "details":[{"type":"table", "Width":"1"}]}, {"from":3471360112, "to":3470231840, "details":[{"type":"table", "Width":"1"}]}, {"from":3471360112, "to":3470665536, "details":[{"type":"table", "Width":"1"}]}, {"from":3471360112, "to":3472711744, "details":[{"type":"table", "Width":"1"}]}, {"from":3471360112, "to":3479172288, "details":[{"type":"table", "Width":"1"}]}, {"from":3471360464, "to":3470542256, "details":[{"type":"table", "Width":"32"}]}, {"from":3471360464, "to":3473407824, "details":[{"type":"table", "Width":"32"}]}, {"from":3471360464, "to":3478295072, "details":[{"type":"table", "Width":"32"}]}, {"from":3472636816, "to":3470565008, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"hist", "Start Cycle":"1", "Latency":"14"}]}, {"from":3472711744, "to":3472712096, "details":[{"type":"table", "Width":"1"}]}, {"from":3472712096, "to":3474888464, "details":[{"type":"table", "Width":"32"}]}, {"from":3473054720, "to":3470418512, "details":[{"type":"table", "Width":"1"}]}, {"from":3473054720, "to":3471360464, "details":[{"type":"table", "Width":"1"}]}, {"from":3473054720, "to":3470565008, "details":[{"type":"table", "Width":"1"}]}, {"from":3473054720, "to":3478946096, "details":[{"type":"table", "Width":"1"}]}, {"from":3473407824, "to":3471360464, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Start Cycle":"1", "Latency":"3"}]}, {"from":3474888464, "to":3472636816, "details":[{"type":"table", "Width":"32"}]}, {"from":3475635456, "to":3470715424, "details":[{"type":"table", "Width":"32"}]}, {"from":3478295072, "to":3475635456, "details":[{"type":"table", "Width":"64"}]}, {"from":3479172288, "to":3475635456, "details":[{"type":"table", "Width":"1"}]}, {"from":3480234176, "to":3470418512, "details":[{"type":"table", "Width":"33"}]}, {"from":3480234176, "to":3471360464, "details":[{"type":"table", "Width":"33"}]}, {"from":3480234176, "to":3470565008, "details":[{"type":"table", "Width":"33"}]}, {"from":3480234176, "to":3478946096, "details":[{"type":"table", "Width":"33"}]}]}};
var treeJSON={"nodes":[{"name":"histogram", "id":3467546392, "type":"component", "children":[{"name":"histogram.B1.start", "id":3467733616, "type":"bb", "children":[{"name":"Cluster 1", "id":3470527664, "type":"cluster"}, {"name":"Cluster 0", "id":3470274912, "type":"cluster"}]}, {"name":"histogram.B0.runOnce", "id":3467600528, "type":"bb"}, {"name":"histogram.B2", "id":3467066800, "type":"bb", "children":[{"name":"Cluster 2", "id":3470648160, "type":"cluster"}]}, {"name":"histogram.B3", "id":3467066880, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"histogram", "id":3467546392, "type":"component", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"feature", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"14"}]}], "Requested size":"4000 bytes", "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'feature\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":14}]], "type":"romsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)", "Number of active ports":"1", "Number of read ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'feature\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":14}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "padding":"24", "depth":"1024", "details":[{"type":"table", "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'feature\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":14}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}]}]}]}, {"name":"weight", "id":6, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"15"}]}], "Requested size":"4000 bytes", "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'weight\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":15}]], "type":"romsys", "children":[{"name":"Bank 0", "id":7, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)", "Number of active ports":"1", "Number of read ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'weight\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":15}]], "type":"bank", "children":[{"name":"Replicate 0", "id":8, "padding":"24", "depth":"1024", "details":[{"type":"table", "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'weight\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":15}]], "type":"replicate", "children":[{"name":"R", "id":9, "type":"port"}]}]}]}, {"name":"hist", "id":10, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"16"}]}], "Requested size":"4000 bytes", "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'hist\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":16}]], "type":"memsys", "children":[{"name":"Bank 0", "id":11, "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'hist\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":16}]], "type":"bank", "children":[{"name":"Replicate 0", "id":12, "padding":"24", "depth":"1024", "details":[{"type":"table", "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'hist\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":16}]], "type":"replicate", "children":[{"name":"R", "id":13, "type":"port"}, {"name":"W", "id":14, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"1024 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'hist\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":3467814808, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"feature", "Start cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":29}]], "type":"inst"}, {"name":"Load", "id":3467815496, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"weight", "Start cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":30}]], "type":"inst"}, {"name":"Load", "id":3467816664, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"hist", "Start cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"Store", "id":3467817304, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"hist", "Start cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}]}], "links":[{"from":5, "to":3467814808}, {"from":9, "to":3467815496}, {"from":13, "to":3467816664}, {"from":3467817304, "to":14}]};
var systemJSON={"nodes":[{"name":"histogram", "id":3467546392, "type":"component", "children":[{"name":"Stream Read", "id":3467806512, "details":[{"type":"table", "Basic Block":"histogram.B1.start", "Width":"128 bits", "Depth":"0", "Stall-free":"No", "Latency":"24"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}, {"name":"Stream Write", "id":3467825536, "details":[{"type":"table", "Basic Block":"histogram.B3", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"24"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":41}]], "type":"inst"}]}, {"name":"call.histogram", "id":3467067824, "details":[{"type":"table", "Width":"128 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"128 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.histogram", "id":3467091376, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":3467067824, "to":3467806512}, {"from":3467825536, "to":3467091376}, {"from":3467806512, "to":3467825536}]};
var blockJSON={"3467066800":{"nodes":[{"name":"Cluster 2", "id":3470648160, "start":"0.00", "end":"46.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"46"}], "type":"cluster", "children":[{"name":"Logic", "id":3470654560, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":3471160208, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":3470654560, "to":3471160208}]}, "3467066880":{"nodes":[{"name":"WR", "id":3471527200, "start":"0.00", "end":"24.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.histogram", "Stall-free":"No", "Start Cycle":"0", "Latency":"24"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":41}]], "type":"inst"}, {"name":"Feedback", "id":3478268864, "start":"24.00", "end":"41.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"24", "Latency":"17"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":41}]], "type":"inst"}], "links":[{"from":3471527200, "to":3478268864, "details":[{"type":"table", "Width":"1"}]}]}, "3467600528":{"nodes":[{"name":"?", "id":3470312080, "start":"0.00", "end":"17.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"0", "Latency":"17"}], "type":"inst"}, {"name":"Feedback", "id":3476658368, "start":"0.00", "end":"17.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"17"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}], "links":[{"from":3476658368, "to":3470312080, "details":[{"type":"table", "Width":"1"}]}]}, "3467733616":{"nodes":[{"name":"Cluster 1", "id":3470527664, "start":"76.00", "end":"110.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"76", "Cluster Latency":"34"}], "type":"cluster", "children":[{"name":"Logic", "id":3470533504, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"76", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":3470584816, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"79", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 0", "id":3470274912, "start":"0.00", "end":"35.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"Logic", "id":3470281936, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":3470401152, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":3471519760, "start":"52.00", "end":"76.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"128 bits", "Depth":"0", "Stream Name":"call.histogram", "Stall-free":"No", "Start Cycle":"52", "Latency":"24"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}, {"name":"?", "id":3477308048, "start":"35.00", "end":"52.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"35", "Latency":"17"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}], "links":[{"from":3470533504, "to":3470584816}, {"from":3470281936, "to":3470401152}, {"from":3471519760, "to":3470533504, "details":[{"type":"table", "Width":"128"}]}, {"from":3477308048, "to":3471519760, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"3467546392":{"nodes":[{"name":"histogram.B0.runOnce", "id":3467600528, "start":"0", "end":"17", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3470312080, "start":"0", "end":"17", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"0", "Latency":"17"}], "type":"inst"}]}, {"name":"histogram.B1.start", "id":3467733616, "start":"17", "end":"127", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":3470274912, "start":"17", "end":"52", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"35"}], "type":"cluster", "children":[{"name":"Exit", "id":3479727488, "start":"21", "end":"52", "details":[{"type":"table", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"16", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"?", "id":3477308048, "start":"52", "end":"69", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"35", "Latency":"17"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}, {"name":"RD", "id":3471519760, "start":"69", "end":"93", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"128 bits", "Depth":"0", "Stream Name":"call.histogram", "Stall-free":"No", "Start Cycle":"52", "Latency":"24"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}, {"name":"Cluster 1", "id":3470527664, "start":"93", "end":"127", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"76", "Cluster Latency":"34"}], "type":"cluster", "children":[{"name":"Compare", "id":3476758816, "start":"93", "end":"94", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"76", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Select", "id":3476537392, "start":"94", "end":"95", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"77", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"+", "id":3476537744, "start":"95", "end":"95", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"78", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"+", "id":3479777424, "start":"96", "end":"96", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"79", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Src", "id":3480171904, "start":"96", "end":"96", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"79", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Compare", "id":3476758464, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"77", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Src", "id":3477037920, "start":"94", "end":"94", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"77", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Exit", "id":3475104640, "start":"96", "end":"127", "details":[{"type":"table", "Start Cycle":"79", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"histogram.B2", "id":3467066800, "start":"127", "end":"173", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":3470648160, "start":"127", "end":"173", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"46"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":3470766336, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Xor", "id":3471360112, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Dest", "id":3473054720, "start":"132", "end":"132", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Dest", "id":3480234176, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Or", "id":3479172288, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Or", "id":3472711744, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"\'i\'", "id":3471360464, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":18}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3478295072, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":29}]], "type":"inst"}, {"name":"LD", "id":3475635456, "start":"131", "end":"135", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"4", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":29}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3470715424, "start":"135", "end":"135", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"+", "id":3473407824, "start":"132", "end":"132", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3470542256, "start":"131", "end":"132", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":30}]], "type":"inst"}, {"name":"LD", "id":3472712096, "start":"132", "end":"136", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"5", "Latency":"4"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":30}]], "type":"inst"}, {"name":"Or", "id":3470665536, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"hist", "id":3470565008, "start":"135", "end":"135", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"hist", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":3470665888, "start":"135", "end":"136", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"f32 +", "id":3474888464, "start":"136", "end":"141", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"9", "Latency":"5", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"Or", "id":3470231840, "start":"131", "end":"131", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"inst"}, {"name":"ST", "id":3472636816, "start":"141", "end":"142", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"Exit", "id":3478946096, "start":"142", "end":"173", "details":[{"type":"table", "Start Cycle":"15", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"histogram.B3", "id":3467066880, "start":"173", "end":"214", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"WR", "id":3471527200, "start":"173", "end":"197", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.histogram", "Stall-free":"No", "Start Cycle":"0", "Latency":"24"}], "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":41}]], "type":"inst"}]}], "links":[{"from":3476758464, "to":3477037920}, {"from":3467066880, "to":3467733616}, {"from":3479777424, "to":3480171904}, {"from":3476758816, "to":3476537392}, {"from":3476537392, "to":3476537744}, {"from":3475635456, "to":3470715424}, {"from":3467600528, "to":3467733616}, {"from":3471360464, "to":3470542256}, {"from":3471360464, "to":3473407824}, {"from":3471360464, "to":3478295072}, {"from":3471519760, "to":3470527664}, {"from":3467733616, "to":3467066800}, {"from":3470665888, "to":3474888464}, {"from":3476537744, "to":3479777424}, {"from":3470766336, "to":3471360112}, {"from":3471360112, "to":3470231840}, {"from":3471360112, "to":3470665536}, {"from":3471360112, "to":3472711744}, {"from":3471360112, "to":3479172288}, {"from":3477308048, "to":3471519760}, {"from":3473054720, "to":3478946096}, {"from":3480234176, "to":3478946096}, {"from":3472711744, "to":3472712096}, {"from":3479172288, "to":3475635456}, {"from":3478295072, "to":3475635456}, {"from":3470715424, "to":3470665888}, {"from":3470715424, "to":3472636816}, {"from":3470565008, "to":3470665888}, {"from":3470542256, "to":3472712096}, {"from":3472712096, "to":3474888464}, {"from":3467066800, "to":3467066880}, {"from":3470665536, "to":3470665888}, {"from":3474888464, "to":3472636816}, {"from":3470231840, "to":3472636816}]}};
var bottleneckJSON={"bottlenecks":[{"name":"hist", "id":4294967295, "src":"3470565008", "dst":"3473072368", "type":"fMAX/II", "brief":"Memory dependency", "loop":"histogram.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"hist", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"16"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"31"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"32"}]}]}], "nodes":[{"name":"hist", "id":3470565008, "start":"8.00", "parent":"histogram.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"LD", "id":3470665888, "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"ST", "id":3472636816, "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"Feedback", "id":3473072368, "end":"15.00", "parent":"histogram.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}], "links":[{"from":3470565008, "to":3470665888}, {"from":3470665888, "to":3472636816}, {"from":3472636816, "to":3473072368}, {"from":3470565008, "to":3473072368, "reverse":1}]}, {"name":"Unknown variable", "id":4294967295, "type":"fMAX/II", "brief":"N/A", "loop":"histogram.B2", "details":[{"type":"table", "Loop: ":"histogram.B2", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"27"}]}], "Dependency: ":"N/A", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f32 +(%L)", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"32"}]}]}], "nodes":[{"name":"LD", "id":3470665888, "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":31}]], "type":"inst"}, {"name":"f32 +", "id":3474888464, "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}, {"name":"ST", "id":3472636816, "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":32}]], "type":"inst"}], "links":[{"from":3470665888, "to":3474888464}, {"from":3474888464, "to":3472636816}]}, {"name":"?", "id":4294967295, "src":"3477308048", "dst":"3478268864", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"histogram.B1.start", "details":[{"type":"table", "Loop: ":"histogram.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: histogram.B2(%L)", "links":[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":"27"}]}]}], "nodes":[{"name":"?", "id":3477308048, "start":"35.00", "parent":"histogram.B1.start", "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":9}]], "type":"inst"}, {"name":"histogram.B2", "id":3476691024, "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":27}]], "type":"loop"}, {"name":"Feedback", "id":3478268864, "end":"41.00", "parent":"histogram.B3", "debug":[[{"filename":"/home/dirren/IntelHLS/histogram/histogram.cpp", "line":41}]], "type":"inst"}], "links":[{"from":3476691024, "to":3476691024}, {"from":3477308048, "to":3476691024}, {"from":3476691024, "to":3478268864}, {"from":3477308048, "to":3478268864, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}]};
