#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:30:08 2026
Parameters for debugging are loaded as follows:
License checkout: fabric_ads from C:/studyware/pango/PDS_2024.2-SP1.2-ads/license/new_pds_6805cabd4893.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.
Constraint check start.
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
I: Infer clock: create_clock -name {power_button|clk} [ get_ports {clk} ] -period {1000.000} -waveform {0.000 500.000} -add.
I: Infer clock: set_clock_groups -name {power_button|Inferred_clock_group_0} -asynchronous -group {power_button|clk}.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.072s wall, 0.016s user + 0.000s system = 0.016s CPU (21.8%)

Start mod-gen.
I: Constant propagation done on N15_sum0 (bmsREDXOR).
I: Constant propagation done on N15_ab0 (bmsREDAND).
I: Constant propagation done on N15_bc0 (bmsREDAND).
I: Constant propagation done on N15_ac0 (bmsREDAND).
I: Constant propagation done on N15_sum1 (bmsREDXOR).
I: Constant propagation done on N15_maj0 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.024s wall, 0.078s user + 0.047s system = 0.125s CPU (521.2%)

Start logic-optimization.
I: Constant propagation done on N43[0] (bmsWIDEMUX).
I: Constant propagation done on N43[1] (bmsWIDEMUX).
Executing : logic-optimization successfully. Time elapsed: 0.048s wall, 0.016s user + 0.016s system = 0.031s CPU (64.6%)

Start tech-mapping phase 1.
I: Constant propagation done on N43[0]_0 (bmsWIDEMUX).
I: Constant propagation done on N43[1]_0 (bmsWIDEMUX).
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.007s wall, 0.078s user + 0.000s system = 0.078s CPU (1066.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_CE                    3 uses
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      2 uses
GTP_LUT3                      1 use
GTP_LUT4                      4 uses
GTP_LUT5                      1 use

I/O ports: 13
GTP_INBUF                  11 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 9 of 5920 (0.15%)
	LUTs as dram: 0 of 3552 (0.00%)
	LUTs as logic: 9
Total Registers: 7 of 8880 (0.08%)
Total Latches: 0

DRM9K:
Total DRM9Ks = 0 of 26 (0.00%)

Total I/O ports = 13 of 336 (3.87%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 4
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                3
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'power_button' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Action synthesize: Export DB successfully.
Saving design to power_button_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'pch_pwrbtn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pch_thrmtrip' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'defeat_pwr_btn_dis_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmt_shutdown' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmt_wakeup_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpo_pwr_btn_mask' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'interlock_broken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'st_off_standby' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'st_steady_pwrok' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_sw_in_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 't1s' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Action synthesize: Peak memory pool usage is 143 MB

Current time: Mon Feb  9 17:30:09 2026
