<profile>

<section name = "Vivado HLS Report for 'xFHistogramKernel'" level="0">
<item name = "Date">Wed Mar 18 11:35:45 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">WeedD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 9.060 ns, 6.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">59349, 59349, 2.967 ms, 2.967 ms, 59349, 59349, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_tmp_hist">255, 255, 1, -, -, 256, no</column>
<column name="- memset_tmp_hist1">255, 255, 1, -, -, 256, no</column>
<column name="- HIST_INITIALIZE_LOOP">256, 256, 1, 1, 1, 256, yes</column>
<column name="- HISTOGRAM_ROW_LOOP">58320, 58320, 324, -, -, 180, no</column>
<column name=" + HISTOGRAM_COL_LOOP">321, 321, 4, 2, 2, 160, yes</column>
<column name="- COPY_LOOP">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 301, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 245, -</column>
<column name="Register">-, -, 111, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tmp_hist_0_U">xFHistogramKerneludo, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="tmp_hist1_0_U">xFHistogramKerneludo, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln47_fu_242_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln48_fu_259_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln97_fu_328_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln99_fu_335_p2">+, 0, 0, 39, 32, 1</column>
<column name="col_V_fu_317_p2">+, 0, 0, 15, 9, 2</column>
<column name="hist_array_d0">+, 0, 0, 39, 32, 32</column>
<column name="i_V_1_fu_348_p2">+, 0, 0, 15, 9, 1</column>
<column name="i_V_fu_282_p2">+, 0, 0, 15, 9, 1</column>
<column name="row_V_fu_300_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp1_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state10_pp1_iter1_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state8_pp1_iter0_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state9_pp1_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln47_fu_253_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln48_fu_270_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln887_12_fu_294_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln887_13_fu_306_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="icmp_ln887_14_fu_342_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln887_fu_276_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_pp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_0396_0_phi_fu_223_p4">9, 2, 9, 18</column>
<column name="p_0396_0_reg_219">9, 2, 9, 18</column>
<column name="p_src_mat_data_V_blk_n">9, 2, 1, 2</column>
<column name="phi_ln47_reg_175">9, 2, 8, 16</column>
<column name="phi_ln48_reg_186">9, 2, 8, 16</column>
<column name="t_V_6_reg_208">9, 2, 8, 16</column>
<column name="t_V_7_reg_231">9, 2, 9, 18</column>
<column name="t_V_reg_197">9, 2, 9, 18</column>
<column name="tmp_hist1_0_address0">33, 6, 8, 48</column>
<column name="tmp_hist1_0_d0">15, 3, 32, 96</column>
<column name="tmp_hist_0_address0">33, 6, 8, 48</column>
<column name="tmp_hist_0_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="col_V_reg_410">9, 0, 9, 0</column>
<column name="icmp_ln887_13_reg_401">1, 0, 1, 0</column>
<column name="icmp_ln887_13_reg_401_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln887_14_reg_420">1, 0, 1, 0</column>
<column name="p_0396_0_reg_219">9, 0, 9, 0</column>
<column name="phi_ln47_reg_175">8, 0, 8, 0</column>
<column name="phi_ln48_reg_186">8, 0, 8, 0</column>
<column name="row_V_reg_396">8, 0, 8, 0</column>
<column name="t_V_6_reg_208">8, 0, 8, 0</column>
<column name="t_V_7_reg_231">9, 0, 9, 0</column>
<column name="t_V_reg_197">9, 0, 9, 0</column>
<column name="tmp_hist1_0_addr_3_reg_415">8, 0, 8, 0</column>
<column name="tmp_hist_0_addr_3_reg_405">8, 0, 8, 0</column>
<column name="zext_ln544_4_reg_429">9, 0, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFHistogramKernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFHistogramKernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFHistogramKernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFHistogramKernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFHistogramKernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFHistogramKernel, return value</column>
<column name="p_src_mat_data_V_dout">in, 8, ap_fifo, p_src_mat_data_V, pointer</column>
<column name="p_src_mat_data_V_empty_n">in, 1, ap_fifo, p_src_mat_data_V, pointer</column>
<column name="p_src_mat_data_V_read">out, 1, ap_fifo, p_src_mat_data_V, pointer</column>
<column name="hist_array_address0">out, 8, ap_memory, hist_array, array</column>
<column name="hist_array_ce0">out, 1, ap_memory, hist_array, array</column>
<column name="hist_array_we0">out, 1, ap_memory, hist_array, array</column>
<column name="hist_array_d0">out, 32, ap_memory, hist_array, array</column>
</table>
</item>
</section>
</profile>
