vendor_name = ModelSim
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/load_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Memory_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Control_Unit_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/register_file_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ProgramCounter_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/instruction_memory_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ALU_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/register_file.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/instruction_memory.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Microprocessor.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ProgramCounter.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Memory.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Microprocessor_tb.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Control_Unit.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ALU.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ANDS.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ASR.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Adder.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/BitwiseNot.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/BoothMul.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Comparator.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/EORS.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/EXT.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/LSLS.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/LSRS.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/NAND.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ORRS.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/ROR.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/FullAdder.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/HalfAdder.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/Subtractor.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/SubtractorCarry.sv
source_file = 1, C:/Users/jorgl/OneDrive/Escritorio/MiniMicro/Microprocessor/db/Microprocessor.cbx.xml
design_name = Microprocessor
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Microprocessor, 1
instance = comp, \output_data[0]~output , output_data[0]~output, Microprocessor, 1
instance = comp, \output_data[1]~output , output_data[1]~output, Microprocessor, 1
instance = comp, \output_data[2]~output , output_data[2]~output, Microprocessor, 1
instance = comp, \output_data[3]~output , output_data[3]~output, Microprocessor, 1
instance = comp, \output_data[4]~output , output_data[4]~output, Microprocessor, 1
instance = comp, \output_data[5]~output , output_data[5]~output, Microprocessor, 1
instance = comp, \output_data[6]~output , output_data[6]~output, Microprocessor, 1
instance = comp, \output_data[7]~output , output_data[7]~output, Microprocessor, 1
instance = comp, \output_data[8]~output , output_data[8]~output, Microprocessor, 1
instance = comp, \output_data[9]~output , output_data[9]~output, Microprocessor, 1
instance = comp, \output_data[10]~output , output_data[10]~output, Microprocessor, 1
instance = comp, \output_data[11]~output , output_data[11]~output, Microprocessor, 1
instance = comp, \output_data[12]~output , output_data[12]~output, Microprocessor, 1
instance = comp, \output_data[13]~output , output_data[13]~output, Microprocessor, 1
instance = comp, \output_data[14]~output , output_data[14]~output, Microprocessor, 1
instance = comp, \output_data[15]~output , output_data[15]~output, Microprocessor, 1
instance = comp, \output_data[16]~output , output_data[16]~output, Microprocessor, 1
instance = comp, \output_data[17]~output , output_data[17]~output, Microprocessor, 1
instance = comp, \output_data[18]~output , output_data[18]~output, Microprocessor, 1
instance = comp, \output_data[19]~output , output_data[19]~output, Microprocessor, 1
instance = comp, \output_data[20]~output , output_data[20]~output, Microprocessor, 1
instance = comp, \output_data[21]~output , output_data[21]~output, Microprocessor, 1
instance = comp, \output_data[22]~output , output_data[22]~output, Microprocessor, 1
instance = comp, \output_data[23]~output , output_data[23]~output, Microprocessor, 1
instance = comp, \output_data[24]~output , output_data[24]~output, Microprocessor, 1
instance = comp, \output_data[25]~output , output_data[25]~output, Microprocessor, 1
instance = comp, \output_data[26]~output , output_data[26]~output, Microprocessor, 1
instance = comp, \output_data[27]~output , output_data[27]~output, Microprocessor, 1
instance = comp, \output_data[28]~output , output_data[28]~output, Microprocessor, 1
instance = comp, \output_data[29]~output , output_data[29]~output, Microprocessor, 1
instance = comp, \output_data[30]~output , output_data[30]~output, Microprocessor, 1
instance = comp, \output_data[31]~output , output_data[31]~output, Microprocessor, 1
instance = comp, \tester[0]~output , tester[0]~output, Microprocessor, 1
instance = comp, \tester[1]~output , tester[1]~output, Microprocessor, 1
instance = comp, \tester[2]~output , tester[2]~output, Microprocessor, 1
instance = comp, \tester[3]~output , tester[3]~output, Microprocessor, 1
instance = comp, \tester[4]~output , tester[4]~output, Microprocessor, 1
instance = comp, \tester[5]~output , tester[5]~output, Microprocessor, 1
instance = comp, \tester[6]~output , tester[6]~output, Microprocessor, 1
instance = comp, \tester[7]~output , tester[7]~output, Microprocessor, 1
instance = comp, \tester[8]~output , tester[8]~output, Microprocessor, 1
instance = comp, \tester[9]~output , tester[9]~output, Microprocessor, 1
instance = comp, \tester[10]~output , tester[10]~output, Microprocessor, 1
instance = comp, \tester[11]~output , tester[11]~output, Microprocessor, 1
instance = comp, \tester[12]~output , tester[12]~output, Microprocessor, 1
instance = comp, \tester[13]~output , tester[13]~output, Microprocessor, 1
instance = comp, \tester[14]~output , tester[14]~output, Microprocessor, 1
instance = comp, \tester[15]~output , tester[15]~output, Microprocessor, 1
instance = comp, \tester[16]~output , tester[16]~output, Microprocessor, 1
instance = comp, \tester[17]~output , tester[17]~output, Microprocessor, 1
instance = comp, \tester[18]~output , tester[18]~output, Microprocessor, 1
instance = comp, \tester[19]~output , tester[19]~output, Microprocessor, 1
instance = comp, \tester[20]~output , tester[20]~output, Microprocessor, 1
instance = comp, \tester[21]~output , tester[21]~output, Microprocessor, 1
instance = comp, \tester[22]~output , tester[22]~output, Microprocessor, 1
instance = comp, \tester[23]~output , tester[23]~output, Microprocessor, 1
instance = comp, \tester[24]~output , tester[24]~output, Microprocessor, 1
instance = comp, \tester[25]~output , tester[25]~output, Microprocessor, 1
instance = comp, \tester[26]~output , tester[26]~output, Microprocessor, 1
instance = comp, \tester[27]~output , tester[27]~output, Microprocessor, 1
instance = comp, \tester[28]~output , tester[28]~output, Microprocessor, 1
instance = comp, \tester[29]~output , tester[29]~output, Microprocessor, 1
instance = comp, \tester[30]~output , tester[30]~output, Microprocessor, 1
instance = comp, \tester[31]~output , tester[31]~output, Microprocessor, 1
instance = comp, \outALU[0]~output , outALU[0]~output, Microprocessor, 1
instance = comp, \outALU[1]~output , outALU[1]~output, Microprocessor, 1
instance = comp, \outALU[2]~output , outALU[2]~output, Microprocessor, 1
instance = comp, \outALU[3]~output , outALU[3]~output, Microprocessor, 1
instance = comp, \outALU[4]~output , outALU[4]~output, Microprocessor, 1
instance = comp, \outALU[5]~output , outALU[5]~output, Microprocessor, 1
instance = comp, \outALU[6]~output , outALU[6]~output, Microprocessor, 1
instance = comp, \outALU[7]~output , outALU[7]~output, Microprocessor, 1
instance = comp, \outALU[8]~output , outALU[8]~output, Microprocessor, 1
instance = comp, \outALU[9]~output , outALU[9]~output, Microprocessor, 1
instance = comp, \outALU[10]~output , outALU[10]~output, Microprocessor, 1
instance = comp, \outALU[11]~output , outALU[11]~output, Microprocessor, 1
instance = comp, \outALU[12]~output , outALU[12]~output, Microprocessor, 1
instance = comp, \outALU[13]~output , outALU[13]~output, Microprocessor, 1
instance = comp, \outALU[14]~output , outALU[14]~output, Microprocessor, 1
instance = comp, \outALU[15]~output , outALU[15]~output, Microprocessor, 1
instance = comp, \outALU[16]~output , outALU[16]~output, Microprocessor, 1
instance = comp, \outALU[17]~output , outALU[17]~output, Microprocessor, 1
instance = comp, \outALU[18]~output , outALU[18]~output, Microprocessor, 1
instance = comp, \outALU[19]~output , outALU[19]~output, Microprocessor, 1
instance = comp, \outALU[20]~output , outALU[20]~output, Microprocessor, 1
instance = comp, \outALU[21]~output , outALU[21]~output, Microprocessor, 1
instance = comp, \outALU[22]~output , outALU[22]~output, Microprocessor, 1
instance = comp, \outALU[23]~output , outALU[23]~output, Microprocessor, 1
instance = comp, \outALU[24]~output , outALU[24]~output, Microprocessor, 1
instance = comp, \outALU[25]~output , outALU[25]~output, Microprocessor, 1
instance = comp, \outALU[26]~output , outALU[26]~output, Microprocessor, 1
instance = comp, \outALU[27]~output , outALU[27]~output, Microprocessor, 1
instance = comp, \outALU[28]~output , outALU[28]~output, Microprocessor, 1
instance = comp, \outALU[29]~output , outALU[29]~output, Microprocessor, 1
instance = comp, \outALU[30]~output , outALU[30]~output, Microprocessor, 1
instance = comp, \outALU[31]~output , outALU[31]~output, Microprocessor, 1
instance = comp, \srctest1[0]~output , srctest1[0]~output, Microprocessor, 1
instance = comp, \srctest1[1]~output , srctest1[1]~output, Microprocessor, 1
instance = comp, \srctest1[2]~output , srctest1[2]~output, Microprocessor, 1
instance = comp, \srctest1[3]~output , srctest1[3]~output, Microprocessor, 1
instance = comp, \srctest1[4]~output , srctest1[4]~output, Microprocessor, 1
instance = comp, \srctest1[5]~output , srctest1[5]~output, Microprocessor, 1
instance = comp, \srctest1[6]~output , srctest1[6]~output, Microprocessor, 1
instance = comp, \srctest1[7]~output , srctest1[7]~output, Microprocessor, 1
instance = comp, \srctest1[8]~output , srctest1[8]~output, Microprocessor, 1
instance = comp, \srctest1[9]~output , srctest1[9]~output, Microprocessor, 1
instance = comp, \srctest1[10]~output , srctest1[10]~output, Microprocessor, 1
instance = comp, \srctest1[11]~output , srctest1[11]~output, Microprocessor, 1
instance = comp, \srctest1[12]~output , srctest1[12]~output, Microprocessor, 1
instance = comp, \srctest1[13]~output , srctest1[13]~output, Microprocessor, 1
instance = comp, \srctest1[14]~output , srctest1[14]~output, Microprocessor, 1
instance = comp, \srctest1[15]~output , srctest1[15]~output, Microprocessor, 1
instance = comp, \srctest1[16]~output , srctest1[16]~output, Microprocessor, 1
instance = comp, \srctest1[17]~output , srctest1[17]~output, Microprocessor, 1
instance = comp, \srctest1[18]~output , srctest1[18]~output, Microprocessor, 1
instance = comp, \srctest1[19]~output , srctest1[19]~output, Microprocessor, 1
instance = comp, \srctest1[20]~output , srctest1[20]~output, Microprocessor, 1
instance = comp, \srctest1[21]~output , srctest1[21]~output, Microprocessor, 1
instance = comp, \srctest1[22]~output , srctest1[22]~output, Microprocessor, 1
instance = comp, \srctest1[23]~output , srctest1[23]~output, Microprocessor, 1
instance = comp, \srctest1[24]~output , srctest1[24]~output, Microprocessor, 1
instance = comp, \srctest1[25]~output , srctest1[25]~output, Microprocessor, 1
instance = comp, \srctest1[26]~output , srctest1[26]~output, Microprocessor, 1
instance = comp, \srctest1[27]~output , srctest1[27]~output, Microprocessor, 1
instance = comp, \srctest1[28]~output , srctest1[28]~output, Microprocessor, 1
instance = comp, \srctest1[29]~output , srctest1[29]~output, Microprocessor, 1
instance = comp, \srctest1[30]~output , srctest1[30]~output, Microprocessor, 1
instance = comp, \srctest1[31]~output , srctest1[31]~output, Microprocessor, 1
instance = comp, \srctest2[0]~output , srctest2[0]~output, Microprocessor, 1
instance = comp, \srctest2[1]~output , srctest2[1]~output, Microprocessor, 1
instance = comp, \srctest2[2]~output , srctest2[2]~output, Microprocessor, 1
instance = comp, \srctest2[3]~output , srctest2[3]~output, Microprocessor, 1
instance = comp, \srctest2[4]~output , srctest2[4]~output, Microprocessor, 1
instance = comp, \srctest2[5]~output , srctest2[5]~output, Microprocessor, 1
instance = comp, \srctest2[6]~output , srctest2[6]~output, Microprocessor, 1
instance = comp, \srctest2[7]~output , srctest2[7]~output, Microprocessor, 1
instance = comp, \srctest2[8]~output , srctest2[8]~output, Microprocessor, 1
instance = comp, \srctest2[9]~output , srctest2[9]~output, Microprocessor, 1
instance = comp, \srctest2[10]~output , srctest2[10]~output, Microprocessor, 1
instance = comp, \srctest2[11]~output , srctest2[11]~output, Microprocessor, 1
instance = comp, \srctest2[12]~output , srctest2[12]~output, Microprocessor, 1
instance = comp, \srctest2[13]~output , srctest2[13]~output, Microprocessor, 1
instance = comp, \srctest2[14]~output , srctest2[14]~output, Microprocessor, 1
instance = comp, \srctest2[15]~output , srctest2[15]~output, Microprocessor, 1
instance = comp, \srctest2[16]~output , srctest2[16]~output, Microprocessor, 1
instance = comp, \srctest2[17]~output , srctest2[17]~output, Microprocessor, 1
instance = comp, \srctest2[18]~output , srctest2[18]~output, Microprocessor, 1
instance = comp, \srctest2[19]~output , srctest2[19]~output, Microprocessor, 1
instance = comp, \srctest2[20]~output , srctest2[20]~output, Microprocessor, 1
instance = comp, \srctest2[21]~output , srctest2[21]~output, Microprocessor, 1
instance = comp, \srctest2[22]~output , srctest2[22]~output, Microprocessor, 1
instance = comp, \srctest2[23]~output , srctest2[23]~output, Microprocessor, 1
instance = comp, \srctest2[24]~output , srctest2[24]~output, Microprocessor, 1
instance = comp, \srctest2[25]~output , srctest2[25]~output, Microprocessor, 1
instance = comp, \srctest2[26]~output , srctest2[26]~output, Microprocessor, 1
instance = comp, \srctest2[27]~output , srctest2[27]~output, Microprocessor, 1
instance = comp, \srctest2[28]~output , srctest2[28]~output, Microprocessor, 1
instance = comp, \srctest2[29]~output , srctest2[29]~output, Microprocessor, 1
instance = comp, \srctest2[30]~output , srctest2[30]~output, Microprocessor, 1
instance = comp, \srctest2[31]~output , srctest2[31]~output, Microprocessor, 1
instance = comp, \RD1test[0]~output , RD1test[0]~output, Microprocessor, 1
instance = comp, \RD1test[1]~output , RD1test[1]~output, Microprocessor, 1
instance = comp, \RD1test[2]~output , RD1test[2]~output, Microprocessor, 1
instance = comp, \RD1test[3]~output , RD1test[3]~output, Microprocessor, 1
instance = comp, \RD1test[4]~output , RD1test[4]~output, Microprocessor, 1
instance = comp, \RD1test[5]~output , RD1test[5]~output, Microprocessor, 1
instance = comp, \RD1test[6]~output , RD1test[6]~output, Microprocessor, 1
instance = comp, \RD1test[7]~output , RD1test[7]~output, Microprocessor, 1
instance = comp, \RD1test[8]~output , RD1test[8]~output, Microprocessor, 1
instance = comp, \RD1test[9]~output , RD1test[9]~output, Microprocessor, 1
instance = comp, \RD1test[10]~output , RD1test[10]~output, Microprocessor, 1
instance = comp, \RD1test[11]~output , RD1test[11]~output, Microprocessor, 1
instance = comp, \RD1test[12]~output , RD1test[12]~output, Microprocessor, 1
instance = comp, \RD1test[13]~output , RD1test[13]~output, Microprocessor, 1
instance = comp, \RD1test[14]~output , RD1test[14]~output, Microprocessor, 1
instance = comp, \RD1test[15]~output , RD1test[15]~output, Microprocessor, 1
instance = comp, \RD1test[16]~output , RD1test[16]~output, Microprocessor, 1
instance = comp, \RD1test[17]~output , RD1test[17]~output, Microprocessor, 1
instance = comp, \RD1test[18]~output , RD1test[18]~output, Microprocessor, 1
instance = comp, \RD1test[19]~output , RD1test[19]~output, Microprocessor, 1
instance = comp, \RD1test[20]~output , RD1test[20]~output, Microprocessor, 1
instance = comp, \RD1test[21]~output , RD1test[21]~output, Microprocessor, 1
instance = comp, \RD1test[22]~output , RD1test[22]~output, Microprocessor, 1
instance = comp, \RD1test[23]~output , RD1test[23]~output, Microprocessor, 1
instance = comp, \RD1test[24]~output , RD1test[24]~output, Microprocessor, 1
instance = comp, \RD1test[25]~output , RD1test[25]~output, Microprocessor, 1
instance = comp, \RD1test[26]~output , RD1test[26]~output, Microprocessor, 1
instance = comp, \RD1test[27]~output , RD1test[27]~output, Microprocessor, 1
instance = comp, \RD1test[28]~output , RD1test[28]~output, Microprocessor, 1
instance = comp, \RD1test[29]~output , RD1test[29]~output, Microprocessor, 1
instance = comp, \RD1test[30]~output , RD1test[30]~output, Microprocessor, 1
instance = comp, \RD1test[31]~output , RD1test[31]~output, Microprocessor, 1
instance = comp, \RD2test[0]~output , RD2test[0]~output, Microprocessor, 1
instance = comp, \RD2test[1]~output , RD2test[1]~output, Microprocessor, 1
instance = comp, \RD2test[2]~output , RD2test[2]~output, Microprocessor, 1
instance = comp, \RD2test[3]~output , RD2test[3]~output, Microprocessor, 1
instance = comp, \RD2test[4]~output , RD2test[4]~output, Microprocessor, 1
instance = comp, \RD2test[5]~output , RD2test[5]~output, Microprocessor, 1
instance = comp, \RD2test[6]~output , RD2test[6]~output, Microprocessor, 1
instance = comp, \RD2test[7]~output , RD2test[7]~output, Microprocessor, 1
instance = comp, \RD2test[8]~output , RD2test[8]~output, Microprocessor, 1
instance = comp, \RD2test[9]~output , RD2test[9]~output, Microprocessor, 1
instance = comp, \RD2test[10]~output , RD2test[10]~output, Microprocessor, 1
instance = comp, \RD2test[11]~output , RD2test[11]~output, Microprocessor, 1
instance = comp, \RD2test[12]~output , RD2test[12]~output, Microprocessor, 1
instance = comp, \RD2test[13]~output , RD2test[13]~output, Microprocessor, 1
instance = comp, \RD2test[14]~output , RD2test[14]~output, Microprocessor, 1
instance = comp, \RD2test[15]~output , RD2test[15]~output, Microprocessor, 1
instance = comp, \RD2test[16]~output , RD2test[16]~output, Microprocessor, 1
instance = comp, \RD2test[17]~output , RD2test[17]~output, Microprocessor, 1
instance = comp, \RD2test[18]~output , RD2test[18]~output, Microprocessor, 1
instance = comp, \RD2test[19]~output , RD2test[19]~output, Microprocessor, 1
instance = comp, \RD2test[20]~output , RD2test[20]~output, Microprocessor, 1
instance = comp, \RD2test[21]~output , RD2test[21]~output, Microprocessor, 1
instance = comp, \RD2test[22]~output , RD2test[22]~output, Microprocessor, 1
instance = comp, \RD2test[23]~output , RD2test[23]~output, Microprocessor, 1
instance = comp, \RD2test[24]~output , RD2test[24]~output, Microprocessor, 1
instance = comp, \RD2test[25]~output , RD2test[25]~output, Microprocessor, 1
instance = comp, \RD2test[26]~output , RD2test[26]~output, Microprocessor, 1
instance = comp, \RD2test[27]~output , RD2test[27]~output, Microprocessor, 1
instance = comp, \RD2test[28]~output , RD2test[28]~output, Microprocessor, 1
instance = comp, \RD2test[29]~output , RD2test[29]~output, Microprocessor, 1
instance = comp, \RD2test[30]~output , RD2test[30]~output, Microprocessor, 1
instance = comp, \RD2test[31]~output , RD2test[31]~output, Microprocessor, 1
instance = comp, \RA3test[0]~output , RA3test[0]~output, Microprocessor, 1
instance = comp, \RA3test[1]~output , RA3test[1]~output, Microprocessor, 1
instance = comp, \RA3test[2]~output , RA3test[2]~output, Microprocessor, 1
instance = comp, \RA3test[3]~output , RA3test[3]~output, Microprocessor, 1
instance = comp, \RA3test[4]~output , RA3test[4]~output, Microprocessor, 1
instance = comp, \RA3test[5]~output , RA3test[5]~output, Microprocessor, 1
instance = comp, \RA3test[6]~output , RA3test[6]~output, Microprocessor, 1
instance = comp, \RA3test[7]~output , RA3test[7]~output, Microprocessor, 1
instance = comp, \RA3test[8]~output , RA3test[8]~output, Microprocessor, 1
instance = comp, \RA3test[9]~output , RA3test[9]~output, Microprocessor, 1
instance = comp, \RA3test[10]~output , RA3test[10]~output, Microprocessor, 1
instance = comp, \RA3test[11]~output , RA3test[11]~output, Microprocessor, 1
instance = comp, \RA3test[12]~output , RA3test[12]~output, Microprocessor, 1
instance = comp, \RA3test[13]~output , RA3test[13]~output, Microprocessor, 1
instance = comp, \RA3test[14]~output , RA3test[14]~output, Microprocessor, 1
instance = comp, \RA3test[15]~output , RA3test[15]~output, Microprocessor, 1
instance = comp, \RA3test[16]~output , RA3test[16]~output, Microprocessor, 1
instance = comp, \RA3test[17]~output , RA3test[17]~output, Microprocessor, 1
instance = comp, \RA3test[18]~output , RA3test[18]~output, Microprocessor, 1
instance = comp, \RA3test[19]~output , RA3test[19]~output, Microprocessor, 1
instance = comp, \RA3test[20]~output , RA3test[20]~output, Microprocessor, 1
instance = comp, \RA3test[21]~output , RA3test[21]~output, Microprocessor, 1
instance = comp, \RA3test[22]~output , RA3test[22]~output, Microprocessor, 1
instance = comp, \RA3test[23]~output , RA3test[23]~output, Microprocessor, 1
instance = comp, \RA3test[24]~output , RA3test[24]~output, Microprocessor, 1
instance = comp, \RA3test[25]~output , RA3test[25]~output, Microprocessor, 1
instance = comp, \RA3test[26]~output , RA3test[26]~output, Microprocessor, 1
instance = comp, \RA3test[27]~output , RA3test[27]~output, Microprocessor, 1
instance = comp, \RA3test[28]~output , RA3test[28]~output, Microprocessor, 1
instance = comp, \RA3test[29]~output , RA3test[29]~output, Microprocessor, 1
instance = comp, \RA3test[30]~output , RA3test[30]~output, Microprocessor, 1
instance = comp, \RA3test[31]~output , RA3test[31]~output, Microprocessor, 1
instance = comp, \RWD3test[0]~output , RWD3test[0]~output, Microprocessor, 1
instance = comp, \RWD3test[1]~output , RWD3test[1]~output, Microprocessor, 1
instance = comp, \RWD3test[2]~output , RWD3test[2]~output, Microprocessor, 1
instance = comp, \RWD3test[3]~output , RWD3test[3]~output, Microprocessor, 1
instance = comp, \RWD3test[4]~output , RWD3test[4]~output, Microprocessor, 1
instance = comp, \RWD3test[5]~output , RWD3test[5]~output, Microprocessor, 1
instance = comp, \RWD3test[6]~output , RWD3test[6]~output, Microprocessor, 1
instance = comp, \RWD3test[7]~output , RWD3test[7]~output, Microprocessor, 1
instance = comp, \RWD3test[8]~output , RWD3test[8]~output, Microprocessor, 1
instance = comp, \RWD3test[9]~output , RWD3test[9]~output, Microprocessor, 1
instance = comp, \RWD3test[10]~output , RWD3test[10]~output, Microprocessor, 1
instance = comp, \RWD3test[11]~output , RWD3test[11]~output, Microprocessor, 1
instance = comp, \RWD3test[12]~output , RWD3test[12]~output, Microprocessor, 1
instance = comp, \RWD3test[13]~output , RWD3test[13]~output, Microprocessor, 1
instance = comp, \RWD3test[14]~output , RWD3test[14]~output, Microprocessor, 1
instance = comp, \RWD3test[15]~output , RWD3test[15]~output, Microprocessor, 1
instance = comp, \RWD3test[16]~output , RWD3test[16]~output, Microprocessor, 1
instance = comp, \RWD3test[17]~output , RWD3test[17]~output, Microprocessor, 1
instance = comp, \RWD3test[18]~output , RWD3test[18]~output, Microprocessor, 1
instance = comp, \RWD3test[19]~output , RWD3test[19]~output, Microprocessor, 1
instance = comp, \RWD3test[20]~output , RWD3test[20]~output, Microprocessor, 1
instance = comp, \RWD3test[21]~output , RWD3test[21]~output, Microprocessor, 1
instance = comp, \RWD3test[22]~output , RWD3test[22]~output, Microprocessor, 1
instance = comp, \RWD3test[23]~output , RWD3test[23]~output, Microprocessor, 1
instance = comp, \RWD3test[24]~output , RWD3test[24]~output, Microprocessor, 1
instance = comp, \RWD3test[25]~output , RWD3test[25]~output, Microprocessor, 1
instance = comp, \RWD3test[26]~output , RWD3test[26]~output, Microprocessor, 1
instance = comp, \RWD3test[27]~output , RWD3test[27]~output, Microprocessor, 1
instance = comp, \RWD3test[28]~output , RWD3test[28]~output, Microprocessor, 1
instance = comp, \RWD3test[29]~output , RWD3test[29]~output, Microprocessor, 1
instance = comp, \RWD3test[30]~output , RWD3test[30]~output, Microprocessor, 1
instance = comp, \RWD3test[31]~output , RWD3test[31]~output, Microprocessor, 1
instance = comp, \datamem_addr[0]~output , datamem_addr[0]~output, Microprocessor, 1
instance = comp, \datamem_addr[1]~output , datamem_addr[1]~output, Microprocessor, 1
instance = comp, \datamem_addr[2]~output , datamem_addr[2]~output, Microprocessor, 1
instance = comp, \datamem_addr[3]~output , datamem_addr[3]~output, Microprocessor, 1
instance = comp, \datamem_addr[4]~output , datamem_addr[4]~output, Microprocessor, 1
instance = comp, \datamem_addr[5]~output , datamem_addr[5]~output, Microprocessor, 1
instance = comp, \datamem_addr[6]~output , datamem_addr[6]~output, Microprocessor, 1
instance = comp, \datamem_addr[7]~output , datamem_addr[7]~output, Microprocessor, 1
instance = comp, \datamem_addr[8]~output , datamem_addr[8]~output, Microprocessor, 1
instance = comp, \datamem_addr[9]~output , datamem_addr[9]~output, Microprocessor, 1
instance = comp, \datamem_addr[10]~output , datamem_addr[10]~output, Microprocessor, 1
instance = comp, \datamem_addr[11]~output , datamem_addr[11]~output, Microprocessor, 1
instance = comp, \datamem_addr[12]~output , datamem_addr[12]~output, Microprocessor, 1
instance = comp, \datamem_addr[13]~output , datamem_addr[13]~output, Microprocessor, 1
instance = comp, \datamem_addr[14]~output , datamem_addr[14]~output, Microprocessor, 1
instance = comp, \datamem_addr[15]~output , datamem_addr[15]~output, Microprocessor, 1
instance = comp, \datamem_addr[16]~output , datamem_addr[16]~output, Microprocessor, 1
instance = comp, \datamem_addr[17]~output , datamem_addr[17]~output, Microprocessor, 1
instance = comp, \datamem_addr[18]~output , datamem_addr[18]~output, Microprocessor, 1
instance = comp, \datamem_addr[19]~output , datamem_addr[19]~output, Microprocessor, 1
instance = comp, \datamem_addr[20]~output , datamem_addr[20]~output, Microprocessor, 1
instance = comp, \datamem_addr[21]~output , datamem_addr[21]~output, Microprocessor, 1
instance = comp, \datamem_addr[22]~output , datamem_addr[22]~output, Microprocessor, 1
instance = comp, \datamem_addr[23]~output , datamem_addr[23]~output, Microprocessor, 1
instance = comp, \datamem_addr[24]~output , datamem_addr[24]~output, Microprocessor, 1
instance = comp, \datamem_addr[25]~output , datamem_addr[25]~output, Microprocessor, 1
instance = comp, \datamem_addr[26]~output , datamem_addr[26]~output, Microprocessor, 1
instance = comp, \datamem_addr[27]~output , datamem_addr[27]~output, Microprocessor, 1
instance = comp, \datamem_addr[28]~output , datamem_addr[28]~output, Microprocessor, 1
instance = comp, \datamem_addr[29]~output , datamem_addr[29]~output, Microprocessor, 1
instance = comp, \datamem_addr[30]~output , datamem_addr[30]~output, Microprocessor, 1
instance = comp, \datamem_addr[31]~output , datamem_addr[31]~output, Microprocessor, 1
instance = comp, \inputALU[0]~output , inputALU[0]~output, Microprocessor, 1
instance = comp, \inputALU[1]~output , inputALU[1]~output, Microprocessor, 1
instance = comp, \inputALU[2]~output , inputALU[2]~output, Microprocessor, 1
instance = comp, \inputALU[3]~output , inputALU[3]~output, Microprocessor, 1
instance = comp, \inputALU[4]~output , inputALU[4]~output, Microprocessor, 1
instance = comp, \inputALU[5]~output , inputALU[5]~output, Microprocessor, 1
instance = comp, \writeReg~output , writeReg~output, Microprocessor, 1
instance = comp, \mem_to_regtest~output , mem_to_regtest~output, Microprocessor, 1
instance = comp, \clk~input , clk~input, Microprocessor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, Microprocessor, 1
instance = comp, \rst~input , rst~input, Microprocessor, 1
instance = comp, \Data_Memory|rdata[5]~feeder , Data_Memory|rdata[5]~feeder, Microprocessor, 1
instance = comp, \Data_Memory|rdata[5] , Data_Memory|rdata[5], Microprocessor, 1
instance = comp, \output_data~0 , output_data~0, Microprocessor, 1
instance = comp, \output_data[5]~reg0 , output_data[5]~reg0, Microprocessor, 1
instance = comp, \Instruction_Memory|rdata[27]~0 , Instruction_Memory|rdata[27]~0, Microprocessor, 1
instance = comp, \Instruction_Memory|rdata[27] , Instruction_Memory|rdata[27], Microprocessor, 1
instance = comp, \control_unit|fetched_instruct~0 , control_unit|fetched_instruct~0, Microprocessor, 1
instance = comp, \control_unit|fetched_instruct[27] , control_unit|fetched_instruct[27], Microprocessor, 1
instance = comp, \control_unit|decode_instruct~0 , control_unit|decode_instruct~0, Microprocessor, 1
instance = comp, \control_unit|decode_instruct[27] , control_unit|decode_instruct[27], Microprocessor, 1
instance = comp, \control_unit|opcode~0 , control_unit|opcode~0, Microprocessor, 1
instance = comp, \control_unit|opcode[0] , control_unit|opcode[0], Microprocessor, 1
instance = comp, \control_unit|exe_op~0 , control_unit|exe_op~0, Microprocessor, 1
instance = comp, \control_unit|exe_op[0] , control_unit|exe_op[0], Microprocessor, 1
instance = comp, \control_unit|mem_to_reg~0 , control_unit|mem_to_reg~0, Microprocessor, 1
instance = comp, \control_unit|mem_to_reg , control_unit|mem_to_reg, Microprocessor, 1
instance = comp, \RegFile|registers[0][0]~0 , RegFile|registers[0][0]~0, Microprocessor, 1
instance = comp, \RegFile|registers[0][0] , RegFile|registers[0][0], Microprocessor, 1
instance = comp, \RegFile|RD1~0 , RegFile|RD1~0, Microprocessor, 1
instance = comp, \RegFile|RD1[0]~feeder , RegFile|RD1[0]~feeder, Microprocessor, 1
instance = comp, \RegFile|RD1[0] , RegFile|RD1[0], Microprocessor, 1
instance = comp, \RegFile|RD1[1]~feeder , RegFile|RD1[1]~feeder, Microprocessor, 1
instance = comp, \RegFile|RD1[1] , RegFile|RD1[1], Microprocessor, 1
instance = comp, \RegFile|RD1[2] , RegFile|RD1[2], Microprocessor, 1
instance = comp, \RegFile|registers~1 , RegFile|registers~1, Microprocessor, 1
instance = comp, \RegFile|registers[0][5] , RegFile|registers[0][5], Microprocessor, 1
instance = comp, \RegFile|RD1~1 , RegFile|RD1~1, Microprocessor, 1
instance = comp, \RegFile|RD1[5] , RegFile|RD1[5], Microprocessor, 1
instance = comp, \RegFile|Mux63~0 , RegFile|Mux63~0, Microprocessor, 1
instance = comp, \RegFile|RD2[0]~feeder , RegFile|RD2[0]~feeder, Microprocessor, 1
instance = comp, \RegFile|RD2[0] , RegFile|RD2[0], Microprocessor, 1
instance = comp, \RegFile|RD2[1]~feeder , RegFile|RD2[1]~feeder, Microprocessor, 1
instance = comp, \RegFile|RD2[1] , RegFile|RD2[1], Microprocessor, 1
instance = comp, \RegFile|RD2[2] , RegFile|RD2[2], Microprocessor, 1
instance = comp, \RegFile|Mux58~0 , RegFile|Mux58~0, Microprocessor, 1
instance = comp, \RegFile|RD2[5] , RegFile|RD2[5], Microprocessor, 1
instance = comp, \rf_WD3[5]~0 , rf_WD3[5]~0, Microprocessor, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, Microprocessor, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, Microprocessor, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, Microprocessor, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
