;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	SPL <420, #176
	CMP #42, -417
	SUB #72, @204
	SPL 0, #2
	SUB #72, @204
	JMZ 201, 760
	MOV <-10, <29
	SLT 521, 0
	ADD -700, -10
	SUB @-1, 2
	ADD 1, 20
	MOV <-10, <29
	SLT #102, @290
	MOV <-10, <29
	ADD 10, 1
	ADD 10, 1
	ADD 250, 360
	JMZ @211, 760
	SUB @-0, <2
	MOV -5, <-20
	SLT 0, @2
	MOV -5, <-20
	SUB 100, 90
	SUB #72, @200
	MOV <-10, <29
	ADD 12, <10
	SUB @121, 106
	SUB @121, 106
	SUB 0, @-100
	SPL 0, #2
	JMP -6, 2
	ADD 270, 1
	DAT #0, <-100
	DAT #0, <-100
	SUB 0, @-100
	SUB 0, @-100
	SUB 0, @42
	SUB 0, @-100
	CMP -7, <-420
	SUB @127, 106
	JMN <420, #176
	JMN <5, #90
	JMN <5, #90
	MOV -1, <-20
	SPL 0, #2
	SPL 100, 90
