vendor_name = ModelSim
source_file = 1, F:/FPGA Project/TEST/my_first.v
source_file = 1, F:/FPGA Project/TEST/db/my_first.cbx.xml
design_name = my_first
instance = comp, \F~output , F~output, my_first, 1
instance = comp, \A~input , A~input, my_first, 1
instance = comp, \B~input , B~input, my_first, 1
instance = comp, \F~0 , F~0, my_first, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, my_first, 1
