-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_11_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_11_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv11_C9 : STD_LOGIC_VECTOR (10 downto 0) := "00011001001";
    constant ap_const_lv11_737 : STD_LOGIC_VECTOR (10 downto 0) := "11100110111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_4D : STD_LOGIC_VECTOR (7 downto 0) := "01001101";
    constant ap_const_lv8_E8 : STD_LOGIC_VECTOR (7 downto 0) := "11101000";
    constant ap_const_lv9_118 : STD_LOGIC_VECTOR (8 downto 0) := "100011000";
    constant ap_const_lv9_4E : STD_LOGIC_VECTOR (8 downto 0) := "001001110";
    constant ap_const_lv8_E9 : STD_LOGIC_VECTOR (7 downto 0) := "11101001";
    constant ap_const_lv8_4E : STD_LOGIC_VECTOR (7 downto 0) := "01001110";
    constant ap_const_lv9_1B2 : STD_LOGIC_VECTOR (8 downto 0) := "110110010";
    constant ap_const_lv9_E8 : STD_LOGIC_VECTOR (8 downto 0) := "011101000";
    constant ap_const_lv11_EC : STD_LOGIC_VECTOR (10 downto 0) := "00011101100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_78A : STD_LOGIC_VECTOR (10 downto 0) := "11110001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv11_7C : STD_LOGIC_VECTOR (10 downto 0) := "00001111100";
    constant ap_const_lv11_7C2 : STD_LOGIC_VECTOR (10 downto 0) := "11111000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_3E : STD_LOGIC_VECTOR (10 downto 0) := "00000111110";
    constant ap_const_lv11_7E1 : STD_LOGIC_VECTOR (10 downto 0) := "11111100001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv11_1E : STD_LOGIC_VECTOR (10 downto 0) := "00000011110";
    constant ap_const_lv11_7F1 : STD_LOGIC_VECTOR (10 downto 0) := "11111110001";
    constant ap_const_lv11_E : STD_LOGIC_VECTOR (10 downto 0) := "00000001110";
    constant ap_const_lv11_7F9 : STD_LOGIC_VECTOR (10 downto 0) := "11111111001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_422_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_6_reg_1079 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_13_reg_1084 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_11_fu_512_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_11_reg_1089 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_12_fu_520_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_12_reg_1094 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_reg_1100 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_reg_1105 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_20_fu_841_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_20_reg_1110 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_21_fu_849_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_21_reg_1116 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_26_reg_1122 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_reg_1127 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_28_reg_1132 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_114_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_118_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_114_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_fu_126_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_fu_134_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_fu_180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_188_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_1_fu_196_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_156_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln203_3_fu_172_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln101_2_fu_208_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln203_fu_148_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln203_2_fu_164_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_3_fu_220_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_fu_232_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_246_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_2_fu_202_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_1_fu_256_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1333_2_fu_228_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln101_fu_216_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1333_fu_242_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_4_fu_300_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_3_fu_308_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_274_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_1_fu_286_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_fu_268_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln203_1_fu_280_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln101_6_fu_328_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_340_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_5_fu_320_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_354_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_4_fu_314_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_3_fu_364_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln101_fu_336_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1333_1_fu_350_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_7_fu_408_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_5_fu_416_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_fu_368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_382_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_3_fu_394_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_2_fu_376_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_3_fu_388_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_9_fu_436_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_444_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_8_fu_428_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_11_fu_458_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln101_4_fu_468_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1333_fu_454_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_486_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_11_fu_498_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_4_fu_480_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_11_fu_492_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_10_fu_548_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_7_fu_555_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_8_fu_560_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_5_fu_572_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln101_2_fu_566_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1371_fu_569_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_fu_605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_13_fu_613_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_9_fu_621_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_588_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_12_fu_599_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_5_fu_583_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_12_fu_594_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_15_fu_641_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_649_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln101_14_fu_633_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_19_fu_663_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_10_fu_627_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_6_fu_673_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1371_1_fu_659_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_fu_709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_16_fu_717_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_11_fu_725_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_20_fu_677_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_691_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_13_fu_703_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_6_fu_685_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_13_fu_697_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_18_fu_745_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_fu_753_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_17_fu_737_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_767_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_12_fu_731_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_7_fu_777_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1371_2_fu_763_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_fu_813_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_19_fu_821_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln101_13_fu_829_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_fu_781_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_795_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_14_fu_807_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_7_fu_789_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_14_fu_801_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_14_fu_835_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_8_fu_888_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1371_3_fu_885_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_8_fu_896_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_15_fu_906_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_8_fu_891_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_15_fu_901_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_23_fu_918_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_fu_925_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_22_fu_911_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_fu_941_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_951_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1371_fu_933_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_9_fu_961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_16_fu_973_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_9_fu_955_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_16_fu_967_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_25_fu_986_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_993_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_24_fu_979_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_32_fu_1009_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_2_fu_1017_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1371_1_fu_1001_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_10_fu_1031_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_17_fu_1043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_10_fu_1025_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_17_fu_1037_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_27_fu_1056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln101_9_fu_1063_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_26_fu_1049_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (9 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_6_reg_1079 <= add_ln101_6_fu_422_p2;
                select_ln101_11_reg_1089 <= select_ln101_11_fu_512_p3;
                select_ln101_12_reg_1094 <= select_ln101_12_fu_520_p3;
                select_ln101_20_reg_1110 <= select_ln101_20_fu_841_p3;
                select_ln101_21_reg_1116 <= select_ln101_21_fu_849_p3;
                tmp_13_reg_1084 <= add_ln101_6_fu_422_p2(10 downto 10);
                tmp_14_reg_1100 <= select_ln101_12_fu_520_p3(9 downto 5);
                tmp_15_reg_1105 <= select_ln101_11_fu_512_p3(9 downto 5);
                tmp_26_reg_1122 <= select_ln101_21_fu_849_p3(9 downto 8);
                tmp_27_reg_1127 <= select_ln101_20_fu_841_p3(10 downto 8);
                tmp_28_reg_1132 <= add_ln101_14_fu_835_p2(10 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    add_ln101_10_fu_627_p2 <= std_logic_vector(unsigned(select_ln101_13_fu_613_p3) + unsigned(add_ln101_9_fu_621_p2));
    add_ln101_11_fu_725_p2 <= std_logic_vector(signed(ap_const_lv11_7FD) + signed(add_ln101_10_fu_627_p2));
    add_ln101_12_fu_731_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_717_p3) + unsigned(add_ln101_11_fu_725_p2));
    add_ln101_13_fu_829_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(add_ln101_12_fu_731_p2));
    add_ln101_14_fu_835_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_821_p3) + unsigned(add_ln101_13_fu_829_p2));
    add_ln101_1_fu_196_p2 <= std_logic_vector(signed(ap_const_lv11_78A) + signed(add_ln101_fu_134_p2));
    add_ln101_2_fu_202_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_188_p3) + unsigned(add_ln101_1_fu_196_p2));
    add_ln101_3_fu_308_p2 <= std_logic_vector(signed(ap_const_lv11_7C2) + signed(add_ln101_2_fu_202_p2));
    add_ln101_4_fu_314_p2 <= std_logic_vector(unsigned(select_ln101_4_fu_300_p3) + unsigned(add_ln101_3_fu_308_p2));
    add_ln101_5_fu_416_p2 <= std_logic_vector(signed(ap_const_lv11_7E1) + signed(add_ln101_4_fu_314_p2));
    add_ln101_6_fu_422_p2 <= std_logic_vector(unsigned(select_ln101_7_fu_408_p3) + unsigned(add_ln101_5_fu_416_p2));
    add_ln101_7_fu_555_p2 <= std_logic_vector(signed(ap_const_lv11_7F1) + signed(add_ln101_6_reg_1079));
    add_ln101_8_fu_560_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_548_p3) + unsigned(add_ln101_7_fu_555_p2));
    add_ln101_9_fu_621_p2 <= std_logic_vector(signed(ap_const_lv11_7F9) + signed(add_ln101_8_fu_560_p2));
    add_ln101_fu_134_p2 <= std_logic_vector(signed(z_V_read_cast_fu_114_p1) + signed(select_ln101_fu_126_p3));
    add_ln203_10_fu_1025_p2 <= std_logic_vector(unsigned(select_ln1371_2_fu_1017_p3) + unsigned(select_ln101_25_fu_986_p3));
    add_ln203_11_fu_498_p2 <= std_logic_vector(signed(sext_ln1333_fu_454_p1) + signed(select_ln101_8_fu_428_p3));
    add_ln203_12_fu_599_p2 <= std_logic_vector(signed(sext_ln1371_fu_569_p1) + signed(sext_ln101_2_fu_566_p1));
    add_ln203_13_fu_703_p2 <= std_logic_vector(signed(sext_ln1371_1_fu_659_p1) + signed(select_ln101_14_fu_633_p3));
    add_ln203_14_fu_807_p2 <= std_logic_vector(signed(sext_ln1371_2_fu_763_p1) + signed(select_ln101_17_fu_737_p3));
    add_ln203_15_fu_906_p2 <= std_logic_vector(signed(sext_ln1371_3_fu_885_p1) + signed(select_ln101_20_reg_1110));
    add_ln203_16_fu_973_p2 <= std_logic_vector(unsigned(select_ln1371_fu_933_p3) + unsigned(select_ln101_22_fu_911_p3));
    add_ln203_17_fu_1043_p2 <= std_logic_vector(unsigned(select_ln1371_1_fu_1001_p3) + unsigned(select_ln101_24_fu_979_p3));
    add_ln203_1_fu_286_p2 <= std_logic_vector(unsigned(zext_ln1333_fu_242_p1) + unsigned(sext_ln101_fu_216_p1));
    add_ln203_2_fu_376_p2 <= std_logic_vector(signed(sext_ln101_3_fu_364_p1) + signed(zext_ln101_fu_336_p1));
    add_ln203_3_fu_394_p2 <= std_logic_vector(unsigned(zext_ln1333_1_fu_350_p1) + unsigned(select_ln101_5_fu_320_p3));
    add_ln203_4_fu_480_p2 <= std_logic_vector(signed(sext_ln101_4_fu_468_p1) + signed(select_ln101_9_fu_436_p3));
    add_ln203_5_fu_583_p2 <= std_logic_vector(signed(sext_ln101_5_fu_572_p1) + signed(select_ln101_12_reg_1094));
    add_ln203_6_fu_685_p2 <= std_logic_vector(signed(sext_ln101_6_fu_673_p1) + signed(select_ln101_15_fu_641_p3));
    add_ln203_7_fu_789_p2 <= std_logic_vector(signed(sext_ln101_7_fu_777_p1) + signed(select_ln101_18_fu_745_p3));
    add_ln203_8_fu_891_p2 <= std_logic_vector(signed(sext_ln101_8_fu_888_p1) + signed(select_ln101_21_reg_1116));
    add_ln203_9_fu_955_p2 <= std_logic_vector(signed(sext_ln203_fu_951_p1) + signed(select_ln101_23_fu_918_p3));
    add_ln203_fu_268_p2 <= std_logic_vector(signed(sext_ln101_1_fu_256_p1) + signed(zext_ln1333_2_fu_228_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= sext_ln101_9_fu_1063_p1;
    ap_return_1 <= select_ln101_26_fu_1049_p3;
    lshr_ln_fu_232_p4 <= select_ln101_3_fu_220_p3(7 downto 2);
    select_ln101_10_fu_548_p3 <= 
        ap_const_lv11_1E when (tmp_13_reg_1084(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_11_fu_512_p3 <= 
        sub_ln203_4_fu_486_p2 when (tmp_12_fu_472_p3(0) = '1') else 
        add_ln203_11_fu_498_p2;
    select_ln101_12_fu_520_p3 <= 
        add_ln203_4_fu_480_p2 when (tmp_12_fu_472_p3(0) = '1') else 
        sub_ln203_11_fu_492_p2;
    select_ln101_13_fu_613_p3 <= 
        ap_const_lv11_E when (tmp_17_fu_605_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_14_fu_633_p3 <= 
        sub_ln203_5_fu_588_p2 when (tmp_16_fu_575_p3(0) = '1') else 
        add_ln203_12_fu_599_p2;
    select_ln101_15_fu_641_p3 <= 
        add_ln203_5_fu_583_p2 when (tmp_16_fu_575_p3(0) = '1') else 
        sub_ln203_12_fu_594_p2;
    select_ln101_16_fu_717_p3 <= 
        ap_const_lv11_6 when (tmp_21_fu_709_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_17_fu_737_p3 <= 
        sub_ln203_6_fu_691_p2 when (tmp_20_fu_677_p3(0) = '1') else 
        add_ln203_13_fu_703_p2;
    select_ln101_18_fu_745_p3 <= 
        add_ln203_6_fu_685_p2 when (tmp_20_fu_677_p3(0) = '1') else 
        sub_ln203_13_fu_697_p2;
    select_ln101_19_fu_821_p3 <= 
        ap_const_lv11_2 when (tmp_25_fu_813_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_1_fu_188_p3 <= 
        ap_const_lv11_EC when (tmp_2_fu_180_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_20_fu_841_p3 <= 
        sub_ln203_7_fu_795_p2 when (tmp_24_fu_781_p3(0) = '1') else 
        add_ln203_14_fu_807_p2;
    select_ln101_21_fu_849_p3 <= 
        add_ln203_7_fu_789_p2 when (tmp_24_fu_781_p3(0) = '1') else 
        sub_ln203_14_fu_801_p2;
    select_ln101_22_fu_911_p3 <= 
        sub_ln203_8_fu_896_p2 when (tmp_28_reg_1132(0) = '1') else 
        add_ln203_15_fu_906_p2;
    select_ln101_23_fu_918_p3 <= 
        add_ln203_8_fu_891_p2 when (tmp_28_reg_1132(0) = '1') else 
        sub_ln203_15_fu_901_p2;
    select_ln101_24_fu_979_p3 <= 
        sub_ln203_9_fu_961_p2 when (tmp_28_reg_1132(0) = '1') else 
        add_ln203_16_fu_973_p2;
    select_ln101_25_fu_986_p3 <= 
        add_ln203_9_fu_955_p2 when (tmp_28_reg_1132(0) = '1') else 
        sub_ln203_16_fu_967_p2;
    select_ln101_26_fu_1049_p3 <= 
        sub_ln203_10_fu_1031_p2 when (tmp_28_reg_1132(0) = '1') else 
        add_ln203_17_fu_1043_p2;
    select_ln101_27_fu_1056_p3 <= 
        add_ln203_10_fu_1025_p2 when (tmp_28_reg_1132(0) = '1') else 
        sub_ln203_17_fu_1037_p2;
    select_ln101_2_fu_208_p3 <= 
        select_ln203_1_fu_156_p3 when (tmp_1_fu_140_p3(0) = '1') else 
        select_ln203_3_fu_172_p3;
    select_ln101_3_fu_220_p3 <= 
        select_ln203_fu_148_p3 when (tmp_1_fu_140_p3(0) = '1') else 
        select_ln203_2_fu_164_p3;
    select_ln101_4_fu_300_p3 <= 
        ap_const_lv11_7C when (tmp_5_fu_292_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_5_fu_320_p3 <= 
        sub_ln203_fu_274_p2 when (tmp_4_fu_260_p3(0) = '1') else 
        add_ln203_1_fu_286_p2;
    select_ln101_6_fu_328_p3 <= 
        add_ln203_fu_268_p2 when (tmp_4_fu_260_p3(0) = '1') else 
        sub_ln203_1_fu_280_p2;
    select_ln101_7_fu_408_p3 <= 
        ap_const_lv11_3E when (tmp_9_fu_400_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln101_8_fu_428_p3 <= 
        sub_ln203_2_fu_382_p2 when (tmp_8_fu_368_p3(0) = '1') else 
        add_ln203_3_fu_394_p2;
    select_ln101_9_fu_436_p3 <= 
        add_ln203_2_fu_376_p2 when (tmp_8_fu_368_p3(0) = '1') else 
        sub_ln203_3_fu_388_p2;
    select_ln101_fu_126_p3 <= 
        ap_const_lv11_C9 when (tmp_fu_118_p3(0) = '1') else 
        ap_const_lv11_737;
    select_ln1371_1_fu_1001_p3 <= 
        ap_const_lv11_7FF when (tmp_31_fu_993_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln1371_2_fu_1017_p3 <= 
        ap_const_lv10_3FF when (tmp_32_fu_1009_p3(0) = '1') else 
        ap_const_lv10_0;
    select_ln1371_fu_933_p3 <= 
        ap_const_lv11_7FF when (tmp_29_fu_925_p3(0) = '1') else 
        ap_const_lv11_0;
    select_ln203_1_fu_156_p3 <= 
        ap_const_lv9_118 when (tmp_fu_118_p3(0) = '1') else 
        ap_const_lv9_4E;
    select_ln203_2_fu_164_p3 <= 
        ap_const_lv8_E9 when (tmp_fu_118_p3(0) = '1') else 
        ap_const_lv8_4E;
    select_ln203_3_fu_172_p3 <= 
        ap_const_lv9_1B2 when (tmp_fu_118_p3(0) = '1') else 
        ap_const_lv9_E8;
    select_ln203_fu_148_p3 <= 
        ap_const_lv8_4D when (tmp_fu_118_p3(0) = '1') else 
        ap_const_lv8_E8;
        sext_ln101_1_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_246_p4),9));

        sext_ln101_2_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_11_reg_1089),11));

        sext_ln101_3_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_354_p4),10));

        sext_ln101_4_fu_468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_458_p4),10));

        sext_ln101_5_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1105),10));

        sext_ln101_6_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_663_p4),10));

        sext_ln101_7_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_767_p4),10));

        sext_ln101_8_fu_888_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_1127),10));

        sext_ln101_9_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_27_fu_1056_p3),11));

        sext_ln101_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_2_fu_208_p3),10));

        sext_ln1333_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_444_p4),10));

        sext_ln1371_1_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_649_p4),11));

        sext_ln1371_2_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_753_p4),11));

        sext_ln1371_3_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_1122),11));

        sext_ln1371_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1100),11));

        sext_ln203_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_941_p4),10));

    sub_ln203_10_fu_1031_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_979_p3) - unsigned(select_ln1371_1_fu_1001_p3));
    sub_ln203_11_fu_492_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_436_p3) - unsigned(sext_ln101_4_fu_468_p1));
    sub_ln203_12_fu_594_p2 <= std_logic_vector(unsigned(select_ln101_12_reg_1094) - unsigned(sext_ln101_5_fu_572_p1));
    sub_ln203_13_fu_697_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_641_p3) - unsigned(sext_ln101_6_fu_673_p1));
    sub_ln203_14_fu_801_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_745_p3) - unsigned(sext_ln101_7_fu_777_p1));
    sub_ln203_15_fu_901_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1116) - unsigned(sext_ln101_8_fu_888_p1));
    sub_ln203_16_fu_967_p2 <= std_logic_vector(unsigned(select_ln101_23_fu_918_p3) - unsigned(sext_ln203_fu_951_p1));
    sub_ln203_17_fu_1037_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_986_p3) - unsigned(select_ln1371_2_fu_1017_p3));
    sub_ln203_1_fu_280_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_228_p1) - unsigned(sext_ln101_1_fu_256_p1));
    sub_ln203_2_fu_382_p2 <= std_logic_vector(unsigned(select_ln101_5_fu_320_p3) - unsigned(zext_ln1333_1_fu_350_p1));
    sub_ln203_3_fu_388_p2 <= std_logic_vector(unsigned(zext_ln101_fu_336_p1) - unsigned(sext_ln101_3_fu_364_p1));
    sub_ln203_4_fu_486_p2 <= std_logic_vector(unsigned(select_ln101_8_fu_428_p3) - unsigned(sext_ln1333_fu_454_p1));
    sub_ln203_5_fu_588_p2 <= std_logic_vector(signed(sext_ln101_2_fu_566_p1) - signed(sext_ln1371_fu_569_p1));
    sub_ln203_6_fu_691_p2 <= std_logic_vector(unsigned(select_ln101_14_fu_633_p3) - unsigned(sext_ln1371_1_fu_659_p1));
    sub_ln203_7_fu_795_p2 <= std_logic_vector(unsigned(select_ln101_17_fu_737_p3) - unsigned(sext_ln1371_2_fu_763_p1));
    sub_ln203_8_fu_896_p2 <= std_logic_vector(unsigned(select_ln101_20_reg_1110) - unsigned(sext_ln1371_3_fu_885_p1));
    sub_ln203_9_fu_961_p2 <= std_logic_vector(unsigned(select_ln101_22_fu_911_p3) - unsigned(select_ln1371_fu_933_p3));
    sub_ln203_fu_274_p2 <= std_logic_vector(signed(sext_ln101_fu_216_p1) - signed(zext_ln1333_fu_242_p1));
    tmp_10_fu_444_p4 <= select_ln101_9_fu_436_p3(9 downto 4);
    tmp_11_fu_458_p4 <= select_ln101_8_fu_428_p3(9 downto 4);
    tmp_12_fu_472_p3 <= add_ln101_6_fu_422_p2(10 downto 10);
    tmp_16_fu_575_p3 <= add_ln101_8_fu_560_p2(10 downto 10);
    tmp_17_fu_605_p3 <= add_ln101_8_fu_560_p2(10 downto 10);
    tmp_18_fu_649_p4 <= select_ln101_15_fu_641_p3(9 downto 6);
    tmp_19_fu_663_p4 <= select_ln101_14_fu_633_p3(10 downto 6);
    tmp_1_fu_140_p3 <= add_ln101_fu_134_p2(10 downto 10);
    tmp_20_fu_677_p3 <= add_ln101_10_fu_627_p2(10 downto 10);
    tmp_21_fu_709_p3 <= add_ln101_10_fu_627_p2(10 downto 10);
    tmp_22_fu_753_p4 <= select_ln101_18_fu_745_p3(9 downto 7);
    tmp_23_fu_767_p4 <= select_ln101_17_fu_737_p3(10 downto 7);
    tmp_24_fu_781_p3 <= add_ln101_12_fu_731_p2(10 downto 10);
    tmp_25_fu_813_p3 <= add_ln101_12_fu_731_p2(10 downto 10);
    tmp_29_fu_925_p3 <= select_ln101_23_fu_918_p3(9 downto 9);
    tmp_2_fu_180_p3 <= add_ln101_fu_134_p2(10 downto 10);
    tmp_30_fu_941_p4 <= select_ln101_22_fu_911_p3(10 downto 9);
    tmp_31_fu_993_p3 <= select_ln101_25_fu_986_p3(9 downto 9);
    tmp_32_fu_1009_p3 <= select_ln101_24_fu_979_p3(10 downto 10);
    tmp_3_fu_246_p4 <= select_ln101_2_fu_208_p3(8 downto 2);
    tmp_4_fu_260_p3 <= add_ln101_2_fu_202_p2(10 downto 10);
    tmp_5_fu_292_p3 <= add_ln101_2_fu_202_p2(10 downto 10);
    tmp_6_fu_340_p4 <= select_ln101_6_fu_328_p3(8 downto 3);
    tmp_7_fu_354_p4 <= select_ln101_5_fu_320_p3(9 downto 3);
    tmp_8_fu_368_p3 <= add_ln101_4_fu_314_p2(10 downto 10);
    tmp_9_fu_400_p3 <= add_ln101_4_fu_314_p2(10 downto 10);
    tmp_fu_118_p1 <= z_V_read_int_reg;
    tmp_fu_118_p3 <= tmp_fu_118_p1(9 downto 9);
    z_V_read_cast_fu_114_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_114_p0),11));

    zext_ln101_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_6_fu_328_p3),10));
    zext_ln1333_1_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_340_p4),10));
    zext_ln1333_2_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_3_fu_220_p3),9));
    zext_ln1333_fu_242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_232_p4),10));
end behav;
