<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p>SmartTime Version 2022.2.0.10</p>
        <p>Microsemi Corporation - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Wed Mar 29 09:25:27 2023 </p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.0185 - 1.0815 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
        </table>
        <p/>
        <p/>
        <h2>Coverage Summary</h2>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>        23092</td>
                <td>            2</td>
                <td>        23094</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>         4290</td>
                <td>           48</td>
                <td>         4338</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>           19</td>
                <td>           19</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>        27382</td>
                <td>           69</td>
                <td>        27451</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>        23092</td>
                <td>            2</td>
                <td>        23094</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>         4290</td>
                <td>           48</td>
                <td>         4338</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>           19</td>
                <td>           19</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>        27382</td>
                <td>           69</td>
                <td>        27451</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>        10946</td>
                <td>            0</td>
                <td>        10946</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>         1890</td>
                <td>           16</td>
                <td>         1906</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>        12836</td>
                <td>           16</td>
                <td>        12852</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>        10946</td>
                <td>            0</td>
                <td>        10946</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>         1890</td>
                <td>           16</td>
                <td>         1906</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>        12836</td>
                <td>           16</td>
                <td>        12852</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p/>
        <p/>
        <p> - Recovery unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_0:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_10:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_11:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_12:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_13:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_14:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_1:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_2:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_3:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_4:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_5:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_6:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_7:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_8:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_9:ALn</li>
        </ul>
        <p/>
        <p> - Removal unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_0:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_10:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_11:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_12:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_13:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_14:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_15:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_1:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_2:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_3:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_4:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_5:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_6:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_7:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_8:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_0_CLK/CORERESET_0/dff_9:ALn</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>         4935</td>
                <td>            0</td>
                <td>         4935</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>         2136</td>
                <td>           16</td>
                <td>         2152</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>         7071</td>
                <td>           16</td>
                <td>         7087</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>         4935</td>
                <td>            0</td>
                <td>         4935</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>         2136</td>
                <td>           16</td>
                <td>         2152</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>         7071</td>
                <td>           16</td>
                <td>         7087</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p/>
        <p/>
        <p> - Recovery unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_0:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_10:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_11:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_12:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_13:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_14:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_15:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_1:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_2:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_3:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_4:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_5:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_6:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_7:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_8:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_9:ALn</li>
        </ul>
        <p/>
        <p> - Removal unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_0:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_10:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_11:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_12:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_13:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_14:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_15:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_1:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_2:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_3:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_4:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_5:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_6:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_7:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_8:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_1_CLK/CORERESET_0/dff_9:ALn</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>         7211</td>
                <td>            0</td>
                <td>         7211</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>          264</td>
                <td>           16</td>
                <td>          280</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            7</td>
                <td>            7</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>         7475</td>
                <td>           23</td>
                <td>         7498</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>         7211</td>
                <td>            0</td>
                <td>         7211</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>          264</td>
                <td>           16</td>
                <td>          280</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            7</td>
                <td>            7</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>         7475</td>
                <td>           23</td>
                <td>         7498</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>LED0</li>
            <li>LED1</li>
            <li>LED2</li>
            <li>LED3</li>
            <li>SDIO_SW_SEL0</li>
            <li>SDIO_SW_SEL1</li>
            <li>mBUS_PWM</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>LED0</li>
            <li>LED1</li>
            <li>LED2</li>
            <li>LED3</li>
            <li>SDIO_SW_SEL0</li>
            <li>SDIO_SW_SEL1</li>
            <li>mBUS_PWM</li>
        </ul>
        <p/>
        <p/>
        <p> - Recovery unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_0:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_10:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_11:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_12:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_13:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_14:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_1:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_2:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_3:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_4:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_5:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_6:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_7:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_8:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_9:ALn</li>
        </ul>
        <p/>
        <p> - Removal unconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_0:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_10:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_11:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_12:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_13:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_14:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_1:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_2:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_3:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_4:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_5:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_6:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_7:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_8:ALn</li>
            <li>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_9:ALn</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p/>
        <p/>
        <p> - Setup unconstrained for the following pin:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</li>
        </ul>
        <p/>
        <p> - Hold unconstrained for the following pin:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p/>
        <p/>
        <p> - Setup unconstrained for the following pin:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</li>
        </ul>
        <p/>
        <p> - Hold unconstrained for the following pin:</p>
        <p/>
        <ul>
            <li>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_NGMUX:SEL</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Clock constraint is missing </p>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>QSPI_CLK</li>
            <li>QSPI_DATA_0</li>
            <li>QSPI_DATA_1</li>
            <li>QSPI_DATA_2</li>
            <li>QSPI_DATA_3</li>
            <li>QSPI_SEL</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>QSPI_CLK</li>
            <li>QSPI_DATA_0</li>
            <li>QSPI_DATA_1</li>
            <li>QSPI_DATA_2</li>
            <li>QSPI_DATA_3</li>
            <li>QSPI_SEL</li>
        </ul>
        <p/>
        <p/>
        <h3>Clock domain: </h3>
        <p>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            6</td>
                <td>            6</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Clock constraint is missing </p>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>QSPI_CLK</li>
            <li>QSPI_DATA_0</li>
            <li>QSPI_DATA_1</li>
            <li>QSPI_DATA_2</li>
            <li>QSPI_DATA_3</li>
            <li>QSPI_SEL</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>QSPI_CLK</li>
            <li>QSPI_DATA_0</li>
            <li>QSPI_DATA_1</li>
            <li>QSPI_DATA_2</li>
            <li>QSPI_DATA_3</li>
            <li>QSPI_SEL</li>
        </ul>
        <p/>
        <p/>
        <h3>Clock domain: </h3>
        <p>REF_CLK_50MHz</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>REF_CLK_PAD_P</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
        </table>
        <h3>Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
        </table>
    </body>
</html>
