{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@117:127@HdlStmAssign", "reg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@119:129", "wire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    up_dma_src_address <= 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@120:130", "\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    up_dma_src_address <= 'h00;\n    up_dma_dest_address <= 'h00;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@114:124", "reg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@113:123", "wire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@118:128", "reg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@112:122", "wire up_tlf_valid;\nwire up_tlf_rd;\nreg up_partial_length_valid = 1'b0;\n\nreg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@116:126", "reg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\nreg up_clear_tl = 1'b0;\nreg [1:0] up_transfer_id_eot_d = 'h0;\nwire up_bl_partial;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\n"]], "Diff Content": {"Delete": [[122, "assign request_src_address = up_dma_src_address;\n"]], "Add": []}}