module digitalclock(input rst,input clk,output reg [0:7]a6,a5,a4,a3,a2,a1);
     reg [3:0]hr2,min2,sec2;
	  reg [2:0]hr1,min1,sec1;
	  integer i=0;
	  reg clk2=1'b0;
    always@(posedge clk)
    begin
      if(i==30000000)
      begin
        clk2<=~clk2;
	     i<=0;
	   end
	   else
	     i<=i+1;
	  end
	  initial begin 
				a6=8'b00000011;
				a5=8'b00000011;
				a4=8'b00000011;
				a3=8'b00000011;
				a2=8'b00000011;
				a1=8'b00000011;
				hr1=3'b001;
				hr2=4'b0110;
				min1=3'b000;
				min2=4'b000;
				sec1=3'b000;
				sec2=4'b0000;
	  end
	  always@(posedge clk2)
	  begin
	   if(rst)
		     begin
				hr1<=3'b000;
				hr2<=3'b000;
				min1<=3'b000;
				min2<=3'b000;
				sec1<=3'b000;
				sec2<=3'b000;
			  end
		else begin
	      if(hr1<=2)
			begin
			    if((hr1<2 && hr2<=9)|(hr1==2 && hr2<4))
				  begin
					     if(min1<6)
							begin
								 if(min2<=9)
								  begin
									   if(sec1<6)
											begin
												 if(sec2<9)
												 begin
													   sec2<=sec2+1;
														
												 end
												 else  begin
													  sec1<=sec1+1;
													  sec2<=0;	
												  end  
											end
										else begin
												min2<=min2+1;
												
												sec1<=0;
										end
									end
									else begin
										min1<=min1+1;
										
										min2<=0; 
									end
							end
							else begin
								hr2<=hr2+1;
								
								min1<=0;
							end
				   end
					else begin
						hr1<=hr1+1;
						hr2<=0;
						
					end
		   end
			else begin
			   hr1<=0;
			end
		 end
			disp2(sec2,a1);
			disp1(sec1,a2);
			disp2(min2,a3);
			disp1(min1,a4);
			disp2(hr2,a5);
			disp1(hr1,a6);
	  end
	  task disp1(input [2:0]cnt,output[7:0]a);
		  case(cnt)
				  4'b0000: a=8'b00000011;
				  4'b0001: a=8'b10011111;
				  4'b0010: a=8'b00100101;
				  4'b0011: a=8'b00001101;
				  4'b0100: a=8'b10011001;
				  4'b0101: a=8'b01001001;
				  default: a=8'b00000011;
		  endcase
		endtask
		
	  task disp2(input [3:0]cnt,output[7:0]a);
		  case(cnt)
				  4'b0000: a=8'b00000011;
				  4'b0001: a=8'b10011111;
				  4'b0010: a=8'b00100101;
				  4'b0011: a=8'b00001101;
				  4'b0100: a=8'b10011001;
				  4'b0101: a=8'b01001001;
				  4'b0110: a=8'b01000001;
				  4'b0111: a=8'b00011111;
				  4'b1000: a=8'b00000001;
				  4'b1001: a=8'b00011001;
				  default: a=8'b00000011;
		  endcase
		  
	  endtask

  
endmodule

