
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1505 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/pa.fromNetlist.tcl
# create_project -name minisculeComputer -dir "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/planAhead_run_1" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "minisculComputer.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.ucf' to fileset 'constrs_1'
# add_files [list {minisculComputer.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design minisculComputer.ngc ...
WARNING:NetListWriters:298 - No output is written to minisculComputer.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Reg<55 : 0> on block minisculComputer is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_106/Mcompar_cnt10k_cmp_gt0000_lut<11 : 0> on block minisculComputer is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_106/Mcompar_cnt1k_cmp_gt0000_lut<11
   : 0> on block minisculComputer is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   XLXI_159/XLXI_14/XLXI_82/Mcompar_cnt1k_cmp_gt0000_lut<11 : 0> on block
   minisculComputer is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file minisculComputer.edif ...
ngc2edif: Total memory usage is 90276 kilobytes

Parsing EDIF File [./planAhead_run_1/minisculeComputer.data/cache/minisculComputer_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/minisculeComputer.data/cache/minisculComputer_ngc_zx.edif]
CRITICAL WARNING: [Designutils 20-1022] Could not resolve non-primitive black box cell 'FMAP' instantiated in module 'XLXI_88/XLXI_4/I_36_29'.
Resolution: File names need to match cell names: an EDIF definition will be found in FMAP.edf; a HDL definition may be placed in any Verilog/VHDL file.
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.ucf]
Finished Parsing UCF File [C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c756b0ed
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 606.676 ; gain = 126.398
startgroup
set_property package_pin C8 [get_ports SYS_CLK]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 14 09:50:19 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
