# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib rtl -voptargs="+acc" serializer_tb 
# Start time: 15:10:39 on Dec 06,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../RTL/Toplevel_serializer.v(8): Module 'Clock_divider' is not defined.
# Optimization failed
# Error loading design
# End time: 15:10:41 on Dec 06,2018, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
