ADDRESS_ACLR_A=NONE
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INIT_FILE=E:/intelFPGA_lite/WorkSpace_21.1/acc_method/src/data1.mif
INTENDED_DEVICE_FAMILY="Cyclone IV E"
NUMWORDS_A=8000
OPERATION_MODE=ROM
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=CLOCK0
WIDTHAD_A=13
WIDTH_A=64
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone IV E"
address_a
clock0
q_a
