
*** Running vivado
    with args -log gcd_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd_test.tcl -notrace
Command: synth_design -top gcd_test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25733 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.605 ; gain = 86.773 ; free physical = 1976 ; free virtual = 13624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gcd_test' [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_test.v:23]
WARNING: [Synth 8-3848] Net DONE in module/entity gcd_test does not have driver. [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_test.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gcd_test' (1#1) [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_test.v:23]
WARNING: [Synth 8-3331] design gcd_test has unconnected port DONE
WARNING: [Synth 8-3331] design gcd_test has unconnected port rst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.230 ; gain = 131.398 ; free physical = 1979 ; free virtual = 13628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.230 ; gain = 131.398 ; free physical = 1982 ; free virtual = 13631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.230 ; gain = 131.398 ; free physical = 1982 ; free virtual = 13631
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1723.285 ; gain = 0.000 ; free physical = 1699 ; free virtual = 13348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1723.285 ; gain = 491.453 ; free physical = 1782 ; free virtual = 13431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1723.285 ; gain = 491.453 ; free physical = 1782 ; free virtual = 13431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1723.285 ; gain = 491.453 ; free physical = 1784 ; free virtual = 13433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.285 ; gain = 491.453 ; free physical = 1780 ; free virtual = 13429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 100   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gcd_test 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 100   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design gcd_test has unconnected port DONE
WARNING: [Synth 8-3331] design gcd_test has unconnected port rst_n
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[30][29] )
INFO: [Synth 8-3886] merging instance 'rShift_reg[30][30]' (FD) to 'rShift_reg[31][31]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[30][31]' (FD) to 'rShift_reg[29][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[31][30] )
INFO: [Synth 8-3886] merging instance 'rShift_reg[31][31]' (FD) to 'rShift_reg[29][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[29][28] )
INFO: [Synth 8-3886] merging instance 'rShift_reg[29][29]' (FD) to 'rShift_reg[28][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[29][30]' (FD) to 'rShift_reg[28][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[29][31]' (FD) to 'rShift_reg[28][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rShift_reg[28][9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'rShift_reg[28][28]' (FD) to 'rShift_reg[27][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[28][29]' (FD) to 'rShift_reg[27][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[28][30]' (FD) to 'rShift_reg[27][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[28][31]' (FD) to 'rShift_reg[27][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[27][27]' (FD) to 'rShift_reg[26][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[27][28]' (FD) to 'rShift_reg[26][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[27][29]' (FD) to 'rShift_reg[26][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[27][30]' (FD) to 'rShift_reg[26][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[27][31]' (FD) to 'rShift_reg[26][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[26][26]' (FD) to 'rShift_reg[25][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[26][27]' (FD) to 'rShift_reg[25][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[26][28]' (FD) to 'rShift_reg[25][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[26][29]' (FD) to 'rShift_reg[25][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[26][30]' (FD) to 'rShift_reg[25][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[26][31]' (FD) to 'rShift_reg[25][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][25]' (FD) to 'rShift_reg[24][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][26]' (FD) to 'rShift_reg[24][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][27]' (FD) to 'rShift_reg[24][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][28]' (FD) to 'rShift_reg[24][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][29]' (FD) to 'rShift_reg[24][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][30]' (FD) to 'rShift_reg[24][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[25][31]' (FD) to 'rShift_reg[24][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][24]' (FD) to 'rShift_reg[23][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][25]' (FD) to 'rShift_reg[23][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][26]' (FD) to 'rShift_reg[23][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][27]' (FD) to 'rShift_reg[23][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][28]' (FD) to 'rShift_reg[23][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][29]' (FD) to 'rShift_reg[23][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][30]' (FD) to 'rShift_reg[23][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[24][31]' (FD) to 'rShift_reg[23][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][23]' (FD) to 'rShift_reg[22][22]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][24]' (FD) to 'rShift_reg[22][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][25]' (FD) to 'rShift_reg[22][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][26]' (FD) to 'rShift_reg[22][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][27]' (FD) to 'rShift_reg[22][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][28]' (FD) to 'rShift_reg[22][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][29]' (FD) to 'rShift_reg[22][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][30]' (FD) to 'rShift_reg[22][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[23][31]' (FD) to 'rShift_reg[22][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][22]' (FD) to 'rShift_reg[21][21]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][23]' (FD) to 'rShift_reg[21][22]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][24]' (FD) to 'rShift_reg[21][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][25]' (FD) to 'rShift_reg[21][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][26]' (FD) to 'rShift_reg[21][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][27]' (FD) to 'rShift_reg[21][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][28]' (FD) to 'rShift_reg[21][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][29]' (FD) to 'rShift_reg[21][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][30]' (FD) to 'rShift_reg[21][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[22][31]' (FD) to 'rShift_reg[21][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][21]' (FD) to 'rShift_reg[20][20]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][22]' (FD) to 'rShift_reg[20][21]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][23]' (FD) to 'rShift_reg[20][22]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][24]' (FD) to 'rShift_reg[20][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][25]' (FD) to 'rShift_reg[20][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][26]' (FD) to 'rShift_reg[20][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][27]' (FD) to 'rShift_reg[20][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][28]' (FD) to 'rShift_reg[20][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][29]' (FD) to 'rShift_reg[20][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][30]' (FD) to 'rShift_reg[20][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[21][31]' (FD) to 'rShift_reg[20][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][20]' (FD) to 'rShift_reg[19][19]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][21]' (FD) to 'rShift_reg[19][20]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][22]' (FD) to 'rShift_reg[19][21]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][23]' (FD) to 'rShift_reg[19][22]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][24]' (FD) to 'rShift_reg[19][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][25]' (FD) to 'rShift_reg[19][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][26]' (FD) to 'rShift_reg[19][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][27]' (FD) to 'rShift_reg[19][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][28]' (FD) to 'rShift_reg[19][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][29]' (FD) to 'rShift_reg[19][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][30]' (FD) to 'rShift_reg[19][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[20][31]' (FD) to 'rShift_reg[19][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][19]' (FD) to 'rShift_reg[18][18]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][20]' (FD) to 'rShift_reg[18][19]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][21]' (FD) to 'rShift_reg[18][20]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][22]' (FD) to 'rShift_reg[18][21]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][23]' (FD) to 'rShift_reg[18][22]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][24]' (FD) to 'rShift_reg[18][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][25]' (FD) to 'rShift_reg[18][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][26]' (FD) to 'rShift_reg[18][25]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][27]' (FD) to 'rShift_reg[18][26]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][28]' (FD) to 'rShift_reg[18][27]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][29]' (FD) to 'rShift_reg[18][28]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][30]' (FD) to 'rShift_reg[18][29]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[19][31]' (FD) to 'rShift_reg[18][30]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][18]' (FD) to 'rShift_reg[17][17]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][19]' (FD) to 'rShift_reg[17][18]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][20]' (FD) to 'rShift_reg[17][19]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][21]' (FD) to 'rShift_reg[17][20]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][22]' (FD) to 'rShift_reg[17][21]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][23]' (FD) to 'rShift_reg[17][22]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][24]' (FD) to 'rShift_reg[17][23]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][25]' (FD) to 'rShift_reg[17][24]'
INFO: [Synth 8-3886] merging instance 'rShift_reg[18][26]' (FD) to 'rShift_reg[17][25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[1][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[2][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[2][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[3][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[3][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[3][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][11]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][12]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][11]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][13]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][12]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][11]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][5]) is unused and will be removed from module gcd_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1723.285 ; gain = 491.453 ; free physical = 1748 ; free virtual = 13402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1723.285 ; gain = 491.453 ; free physical = 1624 ; free virtual = 13278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1744.707 ; gain = 512.875 ; free physical = 1597 ; free virtual = 13251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1590 ; free virtual = 13244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1592 ; free virtual = 13247
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1594 ; free virtual = 13249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1592 ; free virtual = 13247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1592 ; free virtual = 13247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1594 ; free virtual = 13249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1588 ; free virtual = 13243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   388|
|3     |LUT1   |   496|
|4     |LUT2   |  1014|
|5     |LUT3   |    43|
|6     |LUT4   |   560|
|7     |LUT5   |    88|
|8     |LUT6   |   725|
|9     |FDRE   |  1187|
|10    |IBUF   |    66|
|11    |OBUF   |    32|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4601|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.738 ; gain = 536.906 ; free physical = 1588 ; free virtual = 13243
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 994 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1768.738 ; gain = 176.852 ; free physical = 1652 ; free virtual = 13306
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1768.746 ; gain = 536.906 ; free physical = 1652 ; free virtual = 13306
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'gcd_test' is not ideal for floorplanning, since the cellview 'gcd_test' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
216 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1768.746 ; gain = 548.594 ; free physical = 1664 ; free virtual = 13318
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/work/ic/gcd/euclid/euclid.runs/synth_1/gcd_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gcd_test_utilization_synth.rpt -pb gcd_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1792.750 ; gain = 0.000 ; free physical = 1662 ; free virtual = 13317
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 23:45:37 2020...
