<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a6e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up
|-- Mem Ch  0: Reads (MB/s):    39.83 --||-- Mem Ch  0: Reads (MB/s):  4306.02 --|
|--            Writes(MB/s):    17.40 --||--            Writes(MB/s):  6191.02 --|
|-- Mem Ch  1: Reads (MB/s):    40.13 --||-- Mem Ch  1: Reads (MB/s):  4309.78 --|
|--            Writes(MB/s):    21.08 --||--            Writes(MB/s):  6194.98 --|
|-- Mem Ch  2: Reads (MB/s):    38.40 --||-- Mem Ch  2: Reads (MB/s):  4315.15 --|
|--            Writes(MB/s):    17.29 --||--            Writes(MB/s):  6191.78 --|
|-- Mem Ch  3: Reads (MB/s):    42.87 --||-- Mem Ch  3: Reads (MB/s):  4319.72 --|
|--            Writes(MB/s):    20.96 --||--            Writes(MB/s):  6196.28 --|
|-- NODE 0 Mem Read (MB/s) :   161.24 --||-- NODE 1 Mem Read (MB/s) : 17250.67 --|
|-- NODE 0 Mem Write(MB/s) :    76.73 --||-- NODE 1 Mem Write(MB/s) : 24774.06 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     174826 --|
|-- NODE 0 Memory (MB/s):      237.97 --||-- NODE 1 Memory (MB/s):    42024.73 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17411.90                --|
            |--                System Write Throughput(MB/s):      24850.79                --|
            |--               System Memory Throughput(MB/s):      42262.69                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b43
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     933 K       658 K   868 K   365 K    195 M     0      36  
 1     675 K      1164 K    79 M   493 M    194 M     0    1874 K
-----------------------------------------------------------------------
 *    1608 K      1822 K    80 M   494 M    390 M     0    1874 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 11.89        
Core2: 29.27        Core3: 33.21        
Core4: 28.15        Core5: 15.77        
Core6: 29.09        Core7: 27.75        
Core8: 28.52        Core9: 20.20        
Core10: 28.01        Core11: 40.29        
Core12: 27.43        Core13: 20.23        
Core14: 30.37        Core15: 36.28        
Core16: 31.56        Core17: 21.60        
Core18: 29.10        Core19: 20.66        
Core20: 30.60        Core21: 28.79        
Core22: 26.83        Core23: 24.09        
Core24: 29.00        Core25: 37.10        
Core26: 31.36        Core27: 38.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.92
Socket1: 25.71
DDR read Latency(ns)
Socket0: 67907.46
Socket1: 629.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.98        Core1: 11.83        
Core2: 27.35        Core3: 33.13        
Core4: 28.38        Core5: 15.20        
Core6: 28.86        Core7: 27.37        
Core8: 27.65        Core9: 19.46        
Core10: 28.22        Core11: 39.63        
Core12: 28.08        Core13: 19.83        
Core14: 29.17        Core15: 36.25        
Core16: 27.89        Core17: 20.89        
Core18: 28.26        Core19: 22.39        
Core20: 29.92        Core21: 28.91        
Core22: 28.42        Core23: 22.12        
Core24: 29.08        Core25: 37.92        
Core26: 30.77        Core27: 38.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 25.60
DDR read Latency(ns)
Socket0: 70114.68
Socket1: 635.73
irq_total: 343647.108629775
cpu_total: 23.71
cpu_0: 0.80
cpu_1: 81.18
cpu_2: 0.13
cpu_3: 74.34
cpu_4: 0.07
cpu_5: 57.11
cpu_6: 0.07
cpu_7: 45.21
cpu_8: 0.07
cpu_9: 7.91
cpu_10: 0.07
cpu_11: 31.52
cpu_12: 0.07
cpu_13: 42.15
cpu_14: 0.07
cpu_15: 47.74
cpu_16: 0.07
cpu_17: 36.77
cpu_18: 0.13
cpu_19: 33.51
cpu_20: 0.07
cpu_21: 74.53
cpu_22: 0.13
cpu_23: 38.50
cpu_24: 0.13
cpu_25: 47.61
cpu_26: 0.13
cpu_27: 43.82
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12176532406
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12319373550
Total_rx_bytes: 24495905956
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1359315
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1371492
Total_rx_packets_phy: 2730807
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8771995
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8851300
Total_tx_bytes_phy: 17623295
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 125314
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 126447
Total_tx_packets_phy: 251761
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 125319
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 126444
Total_tx_packets: 251763
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1359325
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1371490
Total_rx_packets: 2730815
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8271117
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8345369
Total_tx_bytes: 16616486
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12257935584
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12368112275
Total_rx_bytes_phy: 24626047859


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.09        Core1: 11.93        
Core2: 28.98        Core3: 33.40        
Core4: 27.66        Core5: 15.97        
Core6: 28.51        Core7: 27.82        
Core8: 28.96        Core9: 19.01        
Core10: 30.46        Core11: 39.26        
Core12: 27.90        Core13: 19.43        
Core14: 30.74        Core15: 37.39        
Core16: 22.82        Core17: 22.35        
Core18: 26.34        Core19: 24.33        
Core20: 23.69        Core21: 29.60        
Core22: 22.04        Core23: 21.70        
Core24: 25.95        Core25: 37.58        
Core26: 22.55        Core27: 39.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 26.08
DDR read Latency(ns)
Socket0: 68215.25
Socket1: 623.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.42        Core1: 12.05        
Core2: 28.81        Core3: 33.95        
Core4: 28.86        Core5: 15.80        
Core6: 28.87        Core7: 28.44        
Core8: 28.90        Core9: 20.26        
Core10: 28.79        Core11: 39.78        
Core12: 28.76        Core13: 22.42        
Core14: 28.89        Core15: 37.78        
Core16: 28.06        Core17: 21.19        
Core18: 29.58        Core19: 21.27        
Core20: 30.84        Core21: 30.05        
Core22: 29.80        Core23: 25.67        
Core24: 28.43        Core25: 36.09        
Core26: 31.56        Core27: 41.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 26.01
DDR read Latency(ns)
Socket0: 76541.48
Socket1: 631.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.91        Core1: 15.02        
Core2: 28.82        Core3: 33.90        
Core4: 27.09        Core5: 15.87        
Core6: 27.50        Core7: 28.20        
Core8: 27.63        Core9: 20.65        
Core10: 27.44        Core11: 39.79        
Core12: 27.19        Core13: 21.77        
Core14: 27.70        Core15: 37.58        
Core16: 28.70        Core17: 22.29        
Core18: 28.18        Core19: 21.12        
Core20: 29.67        Core21: 30.08        
Core22: 27.72        Core23: 24.36        
Core24: 28.57        Core25: 35.98        
Core26: 30.55        Core27: 41.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.61
Socket1: 26.44
DDR read Latency(ns)
Socket0: 76781.88
Socket1: 617.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.32        Core1: 27.28        
Core2: 27.52        Core3: 34.23        
Core4: 26.67        Core5: 15.98        
Core6: 28.59        Core7: 28.54        
Core8: 27.99        Core9: 22.28        
Core10: 28.22        Core11: 39.89        
Core12: 26.59        Core13: 21.08        
Core14: 28.56        Core15: 38.37        
Core16: 27.43        Core17: 23.46        
Core18: 27.54        Core19: 21.21        
Core20: 29.02        Core21: 30.37        
Core22: 25.83        Core23: 24.25        
Core24: 27.57        Core25: 36.61        
Core26: 28.73        Core27: 41.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 28.49
DDR read Latency(ns)
Socket0: 75505.10
Socket1: 557.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3298
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411427906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411433034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205781744; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205781744; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205787044; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205787044; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205791894; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205791894; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205796415; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205796415; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004871268; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4463622; Consumed Joules: 272.44; Watts: 45.37; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 2325219; Consumed DRAM Joules: 35.58; DRAM Watts: 5.92
S1P0; QPIClocks: 14411543166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411545674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205857191; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205857191; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205856978; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205856978; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205857034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205857034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205857118; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205857118; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004891315; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7519884; Consumed Joules: 458.98; Watts: 76.43; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5721246; Consumed DRAM Joules: 87.54; DRAM Watts: 14.58
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: db3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     199 K    670 K    0.70    0.08    0.01    0.02     7952        0        1     67
   1    1     0.36   0.35   1.03    1.20      65 M    122 M    0.47    0.42    0.02    0.03     2016     3911      177     54
   2    0     0.00   0.33   0.00    0.60    7240       36 K    0.80    0.10    0.00    0.02       56        0        0     65
   3    1     0.17   0.18   0.92    1.20     199 M    234 M    0.15    0.16    0.12    0.14     9352    27386        7     54
   4    0     0.00   0.59   0.00    0.61      60 K    101 K    0.40    0.20    0.01    0.02     2576        2        3     66
   5    1     0.25   0.31   0.80    1.20      43 M     89 M    0.52    0.49    0.02    0.04     1064     1780       16     54
   6    0     0.00   0.34   0.00    0.60    3856       27 K    0.86    0.10    0.00    0.02       56        0        1     66
   7    1     0.24   0.35   0.70    1.20     106 M    130 M    0.19    0.29    0.04    0.05     4368    16699      209     54
   8    0     0.00   0.34   0.00    0.61    4683       28 K    0.84    0.11    0.00    0.02      392        0        0     65
   9    1     0.07   0.65   0.10    0.60    1284 K   3902 K    0.67    0.22    0.00    0.01       56       37       39     55
  10    0     0.00   0.35   0.00    0.60    8421       37 K    0.77    0.14    0.00    0.02      168        0        0     64
  11    1     0.09   0.34   0.25    0.69      65 M     75 M    0.13    0.17    0.08    0.09      112      101       11     55
  12    0     0.00   0.34   0.00    0.60    5211       29 K    0.82    0.15    0.00    0.02      168        0        0     66
  13    1     0.21   0.45   0.47    0.95      48 M     68 M    0.30    0.39    0.02    0.03     2576     3914        7     54
  14    0     0.00   0.35   0.00    0.60    7498       29 K    0.75    0.16    0.00    0.02      112        0        0     66
  15    1     0.14   0.23   0.64    1.20     116 M    138 M    0.16    0.16    0.08    0.10      168       18       26     54
  16    0     0.00   0.32   0.00    0.60    4994       27 K    0.82    0.15    0.00    0.02      224        0        0     66
  17    1     0.10   0.35   0.29    0.75      49 M     64 M    0.23    0.35    0.05    0.06     1568     2781      119     54
  18    0     0.00   0.33   0.00    0.60    6962       31 K    0.78    0.10    0.00    0.02      280        0        0     67
  19    1     0.08   0.30   0.26    0.71      31 M     45 M    0.31    0.46    0.04    0.06     1624     1726        9     55
  20    0     0.00   0.33   0.00    0.60    7376       35 K    0.79    0.10    0.00    0.02      224        0        0     66
  21    1     0.62   0.72   0.87    1.20      68 M     98 M    0.31    0.21    0.01    0.02     2912     8752       59     55
  22    0     0.00   0.57   0.00    0.60      25 K     56 K    0.54    0.17    0.01    0.01     1456        3        0     67
  23    1     0.13   0.35   0.38    0.85      47 M     65 M    0.27    0.36    0.04    0.05     2408     2594       36     56
  24    0     0.00   0.33   0.00    0.60    4256       31 K    0.87    0.09    0.00    0.02       56        0        0     67
  25    1     0.14   0.24   0.59    1.20     117 M    138 M    0.15    0.15    0.08    0.10      112      159        3     55
  26    0     0.00   0.33   0.00    0.60    7694       32 K    0.76    0.09    0.00    0.02      560        0        0     66
  27    1     0.08   0.19   0.40    0.88     118 M    134 M    0.12    0.14    0.16    0.18     2184     8118        2     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     354 K   1176 K    0.70    0.11    0.01    0.02    14280        5        5     58
 SKT    1     0.19   0.35   0.55    1.05    1081 M   1411 M    0.23    0.28    0.04    0.05    30520    77976      720     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.35   0.28    1.05    1081 M   1412 M    0.23    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.22 %

 C1 core residency: 24.25 %; C3 core residency: 0.02 %; C6 core residency: 49.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  133 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.86     0.41     226.90      29.80         146.26
 SKT   1    85.93    124.71     386.10      73.38         126.69
---------------------------------------------------------------------------------------------------------------
       *    86.79    125.12     613.00     103.18         126.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e9c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    44.35 --||-- Mem Ch  0: Reads (MB/s):  5528.01 --|
|--            Writes(MB/s):    14.26 --||--            Writes(MB/s):  6200.85 --|
|-- Mem Ch  1: Reads (MB/s):    44.29 --||-- Mem Ch  1: Reads (MB/s):  5530.08 --|
|--            Writes(MB/s):    18.37 --||--            Writes(MB/s):  6203.39 --|
|-- Mem Ch  2: Reads (MB/s):    41.80 --||-- Mem Ch  2: Reads (MB/s):  5537.36 --|
|--            Writes(MB/s):    14.14 --||--            Writes(MB/s):  6200.99 --|
|-- Mem Ch  3: Reads (MB/s):    46.47 --||-- Mem Ch  3: Reads (MB/s):  5540.03 --|
|--            Writes(MB/s):    18.42 --||--            Writes(MB/s):  6203.50 --|
|-- NODE 0 Mem Read (MB/s) :   176.91 --||-- NODE 1 Mem Read (MB/s) : 22135.48 --|
|-- NODE 0 Mem Write(MB/s) :    65.19 --||-- NODE 1 Mem Write(MB/s) : 24808.74 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     203465 --|
|-- NODE 0 Memory (MB/s):      242.10 --||-- NODE 1 Memory (MB/s):    46944.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22312.39                --|
            |--                System Write Throughput(MB/s):      24873.93                --|
            |--               System Memory Throughput(MB/s):      47186.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f72
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     763 K       797 K   585 K   442 K    196 M     0      36  
 1     377 K      1107 K    52 M   463 M    189 M     0    1055 K
-----------------------------------------------------------------------
 *    1141 K      1905 K    52 M   464 M    385 M     0    1055 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.11        Core1: 32.33        
Core2: 31.64        Core3: 35.97        
Core4: 27.46        Core5: 31.15        
Core6: 28.87        Core7: 36.95        
Core8: 29.19        Core9: 22.17        
Core10: 28.73        Core11: 40.00        
Core12: 25.61        Core13: 22.16        
Core14: 29.50        Core15: 35.17        
Core16: 29.49        Core17: 40.74        
Core18: 30.50        Core19: 37.99        
Core20: 30.23        Core21: 40.37        
Core22: 28.09        Core23: 20.03        
Core24: 28.16        Core25: 42.09        
Core26: 32.76        Core27: 31.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 34.34
DDR read Latency(ns)
Socket0: 74678.10
Socket1: 427.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.63        Core1: 32.05        
Core2: 29.48        Core3: 35.83        
Core4: 29.79        Core5: 30.97        
Core6: 29.42        Core7: 38.78        
Core8: 28.07        Core9: 22.00        
Core10: 31.54        Core11: 39.68        
Core12: 26.39        Core13: 22.15        
Core14: 27.15        Core15: 35.31        
Core16: 28.08        Core17: 39.71        
Core18: 29.33        Core19: 37.77        
Core20: 30.52        Core21: 39.73        
Core22: 29.29        Core23: 20.05        
Core24: 27.17        Core25: 38.98        
Core26: 31.68        Core27: 31.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 34.14
DDR read Latency(ns)
Socket0: 77211.00
Socket1: 433.17
irq_total: 221997.513715957
cpu_total: 24.21
cpu_0: 0.73
cpu_1: 58.38
cpu_2: 0.07
cpu_3: 71.21
cpu_4: 0.00
cpu_5: 77.93
cpu_6: 0.00
cpu_7: 49.93
cpu_8: 0.07
cpu_9: 37.10
cpu_10: 0.07
cpu_11: 44.35
cpu_12: 0.07
cpu_13: 40.16
cpu_14: 0.07
cpu_15: 38.50
cpu_16: 0.07
cpu_17: 45.01
cpu_18: 0.00
cpu_19: 59.77
cpu_20: 0.07
cpu_21: 38.63
cpu_22: 0.00
cpu_23: 28.39
cpu_24: 0.07
cpu_25: 50.53
cpu_26: 0.07
cpu_27: 36.64
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1342905
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1375831
Total_rx_packets: 2718736
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12110171717
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12406841814
Total_rx_bytes_phy: 24517013531
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1342890
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1375787
Total_rx_packets_phy: 2718677
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12031691087
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12351661950
Total_rx_bytes: 24383353037
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4058773
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7521916
Total_tx_bytes: 11580689
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4304919
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7977762
Total_tx_bytes_phy: 12282681
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 61496
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 113968
Total_tx_packets: 175464
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 61499
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 113967
Total_tx_packets_phy: 175466


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.43        Core1: 32.22        
Core2: 28.81        Core3: 35.74        
Core4: 30.03        Core5: 31.02        
Core6: 30.79        Core7: 39.47        
Core8: 28.03        Core9: 21.74        
Core10: 27.64        Core11: 40.00        
Core12: 25.20        Core13: 22.24        
Core14: 25.97        Core15: 35.14        
Core16: 23.49        Core17: 40.43        
Core18: 24.47        Core19: 37.69        
Core20: 22.56        Core21: 40.19        
Core22: 20.89        Core23: 20.19        
Core24: 21.06        Core25: 37.83        
Core26: 31.96        Core27: 31.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 34.23
DDR read Latency(ns)
Socket0: 71670.58
Socket1: 429.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.16        Core1: 32.07        
Core2: 28.73        Core3: 35.76        
Core4: 28.12        Core5: 30.92        
Core6: 29.92        Core7: 39.58        
Core8: 26.20        Core9: 22.13        
Core10: 29.92        Core11: 39.91        
Core12: 25.61        Core13: 22.25        
Core14: 27.79        Core15: 35.21        
Core16: 26.33        Core17: 40.09        
Core18: 28.32        Core19: 37.39        
Core20: 30.41        Core21: 39.97        
Core22: 28.56        Core23: 20.21        
Core24: 31.64        Core25: 37.77        
Core26: 31.17        Core27: 31.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 34.14
DDR read Latency(ns)
Socket0: 75739.34
Socket1: 428.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.79        Core1: 32.22        
Core2: 30.20        Core3: 35.58        
Core4: 29.61        Core5: 31.19        
Core6: 35.59        Core7: 39.94        
Core8: 27.81        Core9: 22.03        
Core10: 28.30        Core11: 39.80        
Core12: 25.04        Core13: 22.09        
Core14: 28.59        Core15: 34.67        
Core16: 25.83        Core17: 40.02        
Core18: 28.06        Core19: 37.37        
Core20: 31.00        Core21: 40.00        
Core22: 30.25        Core23: 20.35        
Core24: 27.71        Core25: 37.72        
Core26: 30.13        Core27: 34.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 34.34
DDR read Latency(ns)
Socket0: 77548.05
Socket1: 430.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 32.28        
Core2: 27.06        Core3: 35.90        
Core4: 29.23        Core5: 31.76        
Core6: 27.98        Core7: 40.39        
Core8: 28.00        Core9: 22.18        
Core10: 29.67        Core11: 40.33        
Core12: 26.58        Core13: 22.04        
Core14: 28.29        Core15: 34.76        
Core16: 25.74        Core17: 40.74        
Core18: 29.30        Core19: 38.00        
Core20: 28.33        Core21: 40.42        
Core22: 28.53        Core23: 20.16        
Core24: 27.64        Core25: 37.99        
Core26: 30.89        Core27: 38.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.34
Socket1: 34.82
DDR read Latency(ns)
Socket0: 78873.19
Socket1: 428.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4410
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410172398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410175850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205154896; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205154896; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205159360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205159360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205163806; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205163806; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205167436; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205167436; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004343914; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4409240; Consumed Joules: 269.12; Watts: 44.82; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 2334260; Consumed DRAM Joules: 35.71; DRAM Watts: 5.95
S1P0; QPIClocks: 14410281654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410284582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205225560; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205225560; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205225729; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205225729; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205225499; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205225499; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205225515; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205225515; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004366227; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7547021; Consumed Joules: 460.63; Watts: 76.71; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5979363; Consumed DRAM Joules: 91.48; DRAM Watts: 15.23
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 120c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     211 K    698 K    0.70    0.08    0.01    0.02     9800        0       10     68
   1    1     0.10   0.13   0.72    1.20     125 M    151 M    0.18    0.21    0.13    0.15     3864     9661       14     55
   2    0     0.00   0.58   0.00    0.60      22 K     61 K    0.64    0.15    0.00    0.01      112        1        0     67
   3    1     0.15   0.18   0.85    1.20     180 M    208 M    0.13    0.15    0.12    0.14     5264    22328        9     54
   4    0     0.00   0.31   0.00    0.60    6446       29 K    0.78    0.10    0.00    0.02     1232        0        0     67
   5    1     0.25   0.26   0.95    1.20     137 M    175 M    0.21    0.22    0.06    0.07     4032     9076      170     54
   6    0     0.00   0.33   0.00    0.60    4273       27 K    0.85    0.11    0.00    0.02     1344        0        0     67
   7    1     0.15   0.24   0.64    1.12     120 M    145 M    0.17    0.15    0.08    0.10      280       80      150     54
   8    0     0.00   0.31   0.00    0.60    4905       27 K    0.82    0.12    0.00    0.02      112        0        0     66
   9    1     0.45   1.15   0.39    0.87      11 M     24 M    0.52    0.32    0.00    0.01      280       54       14     54
  10    0     0.00   0.34   0.00    0.60    8036       35 K    0.77    0.15    0.00    0.02     1120        0        1     66
  11    1     0.13   0.30   0.43    0.94      95 M    110 M    0.14    0.16    0.07    0.08     1064     6133       17     54
  12    0     0.00   0.29   0.00    0.60    4604       24 K    0.81    0.15    0.00    0.02      224        0        0     67
  13    1     0.21   0.46   0.46    0.93      31 M     53 M    0.42    0.42    0.01    0.03     1400     1475       38     55
  14    0     0.00   0.34   0.00    0.60      19 K     41 K    0.53    0.22    0.01    0.02      952        1        1     67
  15    1     0.16   0.39   0.40    0.87      73 M     85 M    0.15    0.30    0.05    0.06     1568    10071       17     54
  16    0     0.00   0.29   0.00    0.60    5260       24 K    0.78    0.16    0.00    0.02      224        0        0     67
  17    1     0.07   0.17   0.44    0.92     116 M    131 M    0.11    0.15    0.16    0.18     3752     7862       10     54
  18    0     0.00   0.53   0.00    0.60      32 K     67 K    0.51    0.14    0.01    0.02     1680        2        2     68
  19    1     0.27   0.37   0.73    1.20     114 M    136 M    0.16    0.15    0.04    0.05     3976     8734       25     56
  20    0     0.00   0.33   0.00    0.60    9392       42 K    0.78    0.11    0.00    0.02      504        0        0     68
  21    1     0.09   0.29   0.31    0.76      77 M     89 M    0.13    0.18    0.09    0.10     1064     3447        2     56
  22    0     0.00   0.32   0.00    0.60    5598       38 K    0.86    0.12    0.00    0.02      504        0        0     68
  23    1     0.10   0.40   0.25    0.68      15 M     28 M    0.45    0.56    0.02    0.03      448      469       15     56
  24    0     0.00   0.37   0.00    0.60    4688       30 K    0.85    0.12    0.00    0.02      840        0        1     68
  25    1     0.14   0.20   0.70    1.20     143 M    167 M    0.14    0.14    0.10    0.12      504     3420       32     56
  26    0     0.00   0.33   0.00    0.60    7044       31 K    0.77    0.11    0.00    0.02      952        0        0     67
  27    1     0.06   0.19   0.31    0.77      98 M    109 M    0.10    0.15    0.17    0.19     3248    11014       19     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     345 K   1181 K    0.71    0.10    0.01    0.02    19600        4       15     59
 SKT    1     0.17   0.31   0.54    1.03    1342 M   1619 M    0.17    0.20    0.06    0.07    30744    93824      532     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.31   0.27    1.03    1343 M   1620 M    0.17    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.40 %

 C1 core residency: 24.65 %; C3 core residency: 0.06 %; C6 core residency: 48.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.08 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       17 G     17 G   |   18%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  140 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.83     0.32     227.20      29.94         142.99
 SKT   1    110.30    124.70     386.31      76.52         133.96
---------------------------------------------------------------------------------------------------------------
       *    111.13    125.02     613.51     106.47         134.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1310
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.53 --||-- Mem Ch  0: Reads (MB/s):  5628.90 --|
|--            Writes(MB/s):    15.39 --||--            Writes(MB/s):  6140.00 --|
|-- Mem Ch  1: Reads (MB/s):    41.83 --||-- Mem Ch  1: Reads (MB/s):  5632.24 --|
|--            Writes(MB/s):    19.27 --||--            Writes(MB/s):  6143.88 --|
|-- Mem Ch  2: Reads (MB/s):    38.75 --||-- Mem Ch  2: Reads (MB/s):  5641.62 --|
|--            Writes(MB/s):    15.37 --||--            Writes(MB/s):  6140.26 --|
|-- Mem Ch  3: Reads (MB/s):    43.13 --||-- Mem Ch  3: Reads (MB/s):  5645.55 --|
|--            Writes(MB/s):    19.25 --||--            Writes(MB/s):  6142.89 --|
|-- NODE 0 Mem Read (MB/s) :   163.24 --||-- NODE 1 Mem Read (MB/s) : 22548.31 --|
|-- NODE 0 Mem Write(MB/s) :    69.28 --||-- NODE 1 Mem Write(MB/s) : 24567.04 --|
|-- NODE 0 P. Write (T/s):     124327 --||-- NODE 1 P. Write (T/s):     220116 --|
|-- NODE 0 Memory (MB/s):      232.52 --||-- NODE 1 Memory (MB/s):    47115.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22711.55                --|
            |--                System Write Throughput(MB/s):      24636.32                --|
            |--               System Memory Throughput(MB/s):      47347.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13e8
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     698 K       767 K   838 K   437 K    195 M     0      72  
 1     409 K       972 K    52 M   456 M    187 M     0     939 K
-----------------------------------------------------------------------
 *    1107 K      1739 K    53 M   457 M    383 M     0     939 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 35.40        
Core2: 26.97        Core3: 33.73        
Core4: 27.94        Core5: 33.40        
Core6: 27.89        Core7: 37.42        
Core8: 26.67        Core9: 26.69        
Core10: 26.92        Core11: 37.25        
Core12: 29.64        Core13: 41.30        
Core14: 28.38        Core15: 42.63        
Core16: 28.44        Core17: 42.49        
Core18: 29.01        Core19: 39.06        
Core20: 27.26        Core21: 37.99        
Core22: 30.55        Core23: 23.44        
Core24: 27.19        Core25: 38.79        
Core26: 29.73        Core27: 42.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 37.45
DDR read Latency(ns)
Socket0: 64375.74
Socket1: 390.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.57        Core1: 35.88        
Core2: 28.86        Core3: 33.54        
Core4: 29.60        Core5: 33.51        
Core6: 30.65        Core7: 37.51        
Core8: 27.83        Core9: 23.83        
Core10: 30.96        Core11: 36.73        
Core12: 26.83        Core13: 42.37        
Core14: 29.68        Core15: 42.84        
Core16: 28.81        Core17: 42.75        
Core18: 31.85        Core19: 39.65        
Core20: 30.95        Core21: 37.76        
Core22: 28.52        Core23: 23.24        
Core24: 31.54        Core25: 39.75        
Core26: 29.41        Core27: 42.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 37.71
DDR read Latency(ns)
Socket0: 63077.70
Socket1: 389.73
irq_total: 194779.5313623
cpu_total: 23.41
cpu_0: 0.80
cpu_1: 56.62
cpu_2: 0.07
cpu_3: 57.62
cpu_4: 0.07
cpu_5: 64.60
cpu_6: 0.07
cpu_7: 51.36
cpu_8: 0.07
cpu_9: 4.59
cpu_10: 0.07
cpu_11: 39.19
cpu_12: 0.07
cpu_13: 43.78
cpu_14: 0.00
cpu_15: 47.37
cpu_16: 0.07
cpu_17: 42.71
cpu_18: 0.00
cpu_19: 51.10
cpu_20: 0.00
cpu_21: 36.06
cpu_22: 0.00
cpu_23: 45.84
cpu_24: 0.00
cpu_25: 48.64
cpu_26: 0.07
cpu_27: 64.60
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 49873
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 90336
Total_tx_packets_phy: 140209
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3491110
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6323558
Total_tx_bytes_phy: 9814668
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1335439
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1375307
Total_rx_packets_phy: 2710746
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 49871
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 90332
Total_tx_packets: 140203
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3291531
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5961914
Total_tx_bytes: 9253445
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12042978887
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12402502728
Total_rx_bytes_phy: 24445481615
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11971480356
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12340046651
Total_rx_bytes: 24311527007
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1335396
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1375305
Total_rx_packets: 2710701


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.52        Core1: 35.64        
Core2: 22.66        Core3: 33.42        
Core4: 21.22        Core5: 33.23        
Core6: 19.24        Core7: 36.80        
Core8: 19.79        Core9: 26.60        
Core10: 30.35        Core11: 36.78        
Core12: 22.26        Core13: 41.51        
Core14: 27.32        Core15: 41.16        
Core16: 29.57        Core17: 42.46        
Core18: 31.16        Core19: 39.08        
Core20: 27.70        Core21: 37.60        
Core22: 28.50        Core23: 23.22        
Core24: 28.86        Core25: 37.96        
Core26: 30.10        Core27: 41.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 37.05
DDR read Latency(ns)
Socket0: 61446.35
Socket1: 394.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 34.95        
Core2: 28.44        Core3: 33.04        
Core4: 29.17        Core5: 32.48        
Core6: 27.35        Core7: 35.72        
Core8: 27.46        Core9: 26.76        
Core10: 27.89        Core11: 35.88        
Core12: 28.07        Core13: 41.22        
Core14: 28.77        Core15: 37.82        
Core16: 28.63        Core17: 42.33        
Core18: 27.09        Core19: 38.31        
Core20: 27.95        Core21: 37.84        
Core22: 27.57        Core23: 22.33        
Core24: 27.92        Core25: 33.75        
Core26: 31.81        Core27: 38.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.84
Socket1: 35.70
DDR read Latency(ns)
Socket0: 69081.44
Socket1: 408.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.23        Core1: 34.27        
Core2: 27.27        Core3: 33.49        
Core4: 29.54        Core5: 32.68        
Core6: 27.77        Core7: 36.37        
Core8: 28.44        Core9: 24.57        
Core10: 27.59        Core11: 36.08        
Core12: 29.44        Core13: 41.53        
Core14: 29.37        Core15: 38.62        
Core16: 29.51        Core17: 42.55        
Core18: 27.78        Core19: 38.69        
Core20: 30.34        Core21: 37.66        
Core22: 29.86        Core23: 22.33        
Core24: 29.19        Core25: 34.72        
Core26: 29.95        Core27: 40.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 36.05
DDR read Latency(ns)
Socket0: 69586.72
Socket1: 409.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.40        Core1: 35.12        
Core2: 29.08        Core3: 33.94        
Core4: 29.75        Core5: 33.23        
Core6: 27.69        Core7: 36.86        
Core8: 26.18        Core9: 26.46        
Core10: 29.23        Core11: 35.92        
Core12: 30.63        Core13: 41.52        
Core14: 27.52        Core15: 38.96        
Core16: 27.13        Core17: 42.12        
Core18: 27.94        Core19: 38.96        
Core20: 29.11        Core21: 38.28        
Core22: 31.23        Core23: 23.44        
Core24: 29.05        Core25: 35.13        
Core26: 30.71        Core27: 40.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.75
Socket1: 36.47
DDR read Latency(ns)
Socket0: 68921.24
Socket1: 406.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5514
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14436171806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14436175934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7218150388; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7218150388; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7218155609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7218155609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7218160674; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7218160674; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7218165441; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7218165441; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6015145611; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4389869; Consumed Joules: 267.94; Watts: 44.62; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 2346971; Consumed DRAM Joules: 35.91; DRAM Watts: 5.98
S1P0; QPIClocks: 14436190774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14436193374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7218179361; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7218179361; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7218179583; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7218179583; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7218179957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7218179957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7218180524; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7218180524; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005161602; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7546417; Consumed Joules: 460.60; Watts: 76.70; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5994520; Consumed DRAM Joules: 91.72; DRAM Watts: 15.27
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 165b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     265 K    781 K    0.66    0.07    0.01    0.02     8736        0       11     69
   1    1     0.14   0.20   0.69    1.20     105 M    133 M    0.21    0.19    0.08    0.10     1232     3325       18     54
   2    0     0.00   0.34   0.00    0.60    8358       37 K    0.78    0.11    0.00    0.02      168        0        0     67
   3    1     0.20   0.24   0.82    1.20     147 M    177 M    0.17    0.20    0.07    0.09     4704    22335       22     54
   4    0     0.00   0.33   0.00    0.60    5693       27 K    0.79    0.10    0.00    0.02      728        0        0     68
   5    1     0.15   0.19   0.81    1.20     129 M    158 M    0.18    0.21    0.08    0.10     3528     9210       23     55
   6    0     0.00   0.36   0.00    0.60    5945       38 K    0.84    0.11    0.00    0.02     1904        0        0     68
   7    1     0.14   0.43   0.33    0.78      67 M     78 M    0.14    0.22    0.05    0.06     2240     9427      126     55
   8    0     0.00   0.60   0.00    0.60      25 K     56 K    0.55    0.17    0.01    0.01      392        2        1     67
   9    1     0.05   0.63   0.08    0.60    1100 K   2660 K    0.59    0.20    0.00    0.01        0       48       11     56
  10    0     0.00   0.35   0.00    0.60    8058       38 K    0.79    0.16    0.00    0.02      896        0        0     66
  11    1     0.10   0.25   0.40    0.87      98 M    111 M    0.12    0.19    0.10    0.11     2352    12389       20     54
  12    0     0.00   0.34   0.00    0.60    4239       27 K    0.85    0.15    0.00    0.02     1624        0        0     67
  13    1     0.06   0.15   0.41    0.88     115 M    128 M    0.10    0.15    0.19    0.21     3976     8395        8     54
  14    0     0.00   0.32   0.00    0.60    6706       28 K    0.77    0.16    0.00    0.02      392        0        0     68
  15    1     0.11   0.14   0.80    1.20     184 M    213 M    0.14    0.13    0.16    0.19     1344    11381        7     53
  16    0     0.00   0.65   0.00    0.60      31 K     61 K    0.48    0.24    0.01    0.01      952        3        0     68
  17    1     0.04   0.11   0.38    0.85     107 M    119 M    0.10    0.17    0.26    0.29     1120     7132       51     54
  18    0     0.00   0.32   0.00    0.60    6050       27 K    0.78    0.10    0.00    0.02      616        0        1     68
  19    1     0.17   0.25   0.66    1.20     106 M    128 M    0.17    0.17    0.06    0.08     4368     8944       21     55
  20    0     0.00   0.30   0.00    0.60    4407       29 K    0.85    0.10    0.00    0.02      280        0        0     68
  21    1     0.11   0.39   0.29    0.74      67 M     80 M    0.15    0.21    0.06    0.07     1960     8535       49     56
  22    0     0.00   0.32   0.00    0.60    3360       28 K    0.88    0.10    0.00    0.02      168        0        0     69
  23    1     0.31   0.58   0.54    1.06      32 M     54 M    0.40    0.38    0.01    0.02      224     1530       73     56
  24    0     0.00   0.31   0.00    0.60    3356       26 K    0.87    0.11    0.00    0.02      336        0        0     69
  25    1     0.21   0.37   0.56    1.11      93 M    113 M    0.17    0.20    0.04    0.05     2800    12200       69     55
  26    0     0.00   0.32   0.00    0.60    5226       26 K    0.81    0.10    0.00    0.02      784        0        1     68
  27    1     0.39   0.52   0.74    1.20     102 M    125 M    0.18    0.16    0.03    0.03      112       65       11     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     384 K   1234 K    0.69    0.10    0.01    0.02    17976        5       14     59
 SKT    1     0.16   0.29   0.54    1.06    1358 M   1624 M    0.16    0.19    0.06    0.07    29960   114916      509     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.29   0.27    1.06    1359 M   1625 M    0.16    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   75 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.42 %

 C1 core residency: 24.45 %; C3 core residency: 0.43 %; C6 core residency: 49.70 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.26 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       16 G     16 G   |   17%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  133 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.91     0.41     224.27      29.82         137.47
 SKT   1    109.78    121.48     385.65      76.23         131.34
---------------------------------------------------------------------------------------------------------------
       *    110.69    121.89     609.91     106.05         131.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 173e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.33 --||-- Mem Ch  0: Reads (MB/s):  5291.03 --|
|--            Writes(MB/s):    15.40 --||--            Writes(MB/s):  6134.59 --|
|-- Mem Ch  1: Reads (MB/s):    43.44 --||-- Mem Ch  1: Reads (MB/s):  5294.16 --|
|--            Writes(MB/s):    19.23 --||--            Writes(MB/s):  6139.60 --|
|-- Mem Ch  2: Reads (MB/s):    37.37 --||-- Mem Ch  2: Reads (MB/s):  5301.36 --|
|--            Writes(MB/s):    15.36 --||--            Writes(MB/s):  6136.95 --|
|-- Mem Ch  3: Reads (MB/s):    42.11 --||-- Mem Ch  3: Reads (MB/s):  5304.20 --|
|--            Writes(MB/s):    19.07 --||--            Writes(MB/s):  6139.53 --|
|-- NODE 0 Mem Read (MB/s) :   164.25 --||-- NODE 1 Mem Read (MB/s) : 21190.75 --|
|-- NODE 0 Mem Write(MB/s) :    69.07 --||-- NODE 1 Mem Write(MB/s) : 24550.68 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     202272 --|
|-- NODE 0 Memory (MB/s):      233.32 --||-- NODE 1 Memory (MB/s):    45741.42 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21355.00                --|
            |--                System Write Throughput(MB/s):      24619.75                --|
            |--               System Memory Throughput(MB/s):      45974.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1815
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     868 K       760 K   911 K   458 K    194 M    12       0  
 1     405 K      1125 K    59 M   464 M    189 M   372    1451 K
-----------------------------------------------------------------------
 *    1273 K      1886 K    59 M   465 M    383 M   384    1451 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.11        Core1: 30.27        
Core2: 28.85        Core3: 37.05        
Core4: 29.78        Core5: 28.69        
Core6: 27.82        Core7: 36.33        
Core8: 28.82        Core9: 19.21        
Core10: 27.42        Core11: 30.67        
Core12: 25.65        Core13: 36.27        
Core14: 28.61        Core15: 29.22        
Core16: 28.43        Core17: 24.86        
Core18: 30.21        Core19: 40.17        
Core20: 27.81        Core21: 38.36        
Core22: 30.29        Core23: 21.22        
Core24: 30.58        Core25: 36.67        
Core26: 30.69        Core27: 36.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.96
Socket1: 32.80
DDR read Latency(ns)
Socket0: 68974.19
Socket1: 440.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.11        Core1: 30.98        
Core2: 27.28        Core3: 37.24        
Core4: 30.47        Core5: 29.77        
Core6: 28.18        Core7: 36.79        
Core8: 27.40        Core9: 19.65        
Core10: 27.05        Core11: 30.06        
Core12: 25.55        Core13: 37.45        
Core14: 29.35        Core15: 29.45        
Core16: 27.19        Core17: 24.70        
Core18: 27.07        Core19: 40.51        
Core20: 27.04        Core21: 38.42        
Core22: 25.31        Core23: 22.32        
Core24: 29.40        Core25: 37.14        
Core26: 31.00        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.95
Socket1: 33.25
DDR read Latency(ns)
Socket0: 70379.23
Socket1: 433.25
irq_total: 283008.96916022
cpu_total: 24.18
cpu_0: 0.86
cpu_1: 60.11
cpu_2: 0.13
cpu_3: 85.17
cpu_4: 0.13
cpu_5: 94.22
cpu_6: 0.07
cpu_7: 31.18
cpu_8: 0.07
cpu_9: 26.66
cpu_10: 0.07
cpu_11: 33.18
cpu_12: 0.07
cpu_13: 47.61
cpu_14: 0.13
cpu_15: 59.11
cpu_16: 0.07
cpu_17: 26.86
cpu_18: 0.07
cpu_19: 43.95
cpu_20: 0.07
cpu_21: 50.13
cpu_22: 0.13
cpu_23: 36.30
cpu_24: 0.07
cpu_25: 49.87
cpu_26: 0.13
cpu_27: 30.59
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 4627135
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8364655
Total_tx_bytes_phy: 12991790
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 66102
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 119495
Total_tx_packets_phy: 185597
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1346307
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1358061
Total_rx_packets_phy: 2704368
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12062508131
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12192069278
Total_rx_bytes: 24254577409
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 66100
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 119502
Total_tx_packets: 185602
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 4362655
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7887146
Total_tx_bytes: 12249801
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12140963199
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12246990904
Total_rx_bytes_phy: 24387954103
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1346321
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1358082
Total_rx_packets: 2704403


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.45        Core1: 30.29        
Core2: 22.51        Core3: 37.01        
Core4: 22.47        Core5: 29.11        
Core6: 23.17        Core7: 36.47        
Core8: 21.46        Core9: 19.44        
Core10: 28.70        Core11: 30.30        
Core12: 26.56        Core13: 37.22        
Core14: 28.47        Core15: 29.20        
Core16: 29.42        Core17: 24.95        
Core18: 28.96        Core19: 40.14        
Core20: 28.28        Core21: 38.04        
Core22: 27.42        Core23: 21.25        
Core24: 28.22        Core25: 36.59        
Core26: 30.36        Core27: 36.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.19
Socket1: 32.86
DDR read Latency(ns)
Socket0: 66747.16
Socket1: 435.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 30.71        
Core2: 28.57        Core3: 37.13        
Core4: 31.10        Core5: 29.02        
Core6: 28.23        Core7: 36.66        
Core8: 28.08        Core9: 19.45        
Core10: 26.42        Core11: 30.25        
Core12: 24.98        Core13: 37.17        
Core14: 27.56        Core15: 29.29        
Core16: 26.78        Core17: 24.52        
Core18: 28.78        Core19: 40.04        
Core20: 29.41        Core21: 38.16        
Core22: 25.19        Core23: 21.02        
Core24: 28.48        Core25: 36.94        
Core26: 31.59        Core27: 36.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 32.93
DDR read Latency(ns)
Socket0: 69276.83
Socket1: 439.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.42        Core1: 30.94        
Core2: 28.23        Core3: 37.25        
Core4: 30.88        Core5: 30.32        
Core6: 29.72        Core7: 36.19        
Core8: 27.22        Core9: 19.60        
Core10: 26.29        Core11: 30.36        
Core12: 26.31        Core13: 34.90        
Core14: 26.99        Core15: 29.48        
Core16: 27.94        Core17: 24.71        
Core18: 27.86        Core19: 40.33        
Core20: 27.86        Core21: 38.44        
Core22: 24.89        Core23: 22.82        
Core24: 27.01        Core25: 36.64        
Core26: 31.37        Core27: 36.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.63
Socket1: 33.13
DDR read Latency(ns)
Socket0: 69551.91
Socket1: 435.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 30.72        
Core2: 28.30        Core3: 37.14        
Core4: 28.53        Core5: 28.83        
Core6: 30.35        Core7: 36.34        
Core8: 28.56        Core9: 19.67        
Core10: 27.97        Core11: 31.15        
Core12: 26.98        Core13: 36.75        
Core14: 26.95        Core15: 29.38        
Core16: 27.27        Core17: 23.79        
Core18: 27.23        Core19: 40.48        
Core20: 29.74        Core21: 38.37        
Core22: 27.84        Core23: 21.32        
Core24: 27.29        Core25: 37.06        
Core26: 30.33        Core27: 36.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 32.97
DDR read Latency(ns)
Socket0: 69720.95
Socket1: 443.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6582
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409203522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409206670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204704958; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204704958; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204708276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204708276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204711594; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204711594; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204714551; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204714551; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003937978; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4393493; Consumed Joules: 268.16; Watts: 44.66; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2326366; Consumed DRAM Joules: 35.59; DRAM Watts: 5.93
S1P0; QPIClocks: 14409310422; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409312206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204738206; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204738206; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204738390; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204738390; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204738262; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204738262; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204738385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204738385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003960987; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7574402; Consumed Joules: 462.30; Watts: 77.00; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5930075; Consumed DRAM Joules: 90.73; DRAM Watts: 15.11
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a88
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.61     238 K    787 K    0.70    0.08    0.01    0.02     7560        0       15     69
   1    1     0.12   0.16   0.75    1.20     120 M    149 M    0.19    0.24    0.10    0.12     4032     9548       19     54
   2    0     0.00   0.54   0.00    0.60      19 K     62 K    0.68    0.15    0.00    0.01      896        2        0     68
   3    1     0.18   0.20   0.95    1.20     192 M    226 M    0.15    0.15    0.10    0.12     1960     8463      130     54
   4    0     0.00   0.38   0.00    0.60      10 K     51 K    0.80    0.12    0.00    0.02     1176        0        0     68
   5    1     0.53   0.46   1.15    1.20     139 M    184 M    0.24    0.22    0.03    0.03     2520     8551      141     54
   6    0     0.00   0.39   0.00    0.60    7124       45 K    0.84    0.13    0.00    0.02      616        0        0     68
   7    1     0.12   0.39   0.30    0.75      72 M     83 M    0.14    0.18    0.06    0.07     2128     9098      132     55
   8    0     0.00   0.35   0.00    0.60    8884       52 K    0.83    0.14    0.00    0.02      224        0        0     67
   9    1     0.12   0.93   0.13    0.60    3277 K   6738 K    0.51    0.39    0.00    0.01      616      285      160     56
  10    0     0.00   0.38   0.00    0.60    9301       48 K    0.81    0.16    0.00    0.02      448        0        1     67
  11    1     0.17   0.45   0.37    0.84      70 M     81 M    0.13    0.31    0.04    0.05     1624     9554       28     54
  12    0     0.00   0.33   0.00    0.60    3819       37 K    0.90    0.16    0.00    0.02     1008        0        0     68
  13    1     0.14   0.23   0.61    1.18     105 M    125 M    0.16    0.17    0.08    0.09     3584     7838       23     54
  14    0     0.00   0.39   0.00    0.60    9079       44 K    0.79    0.17    0.00    0.02      280        0        0     68
  15    1     0.11   0.23   0.49    0.98     114 M    132 M    0.13    0.15    0.10    0.12     3920    11015       13     53
  16    0     0.00   0.39   0.00    0.60    8086       49 K    0.84    0.16    0.00    0.02     1064        0        0     68
  17    1     0.06   0.33   0.18    0.60      25 M     36 M    0.28    0.44    0.04    0.06      392     1701        9     55
  18    0     0.00   0.35   0.00    0.60    8650       47 K    0.82    0.11    0.00    0.02      168        0        0     69
  19    1     0.07   0.17   0.42    0.90     114 M    128 M    0.11    0.14    0.16    0.18     3696     8494       13     55
  20    0     0.00   0.32   0.00    0.60    4689       43 K    0.89    0.11    0.00    0.02      168        0        0     69
  21    1     0.11   0.18   0.62    1.20     134 M    158 M    0.15    0.13    0.12    0.14      112       55        6     56
  22    0     0.00   0.32   0.00    0.60    2790       31 K    0.91    0.11    0.00    0.02     1008        0        0     69
  23    1     0.12   0.45   0.27    0.71      28 M     42 M    0.34    0.42    0.02    0.04      896     1370        8     56
  24    0     0.00   0.34   0.00    0.60    4616       32 K    0.86    0.10    0.00    0.02      448        0        0     69
  25    1     0.20   0.33   0.61    1.18     110 M    129 M    0.15    0.15    0.05    0.06     3696    10661       15     56
  26    0     0.00   0.36   0.00    0.60    5130       32 K    0.84    0.09    0.00    0.02     2240        0        0     68
  27    1     0.10   0.38   0.27    0.72      72 M     83 M    0.14    0.19    0.07    0.08     1568     8425        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     341 K   1367 K    0.75    0.10    0.01    0.02    17304        2       16     60
 SKT    1     0.15   0.30   0.51    1.02    1305 M   1568 M    0.17    0.20    0.06    0.07    30744    95058      702     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.30   0.25    1.01    1305 M   1570 M    0.17    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.07 %

 C1 core residency: 26.39 %; C3 core residency: 0.09 %; C6 core residency: 48.44 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       17 G     17 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.77     0.31     225.90      29.75         138.68
 SKT   1    106.87    122.43     376.69      75.57         130.64
---------------------------------------------------------------------------------------------------------------
       *    107.64    122.74     602.59     105.32         130.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b6c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    33.21 --||-- Mem Ch  0: Reads (MB/s):  5086.26 --|
|--            Writes(MB/s):    11.88 --||--            Writes(MB/s):  6032.63 --|
|-- Mem Ch  1: Reads (MB/s):    35.10 --||-- Mem Ch  1: Reads (MB/s):  5088.76 --|
|--            Writes(MB/s):    15.89 --||--            Writes(MB/s):  6034.79 --|
|-- Mem Ch  2: Reads (MB/s):    31.69 --||-- Mem Ch  2: Reads (MB/s):  5091.68 --|
|--            Writes(MB/s):    11.90 --||--            Writes(MB/s):  6031.08 --|
|-- Mem Ch  3: Reads (MB/s):    37.42 --||-- Mem Ch  3: Reads (MB/s):  5094.75 --|
|--            Writes(MB/s):    15.84 --||--            Writes(MB/s):  6033.94 --|
|-- NODE 0 Mem Read (MB/s) :   137.43 --||-- NODE 1 Mem Read (MB/s) : 20361.45 --|
|-- NODE 0 Mem Write(MB/s) :    55.52 --||-- NODE 1 Mem Write(MB/s) : 24132.44 --|
|-- NODE 0 P. Write (T/s):     124334 --||-- NODE 1 P. Write (T/s):     196672 --|
|-- NODE 0 Memory (MB/s):      192.95 --||-- NODE 1 Memory (MB/s):    44493.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20498.88                --|
            |--                System Write Throughput(MB/s):      24187.96                --|
            |--               System Memory Throughput(MB/s):      44686.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c41
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     396 K      1154 K  1146 K   468 K    193 M    12      36  
 1     815 K       636 K    56 M   466 M    194 M     0    1116 K
-----------------------------------------------------------------------
 *    1212 K      1791 K    57 M   467 M    388 M    12    1116 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.90        Core1: 23.99        
Core2: 27.84        Core3: 34.36        
Core4: 29.36        Core5: 32.77        
Core6: 27.28        Core7: 35.81        
Core8: 27.46        Core9: 22.07        
Core10: 32.97        Core11: 35.70        
Core12: 26.33        Core13: 15.44        
Core14: 29.82        Core15: 36.00        
Core16: 27.80        Core17: 38.72        
Core18: 28.09        Core19: 38.15        
Core20: 29.99        Core21: 37.41        
Core22: 21.02        Core23: 32.05        
Core24: 27.06        Core25: 40.40        
Core26: 29.51        Core27: 36.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.85
Socket1: 33.04
DDR read Latency(ns)
Socket0: 85339.75
Socket1: 452.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.85        Core1: 23.78        
Core2: 28.67        Core3: 34.17        
Core4: 29.08        Core5: 32.01        
Core6: 30.31        Core7: 36.31        
Core8: 29.97        Core9: 21.89        
Core10: 26.78        Core11: 33.24        
Core12: 27.62        Core13: 15.34        
Core14: 28.78        Core15: 36.00        
Core16: 27.41        Core17: 38.40        
Core18: 27.61        Core19: 37.53        
Core20: 27.81        Core21: 37.15        
Core22: 28.14        Core23: 31.42        
Core24: 27.06        Core25: 39.33        
Core26: 30.98        Core27: 36.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 32.57
DDR read Latency(ns)
Socket0: 91483.51
Socket1: 459.10
irq_total: 233363.100775509
cpu_total: 23.58
cpu_0: 0.80
cpu_1: 64.80
cpu_2: 0.07
cpu_3: 98.67
cpu_4: 0.13
cpu_5: 63.21
cpu_6: 0.07
cpu_7: 28.08
cpu_8: 0.07
cpu_9: 14.57
cpu_10: 0.07
cpu_11: 44.98
cpu_12: 0.07
cpu_13: 46.97
cpu_14: 0.07
cpu_15: 31.27
cpu_16: 0.07
cpu_17: 37.72
cpu_18: 0.07
cpu_19: 43.18
cpu_20: 0.07
cpu_21: 51.70
cpu_22: 0.00
cpu_23: 47.04
cpu_24: 0.07
cpu_25: 47.64
cpu_26: 0.07
cpu_27: 38.66
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7695247
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 5124607
Total_tx_bytes_phy: 12819854
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12185314478
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12217025242
Total_rx_bytes: 24402339720
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 109933
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 73207
Total_tx_packets: 183140
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1356434
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1363793
Total_rx_packets: 2720227
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12232265677
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12298150854
Total_rx_bytes_phy: 24530416531
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 109932
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 73208
Total_tx_packets_phy: 183140
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1356428
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1363773
Total_rx_packets_phy: 2720201
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7255596
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 4831713
Total_tx_bytes: 12087309


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 23.65        
Core2: 28.28        Core3: 34.13        
Core4: 11.77        Core5: 31.85        
Core6: 18.91        Core7: 36.40        
Core8: 17.49        Core9: 21.87        
Core10: 15.31        Core11: 33.38        
Core12: 26.76        Core13: 15.16        
Core14: 29.21        Core15: 35.15        
Core16: 27.23        Core17: 34.98        
Core18: 26.46        Core19: 37.93        
Core20: 26.25        Core21: 37.10        
Core22: 27.97        Core23: 31.22        
Core24: 28.41        Core25: 38.98        
Core26: 30.09        Core27: 36.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.37
Socket1: 32.28
DDR read Latency(ns)
Socket0: 84799.88
Socket1: 465.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 23.52        
Core2: 27.23        Core3: 34.15        
Core4: 26.49        Core5: 31.73        
Core6: 31.43        Core7: 36.61        
Core8: 27.93        Core9: 21.76        
Core10: 27.36        Core11: 33.31        
Core12: 25.55        Core13: 15.01        
Core14: 29.31        Core15: 35.91        
Core16: 27.87        Core17: 38.21        
Core18: 26.71        Core19: 37.34        
Core20: 27.73        Core21: 37.18        
Core22: 29.06        Core23: 31.20        
Core24: 28.78        Core25: 39.42        
Core26: 28.13        Core27: 36.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.28
Socket1: 32.46
DDR read Latency(ns)
Socket0: 90377.41
Socket1: 461.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 23.43        
Core2: 28.77        Core3: 34.01        
Core4: 30.04        Core5: 31.54        
Core6: 26.45        Core7: 36.46        
Core8: 29.58        Core9: 21.70        
Core10: 27.26        Core11: 33.02        
Core12: 26.45        Core13: 14.88        
Core14: 27.69        Core15: 35.94        
Core16: 29.65        Core17: 38.31        
Core18: 26.51        Core19: 37.48        
Core20: 28.44        Core21: 37.05        
Core22: 28.93        Core23: 31.12        
Core24: 29.18        Core25: 39.24        
Core26: 30.87        Core27: 35.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 32.32
DDR read Latency(ns)
Socket0: 88584.39
Socket1: 461.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 23.64        
Core2: 27.51        Core3: 34.21        
Core4: 27.32        Core5: 31.88        
Core6: 29.10        Core7: 36.48        
Core8: 27.46        Core9: 21.78        
Core10: 27.89        Core11: 33.34        
Core12: 26.50        Core13: 15.25        
Core14: 28.54        Core15: 36.20        
Core16: 26.44        Core17: 38.59        
Core18: 26.16        Core19: 37.73        
Core20: 26.88        Core21: 36.32        
Core22: 27.48        Core23: 30.96        
Core24: 28.72        Core25: 39.44        
Core26: 28.86        Core27: 36.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 32.48
DDR read Latency(ns)
Socket0: 88428.16
Socket1: 459.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7649
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411465874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411469710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205797417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205797417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205802406; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205802406; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205807172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205807172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205811737; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205811737; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004881823; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4399475; Consumed Joules: 268.52; Watts: 44.72; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2319894; Consumed DRAM Joules: 35.49; DRAM Watts: 5.91
S1P0; QPIClocks: 14411557606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411560274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205865098; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205865098; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205865770; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205865770; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205864948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205864948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205863815; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205863815; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004895824; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7247303; Consumed Joules: 442.34; Watts: 73.67; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5896906; Consumed DRAM Joules: 90.22; DRAM Watts: 15.03
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1eb2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     228 K    772 K    0.70    0.08    0.01    0.02     7336        0       16     69
   1    1     0.18   0.21   0.89    1.20      99 M    144 M    0.31    0.32    0.05    0.08      560     2126       91     54
   2    0     0.00   0.58   0.00    0.60      31 K     76 K    0.58    0.14    0.01    0.01     2072        2        1     67
   3    1     0.48   0.40   1.19    1.20     188 M    233 M    0.19    0.16    0.04    0.05     6496    18745       18     54
   4    0     0.00   0.35   0.00    0.60    7186       40 K    0.82    0.11    0.00    0.02     2072        0        1     68
   5    1     0.18   0.22   0.79    1.20     131 M    168 M    0.22    0.19    0.07    0.10      112      158       14     55
   6    0     0.00   0.35   0.00    0.60    4563       36 K    0.87    0.10    0.00    0.02      448        0        0     68
   7    1     0.07   0.33   0.21    0.62      63 M     70 M    0.11    0.21    0.09    0.10     2128     7333       34     55
   8    0     0.00   0.35   0.00    0.60    6547       35 K    0.81    0.11    0.00    0.02     1792        0        0     67
   9    1     0.12   0.73   0.16    0.60    1875 K   6774 K    0.72    0.43    0.00    0.01      168       65       21     56
  10    0     0.00   0.34   0.00    0.60    6726       36 K    0.81    0.14    0.00    0.02      840        0        0     67
  11    1     0.17   0.35   0.49    0.97      91 M    109 M    0.17    0.19    0.05    0.06     2408     9673       26     54
  12    0     0.00   0.34   0.00    0.60    4371       33 K    0.87    0.15    0.00    0.02      280        0        0     68
  13    1     0.37   0.71   0.52    0.99      14 M     38 M    0.62    0.54    0.00    0.01      672      675        9     54
  14    0     0.00   0.33   0.00    0.60    6687       30 K    0.78    0.15    0.00    0.02     2240        0        0     68
  15    1     0.10   0.43   0.23    0.65      62 M     71 M    0.12    0.20    0.06    0.07     1680     7436        7     54
  16    0     0.00   0.34   0.00    0.60    5326       30 K    0.83    0.15    0.00    0.02      616        0        0     68
  17    1     0.04   0.14   0.29    0.74      97 M    106 M    0.09    0.16    0.23    0.26     2240     6181       13     55
  18    0     0.00   0.34   0.00    0.60    6378       32 K    0.80    0.10    0.00    0.02      112        0        0     69
  19    1     0.11   0.29   0.39    0.87      95 M    108 M    0.12    0.16    0.08    0.09     2016     6149       52     56
  20    0     0.00   0.36   0.00    0.60    8256       47 K    0.83    0.11    0.00    0.02      112        0        0     69
  21    1     0.16   0.23   0.69    1.20     127 M    150 M    0.15    0.17    0.08    0.10     5880    12778       11     55
  22    0     0.00   0.38   0.00    0.60    6986       41 K    0.83    0.14    0.00    0.02     1680        0        0     69
  23    1     0.16   0.31   0.50    0.99      86 M    111 M    0.22    0.23    0.06    0.07      168       58      185     56
  24    0     0.00   0.38   0.00    0.60    4965       43 K    0.89    0.12    0.00    0.02      336        0        0     69
  25    1     0.04   0.09   0.45    0.93     139 M    153 M    0.09    0.13    0.33    0.36     4872    11094       18     56
  26    0     0.00   0.38   0.00    0.60      17 K     55 K    0.68    0.17    0.01    0.02     1792        1        0     69
  27    1     0.11   0.33   0.32    0.79      93 M    105 M    0.11    0.16    0.09    0.10     2688    10671        6     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     346 K   1311 K    0.74    0.10    0.01    0.02    21728        3       18     60
 SKT    1     0.16   0.32   0.51    0.99    1293 M   1578 M    0.18    0.21    0.06    0.07    32088    93142      505     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.32   0.25    0.99    1294 M   1580 M    0.18    0.21    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.70 %

 C1 core residency: 24.35 %; C3 core residency: 1.34 %; C6 core residency: 48.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.03 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  136 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.27     225.52      29.74         141.43
 SKT   1    104.09    121.45     371.77      75.55         129.68
---------------------------------------------------------------------------------------------------------------
       *    104.79    121.72     597.29     105.29         129.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f96
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    36.52 --||-- Mem Ch  0: Reads (MB/s):  5068.94 --|
|--            Writes(MB/s):    15.55 --||--            Writes(MB/s):  5935.74 --|
|-- Mem Ch  1: Reads (MB/s):    38.65 --||-- Mem Ch  1: Reads (MB/s):  5073.50 --|
|--            Writes(MB/s):    19.65 --||--            Writes(MB/s):  5940.51 --|
|-- Mem Ch  2: Reads (MB/s):    36.51 --||-- Mem Ch  2: Reads (MB/s):  5078.40 --|
|--            Writes(MB/s):    15.87 --||--            Writes(MB/s):  5936.62 --|
|-- Mem Ch  3: Reads (MB/s):    39.77 --||-- Mem Ch  3: Reads (MB/s):  5079.14 --|
|--            Writes(MB/s):    19.49 --||--            Writes(MB/s):  5937.98 --|
|-- NODE 0 Mem Read (MB/s) :   151.46 --||-- NODE 1 Mem Read (MB/s) : 20299.98 --|
|-- NODE 0 Mem Write(MB/s) :    70.56 --||-- NODE 1 Mem Write(MB/s) : 23750.86 --|
|-- NODE 0 P. Write (T/s):     124341 --||-- NODE 1 P. Write (T/s):     190969 --|
|-- NODE 0 Memory (MB/s):      222.01 --||-- NODE 1 Memory (MB/s):    44050.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20451.43                --|
            |--                System Write Throughput(MB/s):      23821.42                --|
            |--               System Memory Throughput(MB/s):      44272.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 206e
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     668 K       934 K  1017 K   386 K    196 M    12      60  
 1     726 K       725 K    65 M   478 M    188 M     0    1410 K
-----------------------------------------------------------------------
 *    1394 K      1660 K    66 M   478 M    385 M    12    1410 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 35.76        
Core2: 30.28        Core3: 36.83        
Core4: 29.26        Core5: 20.49        
Core6: 28.97        Core7: 36.67        
Core8: 28.68        Core9: 24.85        
Core10: 29.63        Core11: 30.05        
Core12: 28.00        Core13: 22.26        
Core14: 28.74        Core15: 36.90        
Core16: 27.24        Core17: 24.24        
Core18: 28.39        Core19: 32.47        
Core20: 30.61        Core21: 30.72        
Core22: 29.71        Core23: 32.10        
Core24: 30.42        Core25: 35.64        
Core26: 32.16        Core27: 35.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 32.29
DDR read Latency(ns)
Socket0: 70422.01
Socket1: 431.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.91        Core1: 35.58        
Core2: 29.97        Core3: 36.78        
Core4: 28.63        Core5: 20.37        
Core6: 29.28        Core7: 36.60        
Core8: 29.39        Core9: 24.57        
Core10: 29.76        Core11: 30.68        
Core12: 27.93        Core13: 21.60        
Core14: 27.34        Core15: 37.03        
Core16: 27.43        Core17: 24.13        
Core18: 30.15        Core19: 32.48        
Core20: 29.19        Core21: 30.50        
Core22: 30.19        Core23: 32.07        
Core24: 28.85        Core25: 35.63        
Core26: 29.10        Core27: 35.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.41
Socket1: 32.22
DDR read Latency(ns)
Socket0: 69913.68
Socket1: 433.16
irq_total: 267843.162139561
cpu_total: 24.24
cpu_0: 0.73
cpu_1: 80.19
cpu_2: 0.13
cpu_3: 91.56
cpu_4: 0.07
cpu_5: 62.90
cpu_6: 0.13
cpu_7: 32.58
cpu_8: 0.07
cpu_9: 15.96
cpu_10: 0.13
cpu_11: 51.73
cpu_12: 0.07
cpu_13: 31.65
cpu_14: 0.07
cpu_15: 37.90
cpu_16: 0.13
cpu_17: 26.26
cpu_18: 0.07
cpu_19: 55.39
cpu_20: 0.07
cpu_21: 34.04
cpu_22: 0.07
cpu_23: 56.78
cpu_24: 0.13
cpu_25: 34.97
cpu_26: 0.13
cpu_27: 64.76
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 93764
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 96822
Total_tx_packets_phy: 190586
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6188156
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6390476
Total_tx_bytes: 12578632
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1346999
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1374383
Total_rx_packets: 2721382
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 6563519
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6777588
Total_tx_bytes_phy: 13341107
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 93759
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 96825
Total_tx_packets: 190584
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1347001
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1374360
Total_rx_packets_phy: 2721361
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12147228331
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12393618564
Total_rx_bytes_phy: 24540846895
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12094108719
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12324697577
Total_rx_bytes: 24418806296


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 35.53        
Core2: 29.78        Core3: 36.91        
Core4: 22.78        Core5: 20.38        
Core6: 24.62        Core7: 37.15        
Core8: 20.09        Core9: 24.30        
Core10: 29.59        Core11: 30.06        
Core12: 23.68        Core13: 22.34        
Core14: 27.64        Core15: 36.88        
Core16: 25.62        Core17: 24.14        
Core18: 30.08        Core19: 32.41        
Core20: 30.19        Core21: 30.86        
Core22: 27.42        Core23: 31.98        
Core24: 30.36        Core25: 36.12        
Core26: 30.73        Core27: 35.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.08
Socket1: 32.33
DDR read Latency(ns)
Socket0: 67159.46
Socket1: 433.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 35.27        
Core2: 30.77        Core3: 36.42        
Core4: 30.34        Core5: 19.44        
Core6: 32.58        Core7: 36.67        
Core8: 27.72        Core9: 24.05        
Core10: 30.72        Core11: 30.07        
Core12: 26.56        Core13: 21.24        
Core14: 28.95        Core15: 36.93        
Core16: 26.66        Core17: 24.47        
Core18: 29.62        Core19: 28.59        
Core20: 30.27        Core21: 30.74        
Core22: 31.20        Core23: 28.11        
Core24: 29.29        Core25: 36.00        
Core26: 30.25        Core27: 35.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.50
Socket1: 31.30
DDR read Latency(ns)
Socket0: 71799.27
Socket1: 452.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.84        Core1: 35.31        
Core2: 30.13        Core3: 36.50        
Core4: 29.98        Core5: 19.32        
Core6: 31.87        Core7: 37.25        
Core8: 29.00        Core9: 24.19        
Core10: 32.75        Core11: 30.67        
Core12: 29.28        Core13: 21.88        
Core14: 29.21        Core15: 37.21        
Core16: 28.94        Core17: 24.27        
Core18: 31.91        Core19: 27.27        
Core20: 31.14        Core21: 30.77        
Core22: 31.02        Core23: 26.79        
Core24: 30.88        Core25: 35.78        
Core26: 30.29        Core27: 35.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 31.21
DDR read Latency(ns)
Socket0: 73292.53
Socket1: 457.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.20        Core1: 34.00        
Core2: 27.96        Core3: 36.40        
Core4: 29.54        Core5: 19.25        
Core6: 29.28        Core7: 37.03        
Core8: 27.79        Core9: 23.81        
Core10: 28.02        Core11: 30.61        
Core12: 27.84        Core13: 21.32        
Core14: 27.52        Core15: 36.99        
Core16: 27.83        Core17: 24.02        
Core18: 30.38        Core19: 27.40        
Core20: 28.41        Core21: 30.80        
Core22: 28.03        Core23: 27.00        
Core24: 26.56        Core25: 36.27        
Core26: 28.00        Core27: 35.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.74
Socket1: 30.99
DDR read Latency(ns)
Socket0: 72414.57
Socket1: 462.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8718
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413089674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413092618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206669721; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206669721; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206674579; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206674579; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206678293; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206678293; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206622363; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206622363; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005555934; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4372471; Consumed Joules: 266.87; Watts: 44.45; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2326970; Consumed DRAM Joules: 35.60; DRAM Watts: 5.93
S1P0; QPIClocks: 14413187026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413189514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206677991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206677991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206678365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206678365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206678722; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206678722; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206678870; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206678870; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005141111; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7473932; Consumed Joules: 456.17; Watts: 75.98; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5900428; Consumed DRAM Joules: 90.28; DRAM Watts: 15.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22df
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     152 K    649 K    0.76    0.08    0.01    0.02     6888        0        1     69
   1    1     0.14   0.15   0.97    1.20     197 M    231 M    0.15    0.16    0.14    0.16     8120    18870       19     54
   2    0     0.00   0.35   0.00    0.60      14 K     68 K    0.79    0.11    0.00    0.02      560        1        0     68
   3    1     0.24   0.21   1.13    1.20     226 M    271 M    0.16    0.18    0.09    0.11     5040    22136       77     53
   4    0     0.00   0.37   0.00    0.60      10 K     49 K    0.79    0.12    0.00    0.02     3696        0        0     69
   5    1     0.47   0.58   0.80    1.20      47 M     82 M    0.43    0.37    0.01    0.02      784     1685        9     54
   6    0     0.00   0.35   0.00    0.60    6248       40 K    0.84    0.11    0.00    0.02      448        0        0     68
   7    1     0.14   0.36   0.39    0.85      82 M     95 M    0.14    0.27    0.06    0.07     2688    11199       97     55
   8    0     0.00   0.36   0.00    0.60    8320       45 K    0.82    0.14    0.00    0.02      448        0        0     67
   9    1     0.13   0.96   0.13    0.60    3470 K   6920 K    0.50    0.41    0.00    0.01      168      266       15     55
  10    0     0.00   0.55   0.00    0.67      44 K    100 K    0.55    0.21    0.01    0.01     2520        4        1     67
  11    1     0.24   0.37   0.64    1.20      77 M    100 M    0.23    0.24    0.03    0.04     2576    11590       37     54
  12    0     0.00   0.34   0.00    0.60    6409       42 K    0.85    0.16    0.00    0.02      392        0        0     68
  13    1     0.14   0.49   0.28    0.72      24 M     37 M    0.33    0.44    0.02    0.03      952     1033       81     54
  14    0     0.00   0.32   0.00    0.60    6692       32 K    0.79    0.17    0.00    0.02      280        0        0     68
  15    1     0.20   0.34   0.60    1.18      77 M     95 M    0.19    0.24    0.04    0.05     2352    10061      221     54
  16    0     0.00   0.33   0.00    0.60    5033       25 K    0.81    0.16    0.00    0.02      224        0        0     68
  17    1     0.06   0.33   0.18    0.60      24 M     34 M    0.28    0.45    0.04    0.06      392      901        6     54
  18    0     0.00   0.34   0.00    0.60    6284       34 K    0.82    0.11    0.00    0.02      224        0        1     69
  19    1     0.19   0.28   0.69    1.20      85 M    120 M    0.29    0.25    0.04    0.06      560      256       21     55
  20    0     0.00   0.34   0.00    0.60    5767       37 K    0.85    0.12    0.00    0.02     1120        0        0     69
  21    1     0.10   0.33   0.32    0.78      82 M     94 M    0.13    0.23    0.08    0.09     2016    10933       27     56
  22    0     0.00   0.36   0.00    0.60    6517       40 K    0.84    0.13    0.00    0.02      672        0        0     69
  23    1     0.23   0.31   0.73    1.20      88 M    124 M    0.29    0.26    0.04    0.06      224      100       54     55
  24    0     0.00   0.32   0.00    0.60    4566       37 K    0.88    0.11    0.00    0.02      168        0        0     70
  25    1     0.08   0.29   0.30    0.75      83 M     95 M    0.12    0.20    0.10    0.11     2464    11613        1     55
  26    0     0.00   0.36   0.00    0.60    6855       38 K    0.82    0.12    0.00    0.02     1624        0        0     69
  27    1     0.42   0.41   1.02    1.20     158 M    195 M    0.19    0.18    0.04    0.05     2296     9524       28     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.61     285 K   1242 K    0.77    0.11    0.00    0.02    19264        5        3     60
 SKT    1     0.20   0.34   0.58    1.07    1261 M   1586 M    0.20    0.24    0.05    0.06    30632   110167      693     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.34   0.29    1.07    1261 M   1587 M    0.21    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.49 %

 C1 core residency: 23.10 %; C3 core residency: 0.02 %; C6 core residency: 49.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  132 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.94     0.42     224.25      30.00         139.64
 SKT   1    99.73    121.70     393.51      75.69         126.48
---------------------------------------------------------------------------------------------------------------
       *    100.67    122.12     617.77     105.68         126.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23c4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.92 --||-- Mem Ch  0: Reads (MB/s):  4426.13 --|
|--            Writes(MB/s):    13.25 --||--            Writes(MB/s):  6148.35 --|
|-- Mem Ch  1: Reads (MB/s):    39.36 --||-- Mem Ch  1: Reads (MB/s):  4430.37 --|
|--            Writes(MB/s):    17.24 --||--            Writes(MB/s):  6153.09 --|
|-- Mem Ch  2: Reads (MB/s):    38.81 --||-- Mem Ch  2: Reads (MB/s):  4437.28 --|
|--            Writes(MB/s):    13.07 --||--            Writes(MB/s):  6148.51 --|
|-- Mem Ch  3: Reads (MB/s):    41.43 --||-- Mem Ch  3: Reads (MB/s):  4441.49 --|
|--            Writes(MB/s):    17.02 --||--            Writes(MB/s):  6152.08 --|
|-- NODE 0 Mem Read (MB/s) :   159.51 --||-- NODE 1 Mem Read (MB/s) : 17735.27 --|
|-- NODE 0 Mem Write(MB/s) :    60.57 --||-- NODE 1 Mem Write(MB/s) : 24602.03 --|
|-- NODE 0 P. Write (T/s):     124338 --||-- NODE 1 P. Write (T/s):     180484 --|
|-- NODE 0 Memory (MB/s):      220.09 --||-- NODE 1 Memory (MB/s):    42337.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17894.78                --|
            |--                System Write Throughput(MB/s):      24662.61                --|
            |--               System Memory Throughput(MB/s):      42557.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2499
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     887 K       880 K  1100 K   487 K    195 M     0      72  
 1     599 K      1130 K    80 M   482 M    192 M     0    1897 K
-----------------------------------------------------------------------
 *    1486 K      2010 K    81 M   482 M    388 M     0    1897 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 24.34        
Core2: 29.23        Core3: 30.25        
Core4: 30.05        Core5: 33.53        
Core6: 29.97        Core7: 34.84        
Core8: 29.17        Core9: 18.23        
Core10: 31.60        Core11: 28.49        
Core12: 29.25        Core13: 20.24        
Core14: 30.34        Core15: 27.88        
Core16: 31.65        Core17: 16.15        
Core18: 30.97        Core19: 24.31        
Core20: 31.69        Core21: 31.68        
Core22: 31.27        Core23: 11.13        
Core24: 33.47        Core25: 29.19        
Core26: 34.07        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.63
Socket1: 26.57
DDR read Latency(ns)
Socket0: 67553.77
Socket1: 533.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.84        Core1: 24.87        
Core2: 29.11        Core3: 30.43        
Core4: 30.55        Core5: 34.23        
Core6: 28.96        Core7: 34.97        
Core8: 30.47        Core9: 18.37        
Core10: 29.80        Core11: 28.56        
Core12: 28.21        Core13: 20.35        
Core14: 29.39        Core15: 28.07        
Core16: 30.53        Core17: 16.32        
Core18: 31.26        Core19: 24.26        
Core20: 29.79        Core21: 31.80        
Core22: 30.38        Core23: 11.09        
Core24: 29.86        Core25: 29.15        
Core26: 31.42        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 26.77
DDR read Latency(ns)
Socket0: 67861.93
Socket1: 529.68
irq_total: 398930.664226486
cpu_total: 24.48
cpu_0: 0.80
cpu_1: 53.79
cpu_2: 0.13
cpu_3: 81.72
cpu_4: 0.07
cpu_5: 83.05
cpu_6: 0.07
cpu_7: 34.84
cpu_8: 0.13
cpu_9: 30.32
cpu_10: 0.07
cpu_11: 39.10
cpu_12: 0.07
cpu_13: 32.11
cpu_14: 0.07
cpu_15: 45.61
cpu_16: 0.07
cpu_17: 47.81
cpu_18: 0.07
cpu_19: 28.79
cpu_20: 0.07
cpu_21: 63.43
cpu_22: 0.07
cpu_23: 49.80
cpu_24: 0.13
cpu_25: 47.07
cpu_26: 0.13
cpu_27: 46.14
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8016096
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9149445
Total_tx_bytes: 17165541
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1352885
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1371440
Total_rx_packets_phy: 2724325
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 121456
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 138627
Total_tx_packets_phy: 260083
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12126002475
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12301789700
Total_rx_bytes: 24427792175
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12200289982
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12367618702
Total_rx_bytes_phy: 24567908684
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1352887
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1371451
Total_rx_packets: 2724338
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8501952
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9703902
Total_tx_bytes_phy: 18205854
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 121456
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 138627
Total_tx_packets: 260083


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.90        Core1: 24.72        
Core2: 30.18        Core3: 31.28        
Core4: 30.01        Core5: 34.18        
Core6: 31.88        Core7: 34.49        
Core8: 31.40        Core9: 17.84        
Core10: 31.32        Core11: 28.56        
Core12: 28.28        Core13: 19.86        
Core14: 30.27        Core15: 28.37        
Core16: 29.59        Core17: 16.18        
Core18: 30.48        Core19: 24.27        
Core20: 31.32        Core21: 32.84        
Core22: 23.39        Core23: 11.13        
Core24: 21.66        Core25: 29.60        
Core26: 20.16        Core27: 35.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 26.95
DDR read Latency(ns)
Socket0: 65850.19
Socket1: 530.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.63        Core1: 24.96        
Core2: 30.13        Core3: 31.20        
Core4: 31.14        Core5: 34.31        
Core6: 29.24        Core7: 34.92        
Core8: 31.13        Core9: 18.49        
Core10: 29.64        Core11: 28.76        
Core12: 28.59        Core13: 20.44        
Core14: 28.72        Core15: 28.33        
Core16: 29.31        Core17: 16.43        
Core18: 29.12        Core19: 24.54        
Core20: 30.11        Core21: 32.89        
Core22: 27.41        Core23: 11.20        
Core24: 28.61        Core25: 29.65        
Core26: 32.46        Core27: 36.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 27.10
DDR read Latency(ns)
Socket0: 70976.19
Socket1: 528.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 24.97        
Core2: 29.06        Core3: 31.13        
Core4: 30.42        Core5: 34.41        
Core6: 29.29        Core7: 34.69        
Core8: 28.79        Core9: 18.37        
Core10: 31.64        Core11: 28.53        
Core12: 27.19        Core13: 20.05        
Core14: 28.51        Core15: 28.27        
Core16: 29.83        Core17: 16.42        
Core18: 32.45        Core19: 24.48        
Core20: 30.31        Core21: 32.68        
Core22: 28.57        Core23: 11.16        
Core24: 30.30        Core25: 29.66        
Core26: 30.18        Core27: 35.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 27.01
DDR read Latency(ns)
Socket0: 71113.61
Socket1: 529.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.84        Core1: 24.73        
Core2: 29.57        Core3: 31.43        
Core4: 28.99        Core5: 34.20        
Core6: 30.44        Core7: 34.85        
Core8: 28.64        Core9: 18.48        
Core10: 31.25        Core11: 28.64        
Core12: 28.67        Core13: 20.64        
Core14: 29.90        Core15: 28.42        
Core16: 28.64        Core17: 16.47        
Core18: 29.25        Core19: 24.38        
Core20: 31.19        Core21: 32.86        
Core22: 28.50        Core23: 11.16        
Core24: 28.72        Core25: 29.71        
Core26: 31.55        Core27: 36.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.30
Socket1: 27.10
DDR read Latency(ns)
Socket0: 71410.33
Socket1: 530.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9784
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411900254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411904062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206021823; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206021823; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206025454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206025454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206028483; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206028483; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206030641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206030641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005065234; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4346640; Consumed Joules: 265.30; Watts: 44.19; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2317759; Consumed DRAM Joules: 35.46; DRAM Watts: 5.91
S1P0; QPIClocks: 14412070986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412073942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206104913; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206104913; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206108520; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206108520; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206112150; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206112150; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206115958; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206115958; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004308094; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7582083; Consumed Joules: 462.77; Watts: 77.08; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5834728; Consumed DRAM Joules: 89.27; DRAM Watts: 14.87
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 270b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     187 K    719 K    0.74    0.08    0.01    0.02     8680        0        2     69
   1    1     0.21   0.24   0.89    1.20     103 M    146 M    0.29    0.29    0.05    0.07     3416     2474       26     54
   2    0     0.00   0.38   0.00    0.60      11 K     53 K    0.79    0.13    0.00    0.02      448        0        0     68
   3    1     0.24   0.25   0.94    1.20     164 M    202 M    0.19    0.19    0.07    0.08     2856     9081       15     53
   4    0     0.00   0.39   0.00    0.60      10 K     41 K    0.75    0.12    0.00    0.02     2464        0        1     68
   5    1     0.40   0.40   1.00    1.20     162 M    199 M    0.19    0.15    0.04    0.05     4928     9403       13     53
   6    0     0.00   0.42   0.00    0.60      13 K     62 K    0.79    0.15    0.00    0.02      336        0        0     68
   7    1     0.12   0.42   0.29    0.74      70 M     81 M    0.13    0.20    0.06    0.07     3192    10250       62     55
   8    0     0.00   0.42   0.00    0.60      13 K     52 K    0.74    0.16    0.00    0.02      392        0        0     67
   9    1     0.27   0.78   0.35    0.80    4095 K     17 M    0.77    0.50    0.00    0.01      168      309        3     55
  10    0     0.00   0.40   0.00    0.60      11 K     53 K    0.78    0.17    0.00    0.02     1120        1        0     67
  11    1     0.30   0.61   0.50    0.97      69 M     87 M    0.21    0.20    0.02    0.03     2408     8772       19     54
  12    0     0.00   0.41   0.00    0.60      10 K     51 K    0.80    0.20    0.00    0.02      336        0        1     68
  13    1     0.19   0.47   0.40    0.87      27 M     46 M    0.41    0.44    0.01    0.02      952     1098       30     54
  14    0     0.00   0.37   0.00    0.60      10 K     44 K    0.77    0.18    0.00    0.02      280        1        0     68
  15    1     0.23   0.36   0.65    1.20      93 M    118 M    0.21    0.26    0.04    0.05     2632    12868       15     53
  16    0     0.00   0.39   0.00    0.60    7816       41 K    0.81    0.19    0.00    0.02      168        0        0     69
  17    1     0.17   0.37   0.45    0.93      26 M     53 M    0.50    0.53    0.02    0.03      280      833        9     54
  18    0     0.00   0.38   0.00    0.60      10 K     48 K    0.78    0.15    0.00    0.02      280        0        0     69
  19    1     0.07   0.37   0.20    0.61      25 M     36 M    0.29    0.42    0.03    0.05      840      914        6     55
  20    0     0.00   0.37   0.00    0.60    9088       42 K    0.79    0.13    0.00    0.02        0        0        0     69
  21    1     0.24   0.24   1.00    1.20     192 M    234 M    0.18    0.16    0.08    0.10      448    11328       20     55
  22    0     0.00   0.56   0.00    0.60      63 K    108 K    0.42    0.20    0.01    0.02     1680        4        3     69
  23    1     0.29   0.43   0.67    1.20    9862 K     45 M    0.78    0.66    0.00    0.02      224      156      131     55
  24    0     0.00   0.36   0.00    0.60    5051       33 K    0.85    0.11    0.00    0.02      616        0        1     70
  25    1     0.09   0.24   0.36    0.83     100 M    114 M    0.12    0.16    0.12    0.13     2968    12554        5     56
  26    0     0.00   0.57   0.00    0.60      31 K     60 K    0.49    0.13    0.01    0.01     1736        3        0     69
  27    1     0.07   0.21   0.32    0.78     104 M    117 M    0.11    0.16    0.15    0.17     5208    12858        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     395 K   1414 K    0.72    0.12    0.01    0.02    18536        9        7     60
 SKT    1     0.21   0.36   0.57    1.03    1154 M   1500 M    0.23    0.27    0.04    0.05    30520    92898      359     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.36   0.29    1.03    1155 M   1502 M    0.23    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.79 %

 C1 core residency: 24.27 %; C3 core residency: 0.03 %; C6 core residency: 47.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    51%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  131 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.79     0.29     224.98      29.86         145.60
 SKT   1    91.04    124.91     390.52      74.87         122.67
---------------------------------------------------------------------------------------------------------------
       *    91.83    125.20     615.50     104.74         122.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27f0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    39.24 --||-- Mem Ch  0: Reads (MB/s):  5169.19 --|
|--            Writes(MB/s):    13.27 --||--            Writes(MB/s):  6177.13 --|
|-- Mem Ch  1: Reads (MB/s):    40.33 --||-- Mem Ch  1: Reads (MB/s):  5173.55 --|
|--            Writes(MB/s):    17.49 --||--            Writes(MB/s):  6182.09 --|
|-- Mem Ch  2: Reads (MB/s):    38.86 --||-- Mem Ch  2: Reads (MB/s):  5184.05 --|
|--            Writes(MB/s):    13.22 --||--            Writes(MB/s):  6179.96 --|
|-- Mem Ch  3: Reads (MB/s):    42.09 --||-- Mem Ch  3: Reads (MB/s):  5187.27 --|
|--            Writes(MB/s):    17.43 --||--            Writes(MB/s):  6183.08 --|
|-- NODE 0 Mem Read (MB/s) :   160.51 --||-- NODE 1 Mem Read (MB/s) : 20714.06 --|
|-- NODE 0 Mem Write(MB/s) :    61.41 --||-- NODE 1 Mem Write(MB/s) : 24722.25 --|
|-- NODE 0 P. Write (T/s):     124335 --||-- NODE 1 P. Write (T/s):     188197 --|
|-- NODE 0 Memory (MB/s):      221.92 --||-- NODE 1 Memory (MB/s):    45436.31 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20874.57                --|
            |--                System Write Throughput(MB/s):      24783.66                --|
            |--               System Memory Throughput(MB/s):      45658.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28c5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     645 K       925 K   601 K   542 K    194 M     0      36  
 1     845 K       650 K    57 M   478 M    196 M     0    1352 K
-----------------------------------------------------------------------
 *    1490 K      1575 K    57 M   478 M    391 M     0    1352 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 37.49        
Core2: 27.27        Core3: 30.71        
Core4: 28.16        Core5: 28.50        
Core6: 28.80        Core7: 32.56        
Core8: 28.55        Core9: 24.04        
Core10: 28.11        Core11: 38.62        
Core12: 27.83        Core13: 36.14        
Core14: 29.74        Core15: 37.26        
Core16: 28.19        Core17: 12.62        
Core18: 29.43        Core19: 25.51        
Core20: 29.07        Core21: 30.06        
Core22: 27.89        Core23: 40.65        
Core24: 27.50        Core25: 34.39        
Core26: 30.55        Core27: 38.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 32.41
DDR read Latency(ns)
Socket0: 77514.39
Socket1: 434.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.26        Core1: 38.53        
Core2: 27.82        Core3: 30.88        
Core4: 29.71        Core5: 28.89        
Core6: 29.35        Core7: 32.38        
Core8: 29.64        Core9: 24.29        
Core10: 28.83        Core11: 38.45        
Core12: 27.73        Core13: 37.98        
Core14: 27.65        Core15: 37.70        
Core16: 28.99        Core17: 12.78        
Core18: 31.02        Core19: 25.90        
Core20: 29.61        Core21: 30.25        
Core22: 28.19        Core23: 41.77        
Core24: 28.65        Core25: 34.65        
Core26: 30.99        Core27: 37.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.66
Socket1: 32.89
DDR read Latency(ns)
Socket0: 75559.93
Socket1: 419.05
irq_total: 295406.64845803
cpu_total: 25.05
cpu_0: 0.66
cpu_1: 75.00
cpu_2: 0.07
cpu_3: 57.31
cpu_4: 0.07
cpu_5: 55.25
cpu_6: 0.13
cpu_7: 48.94
cpu_8: 0.07
cpu_9: 20.35
cpu_10: 0.07
cpu_11: 50.80
cpu_12: 0.13
cpu_13: 51.00
cpu_14: 0.07
cpu_15: 56.12
cpu_16: 0.07
cpu_17: 37.70
cpu_18: 0.07
cpu_19: 37.70
cpu_20: 0.07
cpu_21: 55.45
cpu_22: 0.00
cpu_23: 36.04
cpu_24: 0.07
cpu_25: 70.01
cpu_26: 0.13
cpu_27: 47.87
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1364048
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1366948
Total_rx_packets_phy: 2730996
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 111779
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 103499
Total_tx_packets: 215278
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12252559007
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12260207458
Total_rx_bytes: 24512766465
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12300983302
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12327126025
Total_rx_bytes_phy: 24628109327
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 7377435
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6830946
Total_tx_bytes: 14208381
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1364019
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1366951
Total_rx_packets: 2730970
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7824713
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7245202
Total_tx_bytes_phy: 15069915
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 111781
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 103503
Total_tx_packets_phy: 215284


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 38.59        
Core2: 28.30        Core3: 31.25        
Core4: 30.02        Core5: 28.86        
Core6: 27.16        Core7: 32.53        
Core8: 24.06        Core9: 24.14        
Core10: 23.55        Core11: 38.49        
Core12: 22.39        Core13: 37.64        
Core14: 19.72        Core15: 37.73        
Core16: 28.43        Core17: 12.81        
Core18: 30.04        Core19: 25.89        
Core20: 28.38        Core21: 29.97        
Core22: 31.45        Core23: 41.89        
Core24: 27.35        Core25: 34.46        
Core26: 28.15        Core27: 38.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.36
Socket1: 32.91
DDR read Latency(ns)
Socket0: 72308.51
Socket1: 420.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.00        Core1: 38.47        
Core2: 26.48        Core3: 31.05        
Core4: 29.70        Core5: 28.84        
Core6: 28.37        Core7: 31.80        
Core8: 29.63        Core9: 24.22        
Core10: 27.46        Core11: 38.51        
Core12: 25.89        Core13: 37.75        
Core14: 29.10        Core15: 37.55        
Core16: 26.58        Core17: 12.82        
Core18: 30.77        Core19: 25.83        
Core20: 30.99        Core21: 30.01        
Core22: 28.70        Core23: 41.71        
Core24: 26.75        Core25: 34.70        
Core26: 30.58        Core27: 38.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 32.84
DDR read Latency(ns)
Socket0: 75110.52
Socket1: 420.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.25        Core1: 38.53        
Core2: 27.79        Core3: 31.02        
Core4: 30.31        Core5: 28.59        
Core6: 27.94        Core7: 31.99        
Core8: 28.42        Core9: 24.12        
Core10: 26.92        Core11: 38.21        
Core12: 25.50        Core13: 37.85        
Core14: 28.47        Core15: 37.65        
Core16: 27.84        Core17: 12.83        
Core18: 30.47        Core19: 25.87        
Core20: 28.62        Core21: 30.01        
Core22: 28.57        Core23: 41.76        
Core24: 27.19        Core25: 34.78        
Core26: 29.90        Core27: 37.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.24
Socket1: 32.83
DDR read Latency(ns)
Socket0: 76158.02
Socket1: 418.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 38.29        
Core2: 29.02        Core3: 30.85        
Core4: 29.53        Core5: 28.40        
Core6: 28.82        Core7: 31.90        
Core8: 28.00        Core9: 24.12        
Core10: 27.72        Core11: 38.23        
Core12: 26.39        Core13: 36.94        
Core14: 27.67        Core15: 37.48        
Core16: 28.12        Core17: 12.84        
Core18: 29.12        Core19: 25.60        
Core20: 30.77        Core21: 29.62        
Core22: 27.53        Core23: 41.31        
Core24: 26.49        Core25: 34.71        
Core26: 29.49        Core27: 37.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.13
Socket1: 32.62
DDR read Latency(ns)
Socket0: 75416.17
Socket1: 423.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10852
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412027902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412032190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206079369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206079369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206084514; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206084514; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206089023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206089023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206094188; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206094188; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005121184; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4379658; Consumed Joules: 267.31; Watts: 44.52; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2326095; Consumed DRAM Joules: 35.59; DRAM Watts: 5.93
S1P0; QPIClocks: 14412146286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412151470; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206160722; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206160722; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206161005; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206161005; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206161377; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206161377; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206161809; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206161809; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005263551; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7807810; Consumed Joules: 476.55; Watts: 79.36; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 5925685; Consumed DRAM Joules: 90.66; DRAM Watts: 15.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b36
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     188 K    678 K    0.72    0.08    0.01    0.02     6776        0        1     69
   1    1     0.12   0.13   0.92    1.20     184 M    215 M    0.15    0.15    0.15    0.18     3024     6926       12     53
   2    0     0.00   0.41   0.00    0.60      10 K     69 K    0.84    0.17    0.00    0.02     1736        0        1     68
   3    1     0.17   0.21   0.78    1.20     148 M    178 M    0.17    0.17    0.09    0.11     5936    20164       14     53
   4    0     0.00   0.39   0.00    0.60      10 K     53 K    0.81    0.13    0.00    0.02     1624        0        0     69
   5    1     0.12   0.18   0.69    1.20      91 M    122 M    0.25    0.27    0.08    0.10     1176     2655       16     54
   6    0     0.00   0.41   0.00    0.60      11 K     65 K    0.83    0.16    0.00    0.02     1456        0        0     68
   7    1     0.34   0.51   0.66    1.20      81 M    102 M    0.21    0.17    0.02    0.03     3472    10295      135     54
   8    0     0.00   0.37   0.00    0.60    7511       56 K    0.87    0.15    0.00    0.02      280        0        0     67
   9    1     0.16   0.76   0.21    0.61    2888 K     10 M    0.73    0.37    0.00    0.01      448      230       11     54
  10    0     0.00   0.36   0.00    0.60    9475       47 K    0.80    0.16    0.00    0.02      504        0        0     67
  11    1     0.16   0.21   0.79    1.20     151 M    181 M    0.16    0.15    0.09    0.11     3192     9815       20     53
  12    0     0.00   0.43   0.00    0.60    8974       56 K    0.84    0.22    0.00    0.01      392        0        0     68
  13    1     0.16   0.25   0.64    1.20     105 M    129 M    0.19    0.17    0.07    0.08      392      216       16     52
  14    0     0.00   0.40   0.00    0.60    9882       51 K    0.81    0.20    0.00    0.02      224        0        0     69
  15    1     0.17   0.24   0.70    1.20     128 M    151 M    0.15    0.15    0.08    0.09     4312    12209      156     52
  16    0     0.00   0.34   0.00    0.60    4669       34 K    0.86    0.17    0.00    0.02      112        0        1     69
  17    1     0.18   0.47   0.38    0.85    8670 K     23 M    0.63    0.78    0.00    0.01      168      103        1     53
  18    0     0.00   0.33   0.00    0.60    6024       32 K    0.81    0.11    0.00    0.02     1456        0        0     69
  19    1     0.08   0.24   0.34    0.80      49 M     63 M    0.22    0.38    0.06    0.08     2072     3325       13     55
  20    0     0.00   0.32   0.00    0.60    6598       29 K    0.78    0.11    0.00    0.02      168        0        0     69
  21    1     0.44   0.57   0.76    1.20      82 M    108 M    0.24    0.19    0.02    0.02     2744    10147       14     55
  22    0     0.00   0.34   0.00    0.60    3835       29 K    0.87    0.10    0.00    0.02      280        0        0     70
  23    1     0.12   0.39   0.31    0.77      58 M     71 M    0.18    0.20    0.05    0.06      336       46      135     56
  24    0     0.00   0.34   0.00    0.60    4156       26 K    0.84    0.10    0.00    0.02      448        0        0     70
  25    1     0.36   0.50   0.72    1.20      81 M    104 M    0.22    0.20    0.02    0.03     2688    11212        6     55
  26    0     0.00   0.35   0.00    0.60    6941       31 K    0.78    0.10    0.00    0.02     1400        0        0     69
  27    1     0.08   0.26   0.32    0.79      90 M    103 M    0.13    0.16    0.11    0.12      504       45        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     288 K   1261 K    0.77    0.12    0.00    0.02    16856        0        3     60
 SKT    1     0.19   0.32   0.59    1.08    1264 M   1566 M    0.19    0.22    0.05    0.06    30464    87388      550     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.32   0.29    1.08    1264 M   1567 M    0.19    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.17 %

 C1 core residency: 23.38 %; C3 core residency: 0.05 %; C6 core residency: 49.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 8.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  135 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.79     0.30     223.44      29.60         142.78
 SKT   1    103.45    123.79     397.95      75.37         134.40
---------------------------------------------------------------------------------------------------------------
       *    104.25    124.10     621.39     104.97         134.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c1a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    37.21 --||-- Mem Ch  0: Reads (MB/s):  4447.73 --|
|--            Writes(MB/s):    13.48 --||--            Writes(MB/s):  5752.83 --|
|-- Mem Ch  1: Reads (MB/s):    35.92 --||-- Mem Ch  1: Reads (MB/s):  4450.46 --|
|--            Writes(MB/s):    17.33 --||--            Writes(MB/s):  5755.59 --|
|-- Mem Ch  2: Reads (MB/s):    33.72 --||-- Mem Ch  2: Reads (MB/s):  4453.07 --|
|--            Writes(MB/s):    13.41 --||--            Writes(MB/s):  5749.72 --|
|-- Mem Ch  3: Reads (MB/s):    38.12 --||-- Mem Ch  3: Reads (MB/s):  4459.96 --|
|--            Writes(MB/s):    17.25 --||--            Writes(MB/s):  5761.62 --|
|-- NODE 0 Mem Read (MB/s) :   144.97 --||-- NODE 1 Mem Read (MB/s) : 17811.22 --|
|-- NODE 0 Mem Write(MB/s) :    61.47 --||-- NODE 1 Mem Write(MB/s) : 23019.77 --|
|-- NODE 0 P. Write (T/s):     124318 --||-- NODE 1 P. Write (T/s):     182598 --|
|-- NODE 0 Memory (MB/s):      206.43 --||-- NODE 1 Memory (MB/s):    40830.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17956.18                --|
            |--                System Write Throughput(MB/s):      23081.24                --|
            |--               System Memory Throughput(MB/s):      41037.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2cef
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     543 K       995 K  1117 K   431 K    192 M     0     216  
 1     865 K       685 K    56 M   473 M    191 M     0    1340 K
-----------------------------------------------------------------------
 *    1409 K      1680 K    57 M   474 M    384 M     0    1340 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 17.46        
Core2: 25.97        Core3: 35.69        
Core4: 29.38        Core5: 28.05        
Core6: 28.22        Core7: 31.68        
Core8: 27.22        Core9: 18.22        
Core10: 28.43        Core11: 38.25        
Core12: 25.76        Core13: 16.72        
Core14: 25.07        Core15: 30.44        
Core16: 28.00        Core17: 22.26        
Core18: 29.21        Core19: 20.76        
Core20: 28.55        Core21: 33.47        
Core22: 29.90        Core23: 22.68        
Core24: 28.54        Core25: 37.63        
Core26: 30.33        Core27: 28.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 27.84
DDR read Latency(ns)
Socket0: 75449.44
Socket1: 535.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.99        Core1: 17.89        
Core2: 26.99        Core3: 35.73        
Core4: 30.22        Core5: 28.07        
Core6: 29.44        Core7: 31.78        
Core8: 27.28        Core9: 18.45        
Core10: 27.62        Core11: 38.45        
Core12: 29.18        Core13: 16.31        
Core14: 25.98        Core15: 30.59        
Core16: 27.02        Core17: 22.40        
Core18: 27.49        Core19: 20.85        
Core20: 30.70        Core21: 33.66        
Core22: 30.52        Core23: 22.71        
Core24: 28.31        Core25: 37.58        
Core26: 27.62        Core27: 28.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.55
Socket1: 27.94
DDR read Latency(ns)
Socket0: 76667.16
Socket1: 537.78
irq_total: 300158.107766707
cpu_total: 22.80
cpu_0: 0.73
cpu_1: 54.79
cpu_2: 0.07
cpu_3: 81.91
cpu_4: 0.13
cpu_5: 56.25
cpu_6: 0.07
cpu_7: 38.90
cpu_8: 0.13
cpu_9: 26.73
cpu_10: 0.07
cpu_11: 38.36
cpu_12: 0.07
cpu_13: 52.39
cpu_14: 0.13
cpu_15: 38.10
cpu_16: 0.07
cpu_17: 47.54
cpu_18: 0.13
cpu_19: 21.81
cpu_20: 0.07
cpu_21: 37.30
cpu_22: 0.07
cpu_23: 49.60
cpu_24: 0.07
cpu_25: 49.67
cpu_26: 0.13
cpu_27: 43.02
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12239799897
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12400065182
Total_rx_bytes_phy: 24639865079
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 126859
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 87265
Total_tx_packets_phy: 214124
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8372741
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5759882
Total_tx_bytes: 14132623
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1357266
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1375060
Total_rx_packets: 2732326
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 126859
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 87270
Total_tx_packets: 214129
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12189031648
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12325792489
Total_rx_bytes: 24514824137
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8880193
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6108569
Total_tx_bytes_phy: 14988762
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1357272
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1375039
Total_rx_packets_phy: 2732311


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 16.78        
Core2: 22.41        Core3: 35.75        
Core4: 23.66        Core5: 27.43        
Core6: 28.25        Core7: 31.86        
Core8: 29.81        Core9: 18.14        
Core10: 29.86        Core11: 38.49        
Core12: 26.89        Core13: 16.80        
Core14: 27.02        Core15: 30.77        
Core16: 29.04        Core17: 22.32        
Core18: 29.96        Core19: 20.94        
Core20: 22.27        Core21: 33.80        
Core22: 25.37        Core23: 22.63        
Core24: 20.96        Core25: 37.37        
Core26: 26.84        Core27: 28.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 27.74
DDR read Latency(ns)
Socket0: 72358.23
Socket1: 543.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.79        Core1: 17.96        
Core2: 27.26        Core3: 36.35        
Core4: 29.51        Core5: 28.90        
Core6: 31.22        Core7: 32.15        
Core8: 28.23        Core9: 18.41        
Core10: 27.15        Core11: 39.19        
Core12: 27.41        Core13: 18.29        
Core14: 25.85        Core15: 30.71        
Core16: 28.63        Core17: 26.77        
Core18: 30.43        Core19: 22.10        
Core20: 30.70        Core21: 34.90        
Core22: 27.94        Core23: 27.47        
Core24: 29.29        Core25: 38.18        
Core26: 26.67        Core27: 28.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 29.31
DDR read Latency(ns)
Socket0: 74466.48
Socket1: 503.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 17.42        
Core2: 26.26        Core3: 36.23        
Core4: 28.16        Core5: 29.09        
Core6: 31.74        Core7: 32.09        
Core8: 29.74        Core9: 18.34        
Core10: 27.10        Core11: 38.90        
Core12: 29.01        Core13: 17.64        
Core14: 26.07        Core15: 30.72        
Core16: 27.87        Core17: 26.89        
Core18: 30.27        Core19: 20.71        
Core20: 28.09        Core21: 34.57        
Core22: 29.38        Core23: 27.52        
Core24: 28.63        Core25: 38.09        
Core26: 27.93        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 29.17
DDR read Latency(ns)
Socket0: 74193.90
Socket1: 507.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 17.68        
Core2: 29.12        Core3: 35.41        
Core4: 28.58        Core5: 28.47        
Core6: 29.50        Core7: 32.19        
Core8: 33.64        Core9: 18.36        
Core10: 28.89        Core11: 39.37        
Core12: 26.25        Core13: 16.53        
Core14: 26.07        Core15: 33.21        
Core16: 26.48        Core17: 24.66        
Core18: 27.62        Core19: 20.13        
Core20: 30.04        Core21: 34.17        
Core22: 31.45        Core23: 25.24        
Core24: 26.51        Core25: 36.94        
Core26: 28.27        Core27: 32.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.08
Socket1: 28.89
DDR read Latency(ns)
Socket0: 80909.41
Socket1: 534.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11918
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409684466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409687378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204974355; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204974355; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204976988; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204976988; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204919151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204919151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204921184; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204921184; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004122089; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4340305; Consumed Joules: 264.91; Watts: 44.12; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2325832; Consumed DRAM Joules: 35.59; DRAM Watts: 5.93
S1P0; QPIClocks: 14409741842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409744042; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204953613; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204953613; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204953682; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204953682; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204953582; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204953582; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204953627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204953627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004154550; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7504187; Consumed Joules: 458.02; Watts: 76.29; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5871316; Consumed DRAM Joules: 89.83; DRAM Watts: 14.96
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f60
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     179 K    645 K    0.72    0.08    0.01    0.02     8512        0        0     69
   1    1     0.33   0.43   0.77    1.20      41 M     80 M    0.48    0.43    0.01    0.02     1120     1637       10     54
   2    0     0.00   0.33   0.00    0.60    5224       31 K    0.83    0.11    0.00    0.02      504        0        0     68
   3    1     0.30   0.30   1.00    1.20     173 M    203 M    0.15    0.27    0.06    0.07     3752    19221       33     53
   4    0     0.00   0.33   0.00    0.60    6932       32 K    0.79    0.10    0.00    0.02      896        0        0     69
   5    1     0.09   0.14   0.67    1.20     121 M    147 M    0.18    0.23    0.13    0.16     3920     8325        9     54
   6    0     0.00   0.58   0.00    0.60      70 K    103 K    0.33    0.21    0.01    0.02     3080        2        4     68
   7    1     0.14   0.21   0.68    1.20     121 M    145 M    0.16    0.17    0.08    0.10     4592    14961       90     54
   8    0     0.00   0.34   0.00    0.60    4622       35 K    0.87    0.12    0.00    0.02      840        0        0     67
   9    1     0.20   0.87   0.24    0.65    4606 K     11 M    0.61    0.50    0.00    0.01      336      589       63     55
  10    0     0.00   0.34   0.00    0.60    8022       39 K    0.80    0.15    0.00    0.02      392        0        1     67
  11    1     0.16   0.23   0.72    1.20     128 M    150 M    0.15    0.15    0.08    0.09     2744    10250       37     53
  12    0     0.00   0.34   0.00    0.60    5900       34 K    0.83    0.17    0.00    0.02      280        0        0     68
  13    1     0.53   0.76   0.70    1.19      23 M     51 M    0.55    0.48    0.00    0.01      840      621       17     52
  14    0     0.00   0.35   0.00    0.60      10 K     40 K    0.74    0.17    0.00    0.02      112        0        0     69
  15    1     0.12   0.52   0.23    0.66      50 M     59 M    0.15    0.24    0.04    0.05     1960     6162        5     54
  16    0     0.00   0.37   0.00    0.60    5921       36 K    0.84    0.17    0.00    0.02     2408        0        0     69
  17    1     0.11   0.22   0.52    1.06      93 M    122 M    0.23    0.23    0.08    0.11      112       97        7     54
  18    0     0.00   0.36   0.00    0.60    8564       39 K    0.79    0.11    0.00    0.02     1120        0        0     69
  19    1     0.07   0.38   0.18    0.60      18 M     28 M    0.34    0.49    0.03    0.04      504      722        8     56
  20    0     0.00   0.34   0.00    0.60    8621       40 K    0.79    0.11    0.00    0.02      336        0        0     69
  21    1     0.14   0.49   0.29    0.73      49 M     61 M    0.19    0.27    0.03    0.04     1736     6079        3     56
  22    0     0.00   0.33   0.00    0.60    4238       38 K    0.89    0.11    0.00    0.02      168        0        0     70
  23    1     0.16   0.25   0.65    1.20      92 M    125 M    0.26    0.25    0.06    0.08      224      216       10     55
  24    0     0.00   0.34   0.00    0.60    6189       37 K    0.83    0.10    0.00    0.02      448        0        0     70
  25    1     0.08   0.18   0.42    0.89     118 M    131 M    0.10    0.14    0.15    0.17     3752     9450        2     55
  26    0     0.00   0.33   0.00    0.60    7521       30 K    0.75    0.10    0.00    0.02      728        0        0     69
  27    1     0.11   0.17   0.62    1.20     121 M    143 M    0.15    0.15    0.11    0.13     4368    16369       10     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     331 K   1185 K    0.72    0.11    0.01    0.02    19824        2        5     61
 SKT    1     0.18   0.33   0.55    1.07    1159 M   1463 M    0.21    0.25    0.04    0.06    29960    94699      304     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.33   0.28    1.06    1159 M   1464 M    0.21    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.85 %

 C1 core residency: 25.16 %; C3 core residency: 0.01 %; C6 core residency: 48.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.33 => corresponds to 8.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.28 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   52%    52%   
 SKT    1       15 G     15 G   |   16%    16%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  133 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.32     224.56      29.94         147.14
 SKT   1    93.90    119.60     389.84      73.86         130.93
---------------------------------------------------------------------------------------------------------------
       *    94.70    119.92     614.40     103.80         130.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3044
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    37.28 --||-- Mem Ch  0: Reads (MB/s):  4441.36 --|
|--            Writes(MB/s):    14.07 --||--            Writes(MB/s):  6175.61 --|
|-- Mem Ch  1: Reads (MB/s):    36.83 --||-- Mem Ch  1: Reads (MB/s):  4445.18 --|
|--            Writes(MB/s):    17.95 --||--            Writes(MB/s):  6180.23 --|
|-- Mem Ch  2: Reads (MB/s):    32.99 --||-- Mem Ch  2: Reads (MB/s):  4451.82 --|
|--            Writes(MB/s):    13.79 --||--            Writes(MB/s):  6176.09 --|
|-- Mem Ch  3: Reads (MB/s):    38.53 --||-- Mem Ch  3: Reads (MB/s):  4456.55 --|
|--            Writes(MB/s):    17.78 --||--            Writes(MB/s):  6179.94 --|
|-- NODE 0 Mem Read (MB/s) :   145.63 --||-- NODE 1 Mem Read (MB/s) : 17794.91 --|
|-- NODE 0 Mem Write(MB/s) :    63.59 --||-- NODE 1 Mem Write(MB/s) : 24711.86 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     188725 --|
|-- NODE 0 Memory (MB/s):      209.22 --||-- NODE 1 Memory (MB/s):    42506.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17940.54                --|
            |--                System Write Throughput(MB/s):      24775.45                --|
            |--               System Memory Throughput(MB/s):      42715.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 311a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     460 K      1138 K   841 K   474 K    194 M     0      36  
 1     529 K      1115 K    69 M   464 M    191 M     0    1383 K
-----------------------------------------------------------------------
 *     990 K      2253 K    69 M   464 M    386 M     0    1383 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.08        Core1: 24.69        
Core2: 27.88        Core3: 35.16        
Core4: 27.19        Core5: 13.82        
Core6: 27.48        Core7: 32.20        
Core8: 28.20        Core9: 21.16        
Core10: 28.68        Core11: 30.44        
Core12: 26.68        Core13: 18.45        
Core14: 27.49        Core15: 38.01        
Core16: 27.47        Core17: 23.33        
Core18: 29.01        Core19: 21.03        
Core20: 28.92        Core21: 33.35        
Core22: 28.52        Core23: 37.79        
Core24: 29.32        Core25: 34.89        
Core26: 30.35        Core27: 33.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 28.33
DDR read Latency(ns)
Socket0: 95413.70
Socket1: 565.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.41        Core1: 24.98        
Core2: 29.30        Core3: 35.11        
Core4: 27.78        Core5: 14.21        
Core6: 24.97        Core7: 32.18        
Core8: 28.08        Core9: 21.21        
Core10: 28.27        Core11: 30.52        
Core12: 30.77        Core13: 18.84        
Core14: 28.80        Core15: 37.94        
Core16: 26.86        Core17: 24.17        
Core18: 28.86        Core19: 21.63        
Core20: 27.32        Core21: 33.33        
Core22: 27.49        Core23: 37.75        
Core24: 28.38        Core25: 34.97        
Core26: 29.47        Core27: 33.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 28.53
DDR read Latency(ns)
Socket0: 98584.76
Socket1: 561.85
irq_total: 315454.803235956
cpu_total: 22.51
cpu_0: 0.80
cpu_1: 76.60
cpu_2: 0.07
cpu_3: 63.36
cpu_4: 0.07
cpu_5: 62.37
cpu_6: 0.07
cpu_7: 41.69
cpu_8: 0.07
cpu_9: 11.10
cpu_10: 0.07
cpu_11: 42.42
cpu_12: 0.07
cpu_13: 29.99
cpu_14: 0.13
cpu_15: 47.87
cpu_16: 0.13
cpu_17: 30.72
cpu_18: 0.13
cpu_19: 37.50
cpu_20: 0.13
cpu_21: 48.40
cpu_22: 0.13
cpu_23: 46.21
cpu_24: 0.07
cpu_25: 31.78
cpu_26: 0.13
cpu_27: 58.38
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1361806
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1371109
Total_rx_packets: 2732915
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 105449
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 98700
Total_tx_packets_phy: 204149
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 105449
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 98694
Total_tx_packets: 204143
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12201544885
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 12284771258
Total_rx_bytes: 24486316143
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 7381496
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 6909052
Total_tx_bytes_phy: 14290548
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1361822
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1371123
Total_rx_packets_phy: 2732945
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12280913374
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 12364784831
Total_rx_bytes_phy: 24645698205
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 6959676
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6513828
Total_tx_bytes: 13473504


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.57        Core1: 25.30        
Core2: 27.02        Core3: 34.72        
Core4: 28.03        Core5: 17.85        
Core6: 26.26        Core7: 34.64        
Core8: 27.32        Core9: 22.19        
Core10: 29.16        Core11: 31.06        
Core12: 28.65        Core13: 19.79        
Core14: 29.53        Core15: 37.92        
Core16: 27.76        Core17: 29.09        
Core18: 22.59        Core19: 21.86        
Core20: 22.18        Core21: 33.73        
Core22: 26.81        Core23: 38.18        
Core24: 25.65        Core25: 35.34        
Core26: 28.47        Core27: 33.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 29.55
DDR read Latency(ns)
Socket0: 87248.17
Socket1: 537.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.01        Core1: 25.81        
Core2: 29.95        Core3: 33.45        
Core4: 25.49        Core5: 27.03        
Core6: 26.98        Core7: 36.32        
Core8: 28.32        Core9: 24.78        
Core10: 28.14        Core11: 31.97        
Core12: 28.28        Core13: 21.25        
Core14: 28.49        Core15: 39.28        
Core16: 29.48        Core17: 40.00        
Core18: 26.54        Core19: 22.12        
Core20: 28.28        Core21: 34.90        
Core22: 28.50        Core23: 39.21        
Core24: 26.39        Core25: 36.57        
Core26: 29.15        Core27: 34.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.59
Socket1: 32.09
DDR read Latency(ns)
Socket0: 84629.27
Socket1: 476.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.37        Core1: 25.75        
Core2: 28.95        Core3: 33.45        
Core4: 28.07        Core5: 26.80        
Core6: 28.34        Core7: 36.36        
Core8: 26.26        Core9: 24.84        
Core10: 26.81        Core11: 32.45        
Core12: 27.70        Core13: 21.51        
Core14: 28.00        Core15: 39.41        
Core16: 28.75        Core17: 40.80        
Core18: 28.40        Core19: 22.36        
Core20: 27.79        Core21: 34.48        
Core22: 24.91        Core23: 40.09        
Core24: 27.70        Core25: 36.60        
Core26: 28.62        Core27: 34.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 32.19
DDR read Latency(ns)
Socket0: 85547.62
Socket1: 477.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.46        Core1: 25.97        
Core2: 30.40        Core3: 33.46        
Core4: 27.38        Core5: 26.93        
Core6: 27.53        Core7: 36.35        
Core8: 25.62        Core9: 25.08        
Core10: 27.46        Core11: 32.24        
Core12: 26.25        Core13: 21.61        
Core14: 27.81        Core15: 39.35        
Core16: 27.68        Core17: 40.81        
Core18: 27.85        Core19: 22.36        
Core20: 27.68        Core21: 34.21        
Core22: 28.27        Core23: 39.77        
Core24: 26.34        Core25: 36.52        
Core26: 29.05        Core27: 34.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 32.19
DDR read Latency(ns)
Socket0: 86154.32
Socket1: 475.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12990
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411840038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411845166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205990475; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205990475; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205994955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205994955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205999238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205999238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206004211; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206004211; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005043993; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4376582; Consumed Joules: 267.13; Watts: 44.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2315534; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
S1P0; QPIClocks: 14411957082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411959574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206063773; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206063773; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206063773; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206063773; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206063618; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206063618; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206062843; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206062843; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005031796; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7343607; Consumed Joules: 448.22; Watts: 74.65; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 5913053; Consumed DRAM Joules: 90.47; DRAM Watts: 15.07
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 338f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.66     260 K    819 K    0.68    0.08    0.01    0.02     8064        1       13     69
   1    1     0.20   0.19   1.03    1.20     169 M    210 M    0.20    0.22    0.09    0.11     4592     8824      136     54
   2    0     0.00   0.34   0.00    0.60    6472       39 K    0.83    0.11    0.00    0.02     1064        0        0     68
   3    1     0.15   0.23   0.62    1.20     127 M    150 M    0.15    0.16    0.09    0.10     3528    16980       14     54
   4    0     0.00   0.35   0.00    0.60    6572       35 K    0.82    0.11    0.00    0.02      560        0        1     69
   5    1     0.25   0.38   0.65    1.20      38 M     71 M    0.47    0.46    0.02    0.03     1232     2156      133     55
   6    0     0.00   0.33   0.00    0.60    4384       27 K    0.84    0.10    0.00    0.02     2072        0        0     69
   7    1     0.19   0.29   0.65    1.20     110 M    133 M    0.17    0.16    0.06    0.07     2744     9995       51     54
   8    0     0.00   0.66   0.00    0.60      28 K     62 K    0.55    0.20    0.01    0.01     1624        1        2     68
   9    1     0.08   0.88   0.09    0.60    2438 K   4695 K    0.48    0.26    0.00    0.01      224      103      190     56
  10    0     0.00   0.56   0.00    0.60      30 K     63 K    0.52    0.16    0.01    0.01     1512        2        1     67
  11    1     0.15   0.39   0.38    0.85      69 M     85 M    0.18    0.22    0.05    0.06     1008     7858       20     54
  12    0     0.00   0.33   0.00    0.60    3482       30 K    0.89    0.15    0.00    0.02      224        0        0     68
  13    1     0.11   0.42   0.27    0.71      19 M     32 M    0.40    0.50    0.02    0.03      280     1159       11     54
  14    0     0.00   0.32   0.00    0.60    2809       29 K    0.90    0.16    0.00    0.02        0        0        0     68
  15    1     0.07   0.17   0.40    0.87     119 M    133 M    0.10    0.14    0.18    0.20     2688     9479       11     54
  16    0     0.00   0.34   0.00    0.60    4737       28 K    0.83    0.17    0.00    0.02      896        1        0     69
  17    1     0.10   0.44   0.23    0.66      29 M     42 M    0.30    0.41    0.03    0.04      728     1464       45     54
  18    0     0.00   0.32   0.00    0.60    6792       35 K    0.81    0.10    0.00    0.02     1568        0        1     69
  19    1     0.17   0.27   0.62    1.19     101 M    122 M    0.18    0.17    0.06    0.07     3640     8394       47     55
  20    0     0.00   0.35   0.00    0.60    7767       41 K    0.81    0.13    0.00    0.02      224        0        1     70
  21    1     0.15   0.24   0.61    1.20     125 M    149 M    0.16    0.15    0.09    0.10     3192    18889        4     55
  22    0     0.00   0.36   0.00    0.60    5034       38 K    0.87    0.12    0.00    0.02       56        0        0     70
  23    1     0.08   0.20   0.41    0.89     116 M    130 M    0.11    0.13    0.14    0.16     2856     6798       39     56
  24    0     0.00   0.35   0.00    0.60    4686       33 K    0.86    0.12    0.00    0.02      448        0        0     70
  25    1     0.08   0.32   0.26    0.70      72 M     82 M    0.12    0.20    0.09    0.10     1400     8956        0     56
  26    0     0.00   0.35   0.00    0.60    8208       37 K    0.78    0.10    0.00    0.02     1288        0        2     69
  27    1     0.18   0.26   0.68    1.20     126 M    151 M    0.17    0.15    0.07    0.09     3360    16213       19     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.63     380 K   1322 K    0.71    0.10    0.01    0.02    19600        5       21     61
 SKT    1     0.14   0.28   0.49    1.03    1230 M   1502 M    0.18    0.21    0.06    0.08    31472   117268      720     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.28   0.25    1.03    1230 M   1503 M    0.18    0.21    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   69 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.97 %

 C1 core residency: 26.89 %; C3 core residency: 0.48 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 7.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       16 G     16 G   |   17%    17%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  135 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.68     0.29     223.47      29.53         141.32
 SKT   1    101.23    123.62     377.77      75.34         126.41
---------------------------------------------------------------------------------------------------------------
       *    101.91    123.92     601.24     104.87         126.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
