{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/cpucore-swift.struct\/globalinterruptenable"]}],"abstract":[{"text":"SPI Interrupt Enable","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"text":"I is bit 7 on SREG.","type":"text"}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/globalInterruptEnable","interfaceLanguage":"swift"},"metadata":{"extendedModule":"CoreAVR","externalID":"s:7CoreAVR10AVRCPUCorePAAE21globalInterruptEnableSbvpZ::SYNTHESIZED::s:7CoreAVR7CPUCoreV","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"globalInterruptEnable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"title":"globalInterruptEnable","symbolKind":"property","roleHeading":"Type Property","role":"symbol","modules":[{"name":"CoreAVR"}]},"schemaVersion":{"minor":3,"patch":0,"major":0},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations"]]},"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["macOS"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"globalInterruptEnable"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}]}],"kind":"declarations"},{"content":[{"text":"Discussion","level":2,"anchor":"discussion","type":"heading"},{"type":"paragraph","inlineContent":[{"type":"text","text":"The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is"},{"text":" ","type":"text"},{"type":"text","text":"then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts"},{"type":"text","text":" "},{"text":"are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt","type":"text"},{"type":"text","text":" "},{"text":"has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by","type":"text"},{"type":"text","text":" "},{"type":"text","text":"the application with the SEI and CLI instructions, as described in the instruction set reference."}]}],"kind":"content"}],"sections":[],"kind":"symbol","references":{"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/AVRCPUCore-Implementations":{"role":"collectionGroup","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations","kind":"article","url":"\/documentation\/coreavr\/cpucore-swift.struct\/avrcpucore-implementations","title":"AVRCPUCore Implementations","type":"topic","abstract":[]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","title":"CPUCore","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"CPUCore"}],"navigatorTitle":[{"text":"CPUCore","kind":"identifier"}],"type":"topic","abstract":[],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/globalInterruptEnable":{"abstract":[{"text":"SPI Interrupt Enable","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 7.3.1.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"I is bit 7 on SREG."}],"type":"topic","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"globalInterruptEnable"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/globalinterruptenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/globalInterruptEnable","role":"symbol","title":"globalInterruptEnable"}}}