// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dma_master_test_dma_master_test,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.600700,HLS_SYN_LAT=676,HLS_SYN_TPT=none,HLS_SYN_MEM=11,HLS_SYN_DSP=0,HLS_SYN_FF=20045,HLS_SYN_LUT=29224,HLS_VERSION=2022_2}" *)

module dma_master_test (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 95'd1;
parameter    ap_ST_fsm_state2 = 95'd2;
parameter    ap_ST_fsm_state3 = 95'd4;
parameter    ap_ST_fsm_state4 = 95'd8;
parameter    ap_ST_fsm_state5 = 95'd16;
parameter    ap_ST_fsm_state6 = 95'd32;
parameter    ap_ST_fsm_state7 = 95'd64;
parameter    ap_ST_fsm_state8 = 95'd128;
parameter    ap_ST_fsm_state9 = 95'd256;
parameter    ap_ST_fsm_state10 = 95'd512;
parameter    ap_ST_fsm_state11 = 95'd1024;
parameter    ap_ST_fsm_state12 = 95'd2048;
parameter    ap_ST_fsm_state13 = 95'd4096;
parameter    ap_ST_fsm_state14 = 95'd8192;
parameter    ap_ST_fsm_state15 = 95'd16384;
parameter    ap_ST_fsm_state16 = 95'd32768;
parameter    ap_ST_fsm_state17 = 95'd65536;
parameter    ap_ST_fsm_state18 = 95'd131072;
parameter    ap_ST_fsm_state19 = 95'd262144;
parameter    ap_ST_fsm_state20 = 95'd524288;
parameter    ap_ST_fsm_state21 = 95'd1048576;
parameter    ap_ST_fsm_state22 = 95'd2097152;
parameter    ap_ST_fsm_state23 = 95'd4194304;
parameter    ap_ST_fsm_state24 = 95'd8388608;
parameter    ap_ST_fsm_state25 = 95'd16777216;
parameter    ap_ST_fsm_state26 = 95'd33554432;
parameter    ap_ST_fsm_state27 = 95'd67108864;
parameter    ap_ST_fsm_state28 = 95'd134217728;
parameter    ap_ST_fsm_state29 = 95'd268435456;
parameter    ap_ST_fsm_state30 = 95'd536870912;
parameter    ap_ST_fsm_state31 = 95'd1073741824;
parameter    ap_ST_fsm_state32 = 95'd2147483648;
parameter    ap_ST_fsm_state33 = 95'd4294967296;
parameter    ap_ST_fsm_state34 = 95'd8589934592;
parameter    ap_ST_fsm_state35 = 95'd17179869184;
parameter    ap_ST_fsm_state36 = 95'd34359738368;
parameter    ap_ST_fsm_state37 = 95'd68719476736;
parameter    ap_ST_fsm_state38 = 95'd137438953472;
parameter    ap_ST_fsm_state39 = 95'd274877906944;
parameter    ap_ST_fsm_state40 = 95'd549755813888;
parameter    ap_ST_fsm_state41 = 95'd1099511627776;
parameter    ap_ST_fsm_state42 = 95'd2199023255552;
parameter    ap_ST_fsm_state43 = 95'd4398046511104;
parameter    ap_ST_fsm_state44 = 95'd8796093022208;
parameter    ap_ST_fsm_state45 = 95'd17592186044416;
parameter    ap_ST_fsm_state46 = 95'd35184372088832;
parameter    ap_ST_fsm_state47 = 95'd70368744177664;
parameter    ap_ST_fsm_state48 = 95'd140737488355328;
parameter    ap_ST_fsm_state49 = 95'd281474976710656;
parameter    ap_ST_fsm_state50 = 95'd562949953421312;
parameter    ap_ST_fsm_state51 = 95'd1125899906842624;
parameter    ap_ST_fsm_state52 = 95'd2251799813685248;
parameter    ap_ST_fsm_state53 = 95'd4503599627370496;
parameter    ap_ST_fsm_state54 = 95'd9007199254740992;
parameter    ap_ST_fsm_state55 = 95'd18014398509481984;
parameter    ap_ST_fsm_state56 = 95'd36028797018963968;
parameter    ap_ST_fsm_state57 = 95'd72057594037927936;
parameter    ap_ST_fsm_state58 = 95'd144115188075855872;
parameter    ap_ST_fsm_state59 = 95'd288230376151711744;
parameter    ap_ST_fsm_state60 = 95'd576460752303423488;
parameter    ap_ST_fsm_state61 = 95'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 95'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 95'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 95'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 95'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 95'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 95'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 95'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 95'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 95'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 95'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 95'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 95'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 95'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 95'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 95'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 95'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 95'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 95'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 95'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 95'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 95'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 95'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 95'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 95'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 95'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 95'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 95'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 95'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 95'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 95'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 95'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 95'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 95'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 95'd19807040628566084398385987584;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [94:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] arr;
wire   [31:0] num_quads;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state88;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state95;
wire   [31:0] buff_3_q1;
reg   [31:0] reg_552;
wire    ap_CS_fsm_state12;
wire   [31:0] buff_3_q0;
wire    ap_CS_fsm_state37;
wire   [31:0] buff_4_q0;
reg   [31:0] reg_563;
wire   [31:0] buff_4_q1;
wire   [31:0] buff_q0;
reg   [31:0] reg_573;
wire   [31:0] buff_1_q0;
reg   [31:0] reg_584;
wire   [31:0] buff_1_q1;
wire   [31:0] buff_2_q0;
reg   [31:0] reg_596;
wire    ap_CS_fsm_state38;
wire   [31:0] grp_fu_505_p2;
reg   [31:0] reg_606;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state87;
wire   [31:0] grp_fu_509_p2;
reg   [31:0] reg_618;
wire   [31:0] grp_fu_513_p2;
reg   [31:0] reg_627;
wire   [31:0] grp_fu_517_p2;
reg   [31:0] reg_635;
wire   [31:0] grp_fu_521_p2;
reg   [31:0] reg_642;
wire   [31:0] grp_fu_525_p2;
reg   [31:0] reg_649;
wire   [31:0] grp_fu_480_p2;
reg   [31:0] reg_656;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state51;
wire   [31:0] grp_fu_484_p2;
reg   [31:0] reg_667;
wire   [31:0] grp_fu_488_p2;
reg   [31:0] reg_680;
reg   [31:0] reg_693;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state79;
reg   [31:0] num_quads_read_reg_1049;
reg   [61:0] trunc_ln_reg_1067;
reg   [63:0] gmem_addr_reg_1074;
wire    ap_CS_fsm_state11;
reg   [31:0] dz_reg_1109;
wire   [0:0] icmp_ln43_fu_720_p2;
reg   [0:0] icmp_ln43_reg_1142;
wire   [30:0] trunc_ln43_fu_725_p1;
reg   [30:0] trunc_ln43_reg_1146;
wire   [0:0] tmp_fu_736_p3;
reg   [0:0] tmp_reg_1152;
wire    ap_CS_fsm_state29;
wire   [31:0] mult_fu_756_p2;
reg   [31:0] mult_reg_1156;
wire    ap_CS_fsm_state33;
wire   [31:0] add_ln135_fu_762_p2;
reg   [31:0] add_ln135_reg_1163;
wire   [31:0] add_ln135_1_fu_768_p2;
reg   [31:0] add_ln135_1_reg_1168;
wire   [31:0] add_ln135_2_fu_774_p2;
reg   [31:0] add_ln135_2_reg_1173;
wire   [31:0] add_ln136_fu_780_p2;
reg   [31:0] add_ln136_reg_1178;
wire   [31:0] add_ln136_1_fu_786_p2;
reg   [31:0] add_ln136_1_reg_1183;
wire   [31:0] add_ln137_fu_792_p2;
reg   [31:0] add_ln137_reg_1188;
wire    ap_CS_fsm_state34;
wire   [31:0] add_ln135_3_fu_825_p2;
reg   [31:0] add_ln135_3_reg_1208;
wire   [31:0] add_ln136_2_fu_848_p2;
reg   [31:0] add_ln136_2_reg_1223;
wire   [31:0] add_ln137_1_fu_862_p2;
reg   [31:0] add_ln137_1_reg_1233;
reg   [29:0] tmp_33_reg_1238;
wire    ap_CS_fsm_state35;
reg   [29:0] tmp_34_reg_1243;
reg   [29:0] tmp_35_reg_1248;
reg   [29:0] tmp_37_reg_1258;
reg   [29:0] tmp_38_reg_1263;
reg   [29:0] tmp_40_reg_1273;
wire    ap_CS_fsm_state36;
reg   [29:0] tmp_36_reg_1298;
reg   [29:0] tmp_39_reg_1313;
reg   [29:0] tmp_41_reg_1323;
reg   [31:0] buff_4_load_1_reg_1333;
reg   [31:0] buff_1_load_1_reg_1344;
wire   [31:0] buff_q1;
reg   [31:0] buff_load_1_reg_1349;
wire   [31:0] grp_fu_548_p1;
reg   [31:0] conv2_reg_1359;
wire   [31:0] buff_2_q1;
reg   [31:0] buff_2_load_1_reg_1364;
wire    ap_CS_fsm_state39;
wire   [31:0] grp_fu_535_p2;
reg   [31:0] mul42_reg_1369;
wire   [31:0] grp_fu_539_p2;
reg   [31:0] mul43_reg_1374;
wire   [31:0] grp_fu_543_p2;
reg   [31:0] mul44_reg_1379;
wire   [31:0] grp_fu_492_p2;
reg   [31:0] tmp37_reg_1384;
wire   [31:0] grp_fu_496_p2;
reg   [31:0] tmp38_reg_1389;
wire   [31:0] grp_fu_500_p2;
reg   [31:0] tmp39_reg_1394;
wire   [31:0] sub_ln15_fu_1038_p2;
reg   [31:0] sub_ln15_reg_1399;
wire    ap_CS_fsm_state66;
wire   [31:0] bitcast_ln15_fu_1044_p1;
reg   [31:0] bitcast_ln15_reg_1404;
wire    ap_CS_fsm_state67;
reg   [6:0] buff_address0;
reg    buff_ce0;
reg    buff_we0;
reg   [31:0] buff_d0;
reg   [6:0] buff_address1;
reg    buff_ce1;
reg    buff_we1;
reg   [6:0] buff_1_address0;
reg    buff_1_ce0;
reg    buff_1_we0;
reg   [31:0] buff_1_d0;
reg   [6:0] buff_1_address1;
reg    buff_1_ce1;
reg    buff_1_we1;
reg   [6:0] buff_2_address0;
reg    buff_2_ce0;
reg    buff_2_we0;
reg   [31:0] buff_2_d0;
reg   [6:0] buff_2_address1;
reg    buff_2_ce1;
reg    buff_2_we1;
reg   [6:0] buff_3_address0;
reg    buff_3_ce0;
reg    buff_3_we0;
reg   [6:0] buff_3_address1;
reg    buff_3_ce1;
reg    buff_3_we1;
reg   [6:0] buff_4_address0;
reg    buff_4_ce0;
reg    buff_4_we0;
reg   [6:0] buff_4_address1;
reg    buff_4_ce1;
reg    buff_4_we1;
reg   [5:0] t_finals_address0;
reg    t_finals_ce0;
reg    t_finals_we0;
reg   [31:0] t_finals_d0;
wire   [31:0] t_finals_q0;
wire    grp_dma_master_test_Pipeline_1_fu_417_ap_start;
wire    grp_dma_master_test_Pipeline_1_fu_417_ap_done;
wire    grp_dma_master_test_Pipeline_1_fu_417_ap_idle;
wire    grp_dma_master_test_Pipeline_1_fu_417_ap_ready;
wire   [5:0] grp_dma_master_test_Pipeline_1_fu_417_t_finals_address0;
wire    grp_dma_master_test_Pipeline_1_fu_417_t_finals_ce0;
wire    grp_dma_master_test_Pipeline_1_fu_417_t_finals_we0;
wire   [31:0] grp_dma_master_test_Pipeline_1_fu_417_t_finals_d0;
wire    grp_dma_master_test_Pipeline_2_fu_422_ap_start;
wire    grp_dma_master_test_Pipeline_2_fu_422_ap_done;
wire    grp_dma_master_test_Pipeline_2_fu_422_ap_idle;
wire    grp_dma_master_test_Pipeline_2_fu_422_ap_ready;
wire    grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWVALID;
wire   [63:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWADDR;
wire   [0:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWID;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWLEN;
wire   [2:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWSIZE;
wire   [1:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWBURST;
wire   [1:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWLOCK;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWCACHE;
wire   [2:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWPROT;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWQOS;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWREGION;
wire   [0:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWUSER;
wire    grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WVALID;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WDATA;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WSTRB;
wire    grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WLAST;
wire   [0:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WID;
wire   [0:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WUSER;
wire    grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARVALID;
wire   [63:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARADDR;
wire   [0:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARID;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARLEN;
wire   [2:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARSIZE;
wire   [1:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARBURST;
wire   [1:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARLOCK;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARCACHE;
wire   [2:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARPROT;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARQOS;
wire   [3:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARREGION;
wire   [0:0] grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARUSER;
wire    grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_RREADY;
wire    grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_BREADY;
wire   [6:0] grp_dma_master_test_Pipeline_2_fu_422_buff_address0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_ce0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_we0;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_buff_d0;
wire   [6:0] grp_dma_master_test_Pipeline_2_fu_422_buff_1_address0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_1_ce0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_1_we0;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_buff_1_d0;
wire   [6:0] grp_dma_master_test_Pipeline_2_fu_422_buff_2_address0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_2_ce0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_2_we0;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_buff_2_d0;
wire   [6:0] grp_dma_master_test_Pipeline_2_fu_422_buff_3_address0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_3_ce0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_3_we0;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_buff_3_d0;
wire   [6:0] grp_dma_master_test_Pipeline_2_fu_422_buff_4_address0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_4_ce0;
wire    grp_dma_master_test_Pipeline_2_fu_422_buff_4_we0;
wire   [31:0] grp_dma_master_test_Pipeline_2_fu_422_buff_4_d0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_done;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_idle;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_ready;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_address1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_ce1;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_address1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_ce1;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_address1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_ce1;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_address1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_ce1;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_address1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_ce1;
wire   [5:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_ce0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_we0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_d0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_din1;
wire   [0:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_din1;
wire   [1:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_din1;
wire   [1:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_din1;
wire   [1:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_din1;
wire   [1:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_din1;
wire   [1:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_din1;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_din1;
wire   [4:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_din1;
wire   [4:0] grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_ce;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_done;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_idle;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_ready;
wire   [5:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_finals_address0;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_finals_ce0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_final_out;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_final_out_ap_vld;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_success_index_out;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_success_index_out_ap_vld;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_din1;
wire   [4:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_ce;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_din0;
wire   [31:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_din1;
wire   [4:0] grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_opcode;
wire    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_ce;
wire    grp_dma_master_test_Pipeline_5_fu_468_ap_start;
wire    grp_dma_master_test_Pipeline_5_fu_468_ap_done;
wire    grp_dma_master_test_Pipeline_5_fu_468_ap_idle;
wire    grp_dma_master_test_Pipeline_5_fu_468_ap_ready;
wire    grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWVALID;
wire   [63:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWADDR;
wire   [0:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWID;
wire   [31:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWLEN;
wire   [2:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWSIZE;
wire   [1:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWBURST;
wire   [1:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWLOCK;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWCACHE;
wire   [2:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWPROT;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWQOS;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWREGION;
wire   [0:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWUSER;
wire    grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WVALID;
wire   [31:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WDATA;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WSTRB;
wire    grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WLAST;
wire   [0:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WID;
wire   [0:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WUSER;
wire    grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARVALID;
wire   [63:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARADDR;
wire   [0:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARID;
wire   [31:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARLEN;
wire   [2:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARSIZE;
wire   [1:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARBURST;
wire   [1:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARLOCK;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARCACHE;
wire   [2:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARPROT;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARQOS;
wire   [3:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARREGION;
wire   [0:0] grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARUSER;
wire    grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_RREADY;
wire    grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_BREADY;
wire   [6:0] grp_dma_master_test_Pipeline_5_fu_468_buff_address0;
wire    grp_dma_master_test_Pipeline_5_fu_468_buff_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_5_fu_468_buff_1_address0;
wire    grp_dma_master_test_Pipeline_5_fu_468_buff_1_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_5_fu_468_buff_2_address0;
wire    grp_dma_master_test_Pipeline_5_fu_468_buff_2_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_5_fu_468_buff_3_address0;
wire    grp_dma_master_test_Pipeline_5_fu_468_buff_3_ce0;
wire   [6:0] grp_dma_master_test_Pipeline_5_fu_468_buff_4_address0;
wire    grp_dma_master_test_Pipeline_5_fu_468_buff_4_ce0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [31:0] ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4;
reg   [31:0] success_index_0_lcssa_reg_392;
reg   [31:0] ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4;
reg   [31:0] t_final_0_lcssa_reg_404;
reg    grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg;
reg    grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
reg    grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
wire   [63:0] zext_ln135_fu_954_p1;
wire   [63:0] zext_ln135_1_fu_958_p1;
wire   [63:0] zext_ln135_2_fu_962_p1;
wire   [63:0] zext_ln136_fu_976_p1;
wire   [63:0] zext_ln136_1_fu_980_p1;
wire   [63:0] zext_ln137_fu_994_p1;
wire   [63:0] zext_ln135_3_fu_1008_p1;
wire   [63:0] zext_ln136_2_fu_1012_p1;
wire   [63:0] zext_ln137_1_fu_1016_p1;
wire  signed [63:0] sext_ln31_fu_710_p1;
reg   [31:0] grp_fu_480_p0;
reg   [31:0] grp_fu_480_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state75;
reg   [31:0] grp_fu_484_p0;
reg   [31:0] grp_fu_484_p1;
reg   [31:0] grp_fu_488_p0;
reg   [31:0] grp_fu_488_p1;
reg   [31:0] grp_fu_492_p0;
reg   [31:0] grp_fu_492_p1;
reg   [31:0] grp_fu_496_p0;
reg   [31:0] grp_fu_496_p1;
reg   [31:0] grp_fu_500_p0;
reg   [31:0] grp_fu_500_p1;
reg   [31:0] grp_fu_505_p0;
reg   [31:0] grp_fu_505_p1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state84;
reg   [31:0] grp_fu_509_p0;
reg   [31:0] grp_fu_509_p1;
reg   [31:0] grp_fu_513_p0;
reg   [31:0] grp_fu_513_p1;
reg   [31:0] grp_fu_517_p0;
reg   [31:0] grp_fu_517_p1;
reg   [31:0] grp_fu_521_p0;
reg   [31:0] grp_fu_521_p1;
reg   [31:0] grp_fu_525_p0;
reg   [31:0] grp_fu_525_p1;
reg   [31:0] grp_fu_535_p0;
reg   [31:0] grp_fu_535_p1;
reg   [31:0] grp_fu_539_p0;
reg   [31:0] grp_fu_539_p1;
reg   [31:0] grp_fu_543_p0;
reg   [31:0] grp_fu_543_p1;
wire   [31:0] shl_ln130_fu_744_p2;
wire   [31:0] shl_ln130_1_fu_750_p2;
wire   [31:0] grp_fu_801_p0;
wire   [33:0] grp_fu_801_p1;
wire   [31:0] grp_fu_810_p0;
wire   [33:0] grp_fu_810_p1;
wire   [31:0] grp_fu_819_p0;
wire   [33:0] grp_fu_819_p1;
wire   [31:0] grp_fu_833_p0;
wire   [33:0] grp_fu_833_p1;
wire   [31:0] grp_fu_842_p0;
wire   [33:0] grp_fu_842_p1;
wire   [31:0] grp_fu_856_p0;
wire   [33:0] grp_fu_856_p1;
wire   [64:0] grp_fu_801_p2;
wire   [64:0] grp_fu_810_p2;
wire   [64:0] grp_fu_819_p2;
wire   [31:0] grp_fu_900_p0;
wire   [33:0] grp_fu_900_p1;
wire   [64:0] grp_fu_833_p2;
wire   [64:0] grp_fu_842_p2;
wire   [31:0] grp_fu_929_p0;
wire   [33:0] grp_fu_929_p1;
wire   [64:0] grp_fu_856_p2;
wire   [31:0] grp_fu_948_p0;
wire   [33:0] grp_fu_948_p1;
wire   [64:0] grp_fu_900_p2;
wire   [64:0] grp_fu_929_p2;
wire   [64:0] grp_fu_948_p2;
wire   [31:0] y_fu_1020_p1;
wire   [30:0] lshr_ln_fu_1024_p4;
wire   [31:0] zext_ln15_fu_1034_p1;
reg   [1:0] grp_fu_480_opcode;
reg    grp_fu_480_ce;
reg    grp_fu_484_ce;
reg    grp_fu_488_ce;
reg    grp_fu_492_ce;
reg    grp_fu_496_ce;
reg    grp_fu_500_ce;
reg    grp_fu_505_ce;
reg    grp_fu_509_ce;
reg    grp_fu_513_ce;
reg    grp_fu_517_ce;
reg    grp_fu_521_ce;
reg    grp_fu_525_ce;
reg    grp_fu_535_ce;
reg    grp_fu_539_ce;
reg    grp_fu_543_ce;
wire   [0:0] grp_fu_1411_p2;
reg   [31:0] grp_fu_1411_p0;
reg   [31:0] grp_fu_1411_p1;
reg    grp_fu_1411_ce;
reg   [4:0] grp_fu_1411_opcode;
wire   [0:0] grp_fu_1415_p2;
reg   [31:0] grp_fu_1415_p0;
reg   [31:0] grp_fu_1415_p1;
reg    grp_fu_1415_ce;
reg   [4:0] grp_fu_1415_opcode;
reg   [94:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
reg    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
reg    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
reg    ap_ST_fsm_state95_blk;
wire   [64:0] grp_fu_801_p00;
wire   [64:0] grp_fu_810_p00;
wire   [64:0] grp_fu_819_p00;
wire   [64:0] grp_fu_833_p00;
wire   [64:0] grp_fu_842_p00;
wire   [64:0] grp_fu_856_p00;
wire   [64:0] grp_fu_900_p00;
wire   [64:0] grp_fu_929_p00;
wire   [64:0] grp_fu_948_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 95'd1;
#0 grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg = 1'b0;
#0 grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg = 1'b0;
#0 grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg = 1'b0;
#0 grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg = 1'b0;
#0 grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg = 1'b0;
end

dma_master_test_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 103 ),
    .AddressWidth( 7 ))
buff_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_address0),
    .ce0(buff_ce0),
    .we0(buff_we0),
    .d0(buff_d0),
    .q0(buff_q0),
    .address1(buff_address1),
    .ce1(buff_ce1),
    .we1(buff_we1),
    .d1(reg_618),
    .q1(buff_q1)
);

dma_master_test_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 103 ),
    .AddressWidth( 7 ))
buff_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_1_address0),
    .ce0(buff_1_ce0),
    .we0(buff_1_we0),
    .d0(buff_1_d0),
    .q0(buff_1_q0),
    .address1(buff_1_address1),
    .ce1(buff_1_ce1),
    .we1(buff_1_we1),
    .d1(reg_656),
    .q1(buff_1_q1)
);

dma_master_test_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 103 ),
    .AddressWidth( 7 ))
buff_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_2_address0),
    .ce0(buff_2_ce0),
    .we0(buff_2_we0),
    .d0(buff_2_d0),
    .q0(buff_2_q0),
    .address1(buff_2_address1),
    .ce1(buff_2_ce1),
    .we1(buff_2_we1),
    .d1(conv2_reg_1359),
    .q1(buff_2_q1)
);

dma_master_test_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 103 ),
    .AddressWidth( 7 ))
buff_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_3_address0),
    .ce0(buff_3_ce0),
    .we0(buff_3_we0),
    .d0(grp_dma_master_test_Pipeline_2_fu_422_buff_3_d0),
    .q0(buff_3_q0),
    .address1(buff_3_address1),
    .ce1(buff_3_ce1),
    .we1(buff_3_we1),
    .d1(reg_680),
    .q1(buff_3_q1)
);

dma_master_test_buff_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 103 ),
    .AddressWidth( 7 ))
buff_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_4_address0),
    .ce0(buff_4_ce0),
    .we0(buff_4_we0),
    .d0(grp_dma_master_test_Pipeline_2_fu_422_buff_4_d0),
    .q0(buff_4_q0),
    .address1(buff_4_address1),
    .ce1(buff_4_ce1),
    .we1(buff_4_we1),
    .d1(reg_606),
    .q1(buff_4_q1)
);

dma_master_test_t_finals_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
t_finals_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(t_finals_address0),
    .ce0(t_finals_ce0),
    .we0(t_finals_we0),
    .d0(t_finals_d0),
    .q0(t_finals_q0)
);

dma_master_test_dma_master_test_Pipeline_1 grp_dma_master_test_Pipeline_1_fu_417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dma_master_test_Pipeline_1_fu_417_ap_start),
    .ap_done(grp_dma_master_test_Pipeline_1_fu_417_ap_done),
    .ap_idle(grp_dma_master_test_Pipeline_1_fu_417_ap_idle),
    .ap_ready(grp_dma_master_test_Pipeline_1_fu_417_ap_ready),
    .t_finals_address0(grp_dma_master_test_Pipeline_1_fu_417_t_finals_address0),
    .t_finals_ce0(grp_dma_master_test_Pipeline_1_fu_417_t_finals_ce0),
    .t_finals_we0(grp_dma_master_test_Pipeline_1_fu_417_t_finals_we0),
    .t_finals_d0(grp_dma_master_test_Pipeline_1_fu_417_t_finals_d0)
);

dma_master_test_dma_master_test_Pipeline_2 grp_dma_master_test_Pipeline_2_fu_422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dma_master_test_Pipeline_2_fu_422_ap_start),
    .ap_done(grp_dma_master_test_Pipeline_2_fu_422_ap_done),
    .ap_idle(grp_dma_master_test_Pipeline_2_fu_422_ap_idle),
    .ap_ready(grp_dma_master_test_Pipeline_2_fu_422_ap_ready),
    .m_axi_gmem_AWVALID(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln31(trunc_ln_reg_1067),
    .buff_address0(grp_dma_master_test_Pipeline_2_fu_422_buff_address0),
    .buff_ce0(grp_dma_master_test_Pipeline_2_fu_422_buff_ce0),
    .buff_we0(grp_dma_master_test_Pipeline_2_fu_422_buff_we0),
    .buff_d0(grp_dma_master_test_Pipeline_2_fu_422_buff_d0),
    .buff_1_address0(grp_dma_master_test_Pipeline_2_fu_422_buff_1_address0),
    .buff_1_ce0(grp_dma_master_test_Pipeline_2_fu_422_buff_1_ce0),
    .buff_1_we0(grp_dma_master_test_Pipeline_2_fu_422_buff_1_we0),
    .buff_1_d0(grp_dma_master_test_Pipeline_2_fu_422_buff_1_d0),
    .buff_2_address0(grp_dma_master_test_Pipeline_2_fu_422_buff_2_address0),
    .buff_2_ce0(grp_dma_master_test_Pipeline_2_fu_422_buff_2_ce0),
    .buff_2_we0(grp_dma_master_test_Pipeline_2_fu_422_buff_2_we0),
    .buff_2_d0(grp_dma_master_test_Pipeline_2_fu_422_buff_2_d0),
    .buff_3_address0(grp_dma_master_test_Pipeline_2_fu_422_buff_3_address0),
    .buff_3_ce0(grp_dma_master_test_Pipeline_2_fu_422_buff_3_ce0),
    .buff_3_we0(grp_dma_master_test_Pipeline_2_fu_422_buff_3_we0),
    .buff_3_d0(grp_dma_master_test_Pipeline_2_fu_422_buff_3_d0),
    .buff_4_address0(grp_dma_master_test_Pipeline_2_fu_422_buff_4_address0),
    .buff_4_ce0(grp_dma_master_test_Pipeline_2_fu_422_buff_4_ce0),
    .buff_4_we0(grp_dma_master_test_Pipeline_2_fu_422_buff_4_we0),
    .buff_4_d0(grp_dma_master_test_Pipeline_2_fu_422_buff_4_d0)
);

dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_43_1 grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start),
    .ap_done(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_done),
    .ap_idle(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_idle),
    .ap_ready(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_ready),
    .trunc_ln1(trunc_ln43_reg_1146),
    .buff_4_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_address0),
    .buff_4_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_ce0),
    .buff_4_q0(buff_4_q0),
    .buff_4_address1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_address1),
    .buff_4_ce1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_ce1),
    .buff_4_q1(buff_4_q1),
    .buff_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_address0),
    .buff_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_ce0),
    .buff_q0(buff_q0),
    .buff_address1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_address1),
    .buff_ce1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_ce1),
    .buff_q1(buff_q1),
    .buff_1_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_address0),
    .buff_1_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_ce0),
    .buff_1_q0(buff_1_q0),
    .buff_1_address1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_address1),
    .buff_1_ce1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_ce1),
    .buff_1_q1(buff_1_q1),
    .buff_2_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_address0),
    .buff_2_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_ce0),
    .buff_2_q0(buff_2_q0),
    .buff_2_address1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_address1),
    .buff_2_ce1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_ce1),
    .buff_2_q1(buff_2_q1),
    .buff_3_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_address0),
    .buff_3_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_ce0),
    .buff_3_q0(buff_3_q0),
    .buff_3_address1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_address1),
    .buff_3_ce1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_ce1),
    .buff_3_q1(buff_3_q1),
    .tmp1(reg_606),
    .dy(reg_596),
    .dx(reg_584),
    .dz(dz_reg_1109),
    .tmp4(reg_618),
    .tmp9(reg_627),
    .px(reg_552),
    .add(reg_656),
    .add1(reg_667),
    .py(reg_563),
    .add2(reg_680),
    .pz(reg_573),
    .tmp20(reg_635),
    .tmp22(reg_642),
    .tmp23(reg_649),
    .t_finals_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_address0),
    .t_finals_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_ce0),
    .t_finals_we0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_we0),
    .t_finals_d0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_d0),
    .grp_fu_480_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_din0),
    .grp_fu_480_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_din1),
    .grp_fu_480_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_opcode),
    .grp_fu_480_p_dout0(grp_fu_480_p2),
    .grp_fu_480_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_ce),
    .grp_fu_484_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_din0),
    .grp_fu_484_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_din1),
    .grp_fu_484_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_opcode),
    .grp_fu_484_p_dout0(grp_fu_484_p2),
    .grp_fu_484_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_ce),
    .grp_fu_488_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_din0),
    .grp_fu_488_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_din1),
    .grp_fu_488_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_opcode),
    .grp_fu_488_p_dout0(grp_fu_488_p2),
    .grp_fu_488_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_ce),
    .grp_fu_492_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_din0),
    .grp_fu_492_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_din1),
    .grp_fu_492_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_opcode),
    .grp_fu_492_p_dout0(grp_fu_492_p2),
    .grp_fu_492_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_ce),
    .grp_fu_496_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_din0),
    .grp_fu_496_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_din1),
    .grp_fu_496_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_opcode),
    .grp_fu_496_p_dout0(grp_fu_496_p2),
    .grp_fu_496_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_ce),
    .grp_fu_500_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_din0),
    .grp_fu_500_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_din1),
    .grp_fu_500_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_opcode),
    .grp_fu_500_p_dout0(grp_fu_500_p2),
    .grp_fu_500_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_ce),
    .grp_fu_505_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_din0),
    .grp_fu_505_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_din1),
    .grp_fu_505_p_dout0(grp_fu_505_p2),
    .grp_fu_505_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_ce),
    .grp_fu_509_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_din0),
    .grp_fu_509_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_din1),
    .grp_fu_509_p_dout0(grp_fu_509_p2),
    .grp_fu_509_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_ce),
    .grp_fu_513_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_din0),
    .grp_fu_513_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_din1),
    .grp_fu_513_p_dout0(grp_fu_513_p2),
    .grp_fu_513_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_ce),
    .grp_fu_517_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_din0),
    .grp_fu_517_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_din1),
    .grp_fu_517_p_dout0(grp_fu_517_p2),
    .grp_fu_517_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_ce),
    .grp_fu_521_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_din0),
    .grp_fu_521_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_din1),
    .grp_fu_521_p_dout0(grp_fu_521_p2),
    .grp_fu_521_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_ce),
    .grp_fu_525_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_din0),
    .grp_fu_525_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_din1),
    .grp_fu_525_p_dout0(grp_fu_525_p2),
    .grp_fu_525_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_ce),
    .grp_fu_535_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_din0),
    .grp_fu_535_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_din1),
    .grp_fu_535_p_dout0(grp_fu_535_p2),
    .grp_fu_535_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_ce),
    .grp_fu_539_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_din0),
    .grp_fu_539_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_din1),
    .grp_fu_539_p_dout0(grp_fu_539_p2),
    .grp_fu_539_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_ce),
    .grp_fu_543_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_din0),
    .grp_fu_543_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_din1),
    .grp_fu_543_p_dout0(grp_fu_543_p2),
    .grp_fu_543_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_ce),
    .grp_fu_1411_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_din0),
    .grp_fu_1411_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_din1),
    .grp_fu_1411_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_opcode),
    .grp_fu_1411_p_dout0(grp_fu_1411_p2),
    .grp_fu_1411_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_ce),
    .grp_fu_1415_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_din0),
    .grp_fu_1415_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_din1),
    .grp_fu_1415_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_opcode),
    .grp_fu_1415_p_dout0(grp_fu_1415_p2),
    .grp_fu_1415_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_ce)
);

dma_master_test_dma_master_test_Pipeline_VITIS_LOOP_120_2 grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start),
    .ap_done(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_done),
    .ap_idle(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_idle),
    .ap_ready(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_ready),
    .trunc_ln1(trunc_ln43_reg_1146),
    .t_finals_address0(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_finals_address0),
    .t_finals_ce0(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_finals_ce0),
    .t_finals_q0(t_finals_q0),
    .t_final_out(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_final_out),
    .t_final_out_ap_vld(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_final_out_ap_vld),
    .success_index_out(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_success_index_out),
    .success_index_out_ap_vld(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_success_index_out_ap_vld),
    .grp_fu_1411_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_din0),
    .grp_fu_1411_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_din1),
    .grp_fu_1411_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_opcode),
    .grp_fu_1411_p_dout0(grp_fu_1411_p2),
    .grp_fu_1411_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_ce),
    .grp_fu_1415_p_din0(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_din0),
    .grp_fu_1415_p_din1(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_din1),
    .grp_fu_1415_p_opcode(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_opcode),
    .grp_fu_1415_p_dout0(grp_fu_1415_p2),
    .grp_fu_1415_p_ce(grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_ce)
);

dma_master_test_dma_master_test_Pipeline_5 grp_dma_master_test_Pipeline_5_fu_468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dma_master_test_Pipeline_5_fu_468_ap_start),
    .ap_done(grp_dma_master_test_Pipeline_5_fu_468_ap_done),
    .ap_idle(grp_dma_master_test_Pipeline_5_fu_468_ap_idle),
    .ap_ready(grp_dma_master_test_Pipeline_5_fu_468_ap_ready),
    .m_axi_gmem_AWVALID(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln31(trunc_ln_reg_1067),
    .buff_address0(grp_dma_master_test_Pipeline_5_fu_468_buff_address0),
    .buff_ce0(grp_dma_master_test_Pipeline_5_fu_468_buff_ce0),
    .buff_q0(buff_q0),
    .buff_1_address0(grp_dma_master_test_Pipeline_5_fu_468_buff_1_address0),
    .buff_1_ce0(grp_dma_master_test_Pipeline_5_fu_468_buff_1_ce0),
    .buff_1_q0(buff_1_q0),
    .buff_2_address0(grp_dma_master_test_Pipeline_5_fu_468_buff_2_address0),
    .buff_2_ce0(grp_dma_master_test_Pipeline_5_fu_468_buff_2_ce0),
    .buff_2_q0(buff_2_q0),
    .buff_3_address0(grp_dma_master_test_Pipeline_5_fu_468_buff_3_address0),
    .buff_3_ce0(grp_dma_master_test_Pipeline_5_fu_468_buff_3_ce0),
    .buff_3_q0(buff_3_q0),
    .buff_4_address0(grp_dma_master_test_Pipeline_5_fu_468_buff_4_address0),
    .buff_4_ce0(grp_dma_master_test_Pipeline_5_fu_468_buff_4_ce0),
    .buff_4_q0(buff_4_q0)
);

dma_master_test_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .arr(arr),
    .num_quads(num_quads),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

dma_master_test_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WDATA),
    .I_WSTRB(grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

dma_master_test_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_480_p0),
    .din1(grp_fu_480_p1),
    .opcode(grp_fu_480_opcode),
    .ce(grp_fu_480_ce),
    .dout(grp_fu_480_p2)
);

dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .ce(grp_fu_484_ce),
    .dout(grp_fu_484_p2)
);

dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_488_p0),
    .din1(grp_fu_488_p1),
    .ce(grp_fu_488_ce),
    .dout(grp_fu_488_p2)
);

dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_492_p0),
    .din1(grp_fu_492_p1),
    .ce(grp_fu_492_ce),
    .dout(grp_fu_492_p2)
);

dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U132(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_496_p0),
    .din1(grp_fu_496_p1),
    .ce(grp_fu_496_ce),
    .dout(grp_fu_496_p2)
);

dma_master_test_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U133(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_500_p0),
    .din1(grp_fu_500_p1),
    .ce(grp_fu_500_ce),
    .dout(grp_fu_500_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U134(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_505_p0),
    .din1(grp_fu_505_p1),
    .ce(grp_fu_505_ce),
    .dout(grp_fu_505_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U135(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_509_p0),
    .din1(grp_fu_509_p1),
    .ce(grp_fu_509_ce),
    .dout(grp_fu_509_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U136(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_513_p0),
    .din1(grp_fu_513_p1),
    .ce(grp_fu_513_ce),
    .dout(grp_fu_513_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U137(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_517_p0),
    .din1(grp_fu_517_p1),
    .ce(grp_fu_517_ce),
    .dout(grp_fu_517_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U138(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_521_p0),
    .din1(grp_fu_521_p1),
    .ce(grp_fu_521_ce),
    .dout(grp_fu_521_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U139(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_525_p0),
    .din1(grp_fu_525_p1),
    .ce(grp_fu_525_ce),
    .dout(grp_fu_525_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U140(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_535_p0),
    .din1(grp_fu_535_p1),
    .ce(grp_fu_535_ce),
    .dout(grp_fu_535_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U141(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_539_p0),
    .din1(grp_fu_539_p1),
    .ce(grp_fu_539_ce),
    .dout(grp_fu_539_p2)
);

dma_master_test_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U142(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_543_p0),
    .din1(grp_fu_543_p1),
    .ce(grp_fu_543_ce),
    .dout(grp_fu_543_p2)
);

dma_master_test_sitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_6_no_dsp_1_U143(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(success_index_0_lcssa_reg_392),
    .ce(1'b1),
    .dout(grp_fu_548_p1)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U144(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_801_p0),
    .din1(grp_fu_801_p1),
    .ce(1'b1),
    .dout(grp_fu_801_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U145(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_810_p0),
    .din1(grp_fu_810_p1),
    .ce(1'b1),
    .dout(grp_fu_810_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U146(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_819_p0),
    .din1(grp_fu_819_p1),
    .ce(1'b1),
    .dout(grp_fu_819_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U147(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_833_p0),
    .din1(grp_fu_833_p1),
    .ce(1'b1),
    .dout(grp_fu_833_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U148(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_842_p0),
    .din1(grp_fu_842_p1),
    .ce(1'b1),
    .dout(grp_fu_842_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U149(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_856_p0),
    .din1(grp_fu_856_p1),
    .ce(1'b1),
    .dout(grp_fu_856_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U150(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_900_p0),
    .din1(grp_fu_900_p1),
    .ce(1'b1),
    .dout(grp_fu_900_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U151(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_929_p0),
    .din1(grp_fu_929_p1),
    .ce(1'b1),
    .dout(grp_fu_929_p2)
);

dma_master_test_mul_32ns_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_2_1_U152(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_948_p0),
    .din1(grp_fu_948_p1),
    .ce(1'b1),
    .dout(grp_fu_948_p2)
);

dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U153(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1411_p0),
    .din1(grp_fu_1411_p1),
    .ce(grp_fu_1411_ce),
    .opcode(grp_fu_1411_opcode),
    .dout(grp_fu_1411_p2)
);

dma_master_test_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U154(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1415_p0),
    .din1(grp_fu_1415_p1),
    .ce(grp_fu_1415_ce),
    .opcode(grp_fu_1415_opcode),
    .dout(grp_fu_1415_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg <= 1'b1;
        end else if ((grp_dma_master_test_Pipeline_1_fu_417_ap_ready == 1'b1)) begin
            grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg <= 1'b1;
        end else if ((grp_dma_master_test_Pipeline_2_fu_422_ap_ready == 1'b1)) begin
            grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state89)) begin
            grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg <= 1'b1;
        end else if ((grp_dma_master_test_Pipeline_5_fu_468_ap_ready == 1'b1)) begin
            grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_ready == 1'b1)) begin
            grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg <= 1'b1;
        end else if ((grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_ready == 1'b1)) begin
            grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        reg_552 <= buff_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_552 <= buff_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        reg_563 <= buff_4_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_563 <= buff_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        reg_584 <= buff_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_584 <= buff_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        success_index_0_lcssa_reg_392 <= 32'd4294967295;
    end else if (((icmp_ln43_reg_1142 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        success_index_0_lcssa_reg_392 <= grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_success_index_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        t_final_0_lcssa_reg_404 <= 32'd1232348162;
    end else if (((icmp_ln43_reg_1142 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        t_final_0_lcssa_reg_404 <= grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_final_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln135_1_reg_1168[31 : 1] <= add_ln135_1_fu_768_p2[31 : 1];
        add_ln135_2_reg_1173[31 : 1] <= add_ln135_2_fu_774_p2[31 : 1];
        add_ln135_reg_1163[31 : 1] <= add_ln135_fu_762_p2[31 : 1];
        add_ln136_1_reg_1183[31 : 1] <= add_ln136_1_fu_786_p2[31 : 1];
        add_ln136_reg_1178[31 : 1] <= add_ln136_fu_780_p2[31 : 1];
        add_ln137_reg_1188[31 : 1] <= add_ln137_fu_792_p2[31 : 1];
        mult_reg_1156[31 : 1] <= mult_fu_756_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln135_3_reg_1208[31 : 1] <= add_ln135_3_fu_825_p2[31 : 1];
        add_ln136_2_reg_1223[31 : 1] <= add_ln136_2_fu_848_p2[31 : 1];
        add_ln137_1_reg_1233[31 : 1] <= add_ln137_1_fu_862_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        bitcast_ln15_reg_1404 <= bitcast_ln15_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_1_load_1_reg_1344 <= buff_1_q0;
        buff_4_load_1_reg_1333 <= buff_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        buff_2_load_1_reg_1364 <= buff_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_load_1_reg_1349 <= buff_q1;
        conv2_reg_1359 <= grp_fu_548_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dz_reg_1109 <= buff_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_addr_reg_1074 <= sext_ln31_fu_710_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        icmp_ln43_reg_1142 <= icmp_ln43_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        mul42_reg_1369 <= grp_fu_535_p2;
        mul43_reg_1374 <= grp_fu_539_p2;
        mul44_reg_1379 <= grp_fu_543_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        num_quads_read_reg_1049 <= num_quads;
        trunc_ln_reg_1067 <= {{arr[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_573 <= buff_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_596 <= buff_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_606 <= grp_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_618 <= grp_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_627 <= grp_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_635 <= grp_fu_517_p2;
        reg_642 <= grp_fu_521_p2;
        reg_649 <= grp_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state37))) begin
        reg_656 <= grp_fu_480_p2;
        reg_667 <= grp_fu_484_p2;
        reg_680 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state60))) begin
        reg_693 <= grp_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        sub_ln15_reg_1399 <= sub_ln15_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tmp37_reg_1384 <= grp_fu_492_p2;
        tmp38_reg_1389 <= grp_fu_496_p2;
        tmp39_reg_1394 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_33_reg_1238 <= {{grp_fu_801_p2[64:35]}};
        tmp_34_reg_1243 <= {{grp_fu_810_p2[64:35]}};
        tmp_35_reg_1248 <= {{grp_fu_819_p2[64:35]}};
        tmp_37_reg_1258 <= {{grp_fu_833_p2[64:35]}};
        tmp_38_reg_1263 <= {{grp_fu_842_p2[64:35]}};
        tmp_40_reg_1273 <= {{grp_fu_856_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_36_reg_1298 <= {{grp_fu_900_p2[64:35]}};
        tmp_39_reg_1313 <= {{grp_fu_929_p2[64:35]}};
        tmp_41_reg_1323 <= {{grp_fu_948_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_reg_1152 <= ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_720_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        trunc_ln43_reg_1146 <= trunc_ln43_fu_725_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state88_blk = 1'b1;
    end else begin
        ap_ST_fsm_state88_blk = 1'b0;
    end
end

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_dma_master_test_Pipeline_5_fu_468_ap_done == 1'b0)) begin
        ap_ST_fsm_state90_blk = 1'b1;
    end else begin
        ap_ST_fsm_state90_blk = 1'b0;
    end
end

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state95_blk = 1'b1;
    end else begin
        ap_ST_fsm_state95_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state95))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln43_reg_1142 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_success_index_out;
    end else begin
        ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4 = success_index_0_lcssa_reg_392;
    end
end

always @ (*) begin
    if (((icmp_ln43_reg_1142 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_final_out;
    end else begin
        ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4 = t_final_0_lcssa_reg_404;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state95))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        buff_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_1_address0 = zext_ln137_fu_994_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_1_address0 = grp_dma_master_test_Pipeline_5_fu_468_buff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_1_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_1_address0 = grp_dma_master_test_Pipeline_2_fu_422_buff_1_address0;
    end else begin
        buff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_1_address1 = zext_ln135_2_fu_962_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_1_address1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_address1;
    end else begin
        buff_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state11) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88)))) begin
        buff_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_1_ce0 = grp_dma_master_test_Pipeline_5_fu_468_buff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_1_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_1_ce0 = grp_dma_master_test_Pipeline_2_fu_422_buff_1_ce0;
    end else begin
        buff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state38))) begin
        buff_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_1_ce1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_1_ce1;
    end else begin
        buff_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        buff_1_d0 = reg_627;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_1_d0 = grp_dma_master_test_Pipeline_2_fu_422_buff_1_d0;
    end else begin
        buff_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (tmp_reg_1152 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
        buff_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_1_we0 = grp_dma_master_test_Pipeline_2_fu_422_buff_1_we0;
    end else begin
        buff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_1_we1 = 1'b1;
    end else begin
        buff_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_2_address0 = zext_ln135_3_fu_1008_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_2_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_2_address0 = grp_dma_master_test_Pipeline_5_fu_468_buff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_2_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_2_address0 = grp_dma_master_test_Pipeline_2_fu_422_buff_2_address0;
    end else begin
        buff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        buff_2_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_2_address1 = zext_ln137_1_fu_1016_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_2_address1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_address1;
    end else begin
        buff_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37))) begin
        buff_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_2_ce0 = grp_dma_master_test_Pipeline_5_fu_468_buff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_2_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_2_ce0 = grp_dma_master_test_Pipeline_2_fu_422_buff_2_ce0;
    end else begin
        buff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38))) begin
        buff_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_2_ce1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_2_ce1;
    end else begin
        buff_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_2_d0 = reg_667;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_2_d0 = grp_dma_master_test_Pipeline_2_fu_422_buff_2_d0;
    end else begin
        buff_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_2_we0 = grp_dma_master_test_Pipeline_2_fu_422_buff_2_we0;
    end else begin
        buff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        buff_2_we1 = 1'b1;
    end else begin
        buff_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_3_address0 = zext_ln136_fu_976_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_3_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_3_address0 = grp_dma_master_test_Pipeline_5_fu_468_buff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_3_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_3_address0 = grp_dma_master_test_Pipeline_2_fu_422_buff_3_address0;
    end else begin
        buff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_3_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_3_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_3_address1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_address1;
    end else begin
        buff_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state11))) begin
        buff_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_3_ce0 = grp_dma_master_test_Pipeline_5_fu_468_buff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_3_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_3_ce0 = grp_dma_master_test_Pipeline_2_fu_422_buff_3_ce0;
    end else begin
        buff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state38))) begin
        buff_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_3_ce1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_3_ce1;
    end else begin
        buff_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_3_we0 = grp_dma_master_test_Pipeline_2_fu_422_buff_3_we0;
    end else begin
        buff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buff_3_we1 = 1'b1;
    end else begin
        buff_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_4_address0 = zext_ln136_1_fu_980_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_4_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_4_address0 = grp_dma_master_test_Pipeline_5_fu_468_buff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_4_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_4_address0 = grp_dma_master_test_Pipeline_2_fu_422_buff_4_address0;
    end else begin
        buff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        buff_4_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_4_address1 = zext_ln135_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_4_address1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_address1;
    end else begin
        buff_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state11))) begin
        buff_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_4_ce0 = grp_dma_master_test_Pipeline_5_fu_468_buff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_4_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_4_ce0 = grp_dma_master_test_Pipeline_2_fu_422_buff_4_ce0;
    end else begin
        buff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88)))) begin
        buff_4_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_4_ce1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_4_ce1;
    end else begin
        buff_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_4_we0 = grp_dma_master_test_Pipeline_2_fu_422_buff_4_we0;
    end else begin
        buff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (tmp_reg_1152 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
        buff_4_we1 = 1'b1;
    end else begin
        buff_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_address0 = zext_ln135_1_fu_958_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state37))) begin
        buff_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_address0 = grp_dma_master_test_Pipeline_5_fu_468_buff_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_address0 = grp_dma_master_test_Pipeline_2_fu_422_buff_address0;
    end else begin
        buff_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        buff_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_address1 = zext_ln136_2_fu_1012_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_address1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_address1;
    end else begin
        buff_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state37))) begin
        buff_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        buff_ce0 = grp_dma_master_test_Pipeline_5_fu_468_buff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_ce0 = grp_dma_master_test_Pipeline_2_fu_422_buff_ce0;
    end else begin
        buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88)))) begin
        buff_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_ce1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_buff_ce1;
    end else begin
        buff_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_d0 = t_final_0_lcssa_reg_404;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_d0 = 32'd3212836864;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_d0 = grp_dma_master_test_Pipeline_2_fu_422_buff_d0;
    end else begin
        buff_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((tmp_fu_736_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state29)))) begin
        buff_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_we0 = grp_dma_master_test_Pipeline_2_fu_422_buff_we0;
    end else begin
        buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (tmp_reg_1152 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
        buff_we1 = 1'b1;
    end else begin
        buff_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARADDR = sext_ln31_fu_710_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARADDR = grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARLEN = 32'd514;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARLEN = grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_ARVALID = grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        gmem_AWADDR = gmem_addr_reg_1074;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        gmem_AWADDR = grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        gmem_AWLEN = 32'd8;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        gmem_AWLEN = grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        gmem_AWVALID = grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state95))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        gmem_BREADY = grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_RREADY = grp_dma_master_test_Pipeline_2_fu_422_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        gmem_WVALID = grp_dma_master_test_Pipeline_5_fu_468_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1411_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1411_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_ce;
    end else begin
        grp_fu_1411_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1411_opcode = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1411_opcode = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_opcode;
    end else begin
        grp_fu_1411_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1411_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1411_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_din0;
    end else begin
        grp_fu_1411_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1411_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1411_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1411_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1411_p_din1;
    end else begin
        grp_fu_1411_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1415_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1415_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_ce;
    end else begin
        grp_fu_1415_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1415_opcode = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1415_opcode = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_opcode;
    end else begin
        grp_fu_1415_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1415_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1415_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_din0;
    end else begin
        grp_fu_1415_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1415_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_grp_fu_1415_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_1415_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_1415_p_din1;
    end else begin
        grp_fu_1415_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_480_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_ce;
    end else begin
        grp_fu_480_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_480_opcode = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_480_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_480_opcode = 2'd0;
    end else begin
        grp_fu_480_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_480_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_fu_480_p0 = 32'd1069547520;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_480_p0 = reg_693;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_480_p0 = reg_667;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_480_p0 = reg_596;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_480_p0 = reg_552;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_480_p0 = reg_606;
    end else begin
        grp_fu_480_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_480_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_480_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_480_p1 = reg_656;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_fu_480_p1 = reg_606;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_480_p1 = reg_618;
    end else begin
        grp_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_484_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_ce;
    end else begin
        grp_fu_484_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_484_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_484_p0 = tmp37_reg_1384;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_484_p0 = reg_563;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_484_p0 = reg_627;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_484_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_484_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_484_p1 = reg_680;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_484_p1 = reg_606;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_484_p1 = reg_618;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_484_p1 = reg_635;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_488_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_ce;
    end else begin
        grp_fu_488_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_488_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_488_p0 = tmp39_reg_1394;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_488_p0 = buff_load_1_reg_1349;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_488_p0 = reg_573;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_488_p0 = reg_642;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_488_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_488_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_488_p1 = tmp38_reg_1389;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_488_p1 = reg_642;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_488_p1 = reg_627;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_488_p1 = reg_649;
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_492_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_ce;
    end else begin
        grp_fu_492_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_492_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_492_p0 = reg_649;
    end else begin
        grp_fu_492_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_492_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_492_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_492_p1 = reg_635;
    end else begin
        grp_fu_492_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_496_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_ce;
    end else begin
        grp_fu_496_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_496_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_496_p0 = buff_2_load_1_reg_1364;
    end else begin
        grp_fu_496_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_496_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_496_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_496_p1 = mul43_reg_1374;
    end else begin
        grp_fu_496_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_500_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_ce;
    end else begin
        grp_fu_500_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_500_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_500_p0 = mul44_reg_1379;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_500_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_500_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_500_p1 = mul42_reg_1369;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_505_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_ce;
    end else begin
        grp_fu_505_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_505_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_505_p0 = bitcast_ln15_reg_1404;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_505_p0 = reg_618;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_505_p0 = reg_693;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_505_p0 = reg_656;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_505_p0 = reg_667;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_505_p0 = reg_563;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_505_p0 = reg_584;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_505_p0 = reg_552;
    end else begin
        grp_fu_505_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_505_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_505_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_505_p1 = reg_693;
    end else if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state71))) begin
        grp_fu_505_p1 = reg_606;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_505_p1 = 32'd1056964608;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_505_p1 = reg_667;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_505_p1 = reg_656;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_505_p1 = ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_505_p1 = reg_584;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_505_p1 = reg_596;
    end else begin
        grp_fu_505_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_509_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_ce;
    end else begin
        grp_fu_509_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_509_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_509_p0 = reg_667;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_509_p0 = bitcast_ln15_fu_1044_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_509_p0 = reg_680;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_509_p0 = reg_573;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_509_p0 = reg_596;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_509_p0 = reg_584;
    end else begin
        grp_fu_509_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_509_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_509_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_509_p1 = reg_606;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_509_p1 = bitcast_ln15_fu_1044_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_509_p1 = reg_680;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_509_p1 = reg_667;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_509_p1 = ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_509_p1 = reg_596;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_509_p1 = reg_563;
    end else begin
        grp_fu_509_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_513_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_ce;
    end else begin
        grp_fu_513_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_513_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_513_p0 = reg_680;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_513_p0 = reg_584;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_513_p0 = dz_reg_1109;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_513_p0 = reg_552;
    end else begin
        grp_fu_513_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_513_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_513_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_513_p1 = reg_606;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_513_p1 = reg_680;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_513_p1 = ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_513_p1 = dz_reg_1109;
    end else begin
        grp_fu_513_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_517_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_ce;
    end else begin
        grp_fu_517_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_517_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_517_p0 = reg_573;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_517_p0 = reg_552;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_517_p0 = reg_584;
    end else begin
        grp_fu_517_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_517_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_517_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_517_p1 = reg_656;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_517_p1 = 32'd1073741824;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_517_p1 = reg_573;
    end else begin
        grp_fu_517_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_521_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_ce;
    end else begin
        grp_fu_521_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_521_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_521_p0 = reg_552;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_521_p0 = reg_563;
    end else begin
        grp_fu_521_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_521_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_521_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_521_p1 = reg_667;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_521_p1 = 32'd1073741824;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_521_p1 = dz_reg_1109;
    end else begin
        grp_fu_521_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_525_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_ce;
    end else begin
        grp_fu_525_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_525_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_525_p0 = buff_4_load_1_reg_1333;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_525_p0 = reg_573;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_525_p0 = reg_596;
    end else begin
        grp_fu_525_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_525_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_525_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_525_p1 = reg_680;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_525_p1 = 32'd1073741824;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_525_p1 = reg_573;
    end else begin
        grp_fu_525_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_535_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_ce;
    end else begin
        grp_fu_535_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_535_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_535_p0 = reg_584;
    end else begin
        grp_fu_535_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_535_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_535_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_535_p1 = reg_656;
    end else begin
        grp_fu_535_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_539_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_ce;
    end else begin
        grp_fu_539_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_539_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_539_p0 = buff_4_load_1_reg_1333;
    end else begin
        grp_fu_539_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_539_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_539_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_539_p1 = reg_667;
    end else begin
        grp_fu_539_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_543_ce = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_ce;
    end else begin
        grp_fu_543_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_543_p0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_543_p0 = buff_1_load_1_reg_1344;
    end else begin
        grp_fu_543_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_543_p1 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_grp_fu_543_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_543_p1 = reg_680;
    end else begin
        grp_fu_543_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        t_finals_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_finals_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        t_finals_address0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_finals_address0 = grp_dma_master_test_Pipeline_1_fu_417_t_finals_address0;
    end else begin
        t_finals_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        t_finals_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_t_finals_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        t_finals_ce0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_finals_ce0 = grp_dma_master_test_Pipeline_1_fu_417_t_finals_ce0;
    end else begin
        t_finals_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        t_finals_d0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_finals_d0 = grp_dma_master_test_Pipeline_1_fu_417_t_finals_d0;
    end else begin
        t_finals_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        t_finals_we0 = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_t_finals_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_finals_we0 = grp_dma_master_test_Pipeline_1_fu_417_t_finals_we0;
    end else begin
        t_finals_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln43_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((tmp_fu_736_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            if (((grp_dma_master_test_Pipeline_5_fu_468_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state95))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln135_1_fu_768_p2 = (mult_fu_756_p2 + 32'd15);

assign add_ln135_2_fu_774_p2 = (mult_fu_756_p2 + 32'd16);

assign add_ln135_3_fu_825_p2 = (mult_reg_1156 + 32'd17);

assign add_ln135_fu_762_p2 = (mult_fu_756_p2 + 32'd14);

assign add_ln136_1_fu_786_p2 = (mult_fu_756_p2 + 32'd19);

assign add_ln136_2_fu_848_p2 = (mult_reg_1156 + 32'd20);

assign add_ln136_fu_780_p2 = (mult_fu_756_p2 + 32'd18);

assign add_ln137_1_fu_862_p2 = (mult_reg_1156 + 32'd22);

assign add_ln137_fu_792_p2 = (mult_fu_756_p2 + 32'd21);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_dma_master_test_Pipeline_2_fu_422_ap_done == 1'b0) | (grp_dma_master_test_Pipeline_1_fu_417_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln15_fu_1044_p1 = sub_ln15_reg_1399;

assign grp_dma_master_test_Pipeline_1_fu_417_ap_start = grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg;

assign grp_dma_master_test_Pipeline_2_fu_422_ap_start = grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg;

assign grp_dma_master_test_Pipeline_5_fu_468_ap_start = grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg;

assign grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start = grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg;

assign grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start = grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg;

assign grp_fu_801_p0 = grp_fu_801_p00;

assign grp_fu_801_p00 = add_ln135_reg_1163;

assign grp_fu_801_p1 = 65'd6871947674;

assign grp_fu_810_p0 = grp_fu_810_p00;

assign grp_fu_810_p00 = add_ln135_1_reg_1168;

assign grp_fu_810_p1 = 65'd6871947674;

assign grp_fu_819_p0 = grp_fu_819_p00;

assign grp_fu_819_p00 = add_ln135_2_reg_1173;

assign grp_fu_819_p1 = 65'd6871947674;

assign grp_fu_833_p0 = grp_fu_833_p00;

assign grp_fu_833_p00 = add_ln136_reg_1178;

assign grp_fu_833_p1 = 65'd6871947674;

assign grp_fu_842_p0 = grp_fu_842_p00;

assign grp_fu_842_p00 = add_ln136_1_reg_1183;

assign grp_fu_842_p1 = 65'd6871947674;

assign grp_fu_856_p0 = grp_fu_856_p00;

assign grp_fu_856_p00 = add_ln137_reg_1188;

assign grp_fu_856_p1 = 65'd6871947674;

assign grp_fu_900_p0 = grp_fu_900_p00;

assign grp_fu_900_p00 = add_ln135_3_reg_1208;

assign grp_fu_900_p1 = 65'd6871947674;

assign grp_fu_929_p0 = grp_fu_929_p00;

assign grp_fu_929_p00 = add_ln136_2_reg_1223;

assign grp_fu_929_p1 = 65'd6871947674;

assign grp_fu_948_p0 = grp_fu_948_p00;

assign grp_fu_948_p00 = add_ln137_1_reg_1233;

assign grp_fu_948_p1 = 65'd6871947674;

assign icmp_ln43_fu_720_p2 = (($signed(num_quads_read_reg_1049) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1024_p4 = {{y_fu_1020_p1[31:1]}};

assign mult_fu_756_p2 = (shl_ln130_fu_744_p2 + shl_ln130_1_fu_750_p2);

assign sext_ln31_fu_710_p1 = $signed(trunc_ln_reg_1067);

assign shl_ln130_1_fu_750_p2 = success_index_0_lcssa_reg_392 << 32'd1;

assign shl_ln130_fu_744_p2 = success_index_0_lcssa_reg_392 << 32'd3;

assign sub_ln15_fu_1038_p2 = (32'd1597463007 - zext_ln15_fu_1034_p1);

assign tmp_fu_736_p3 = ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4[32'd31];

assign trunc_ln43_fu_725_p1 = num_quads_read_reg_1049[30:0];

assign y_fu_1020_p1 = reg_693;

assign zext_ln135_1_fu_958_p1 = tmp_34_reg_1243;

assign zext_ln135_2_fu_962_p1 = tmp_35_reg_1248;

assign zext_ln135_3_fu_1008_p1 = tmp_36_reg_1298;

assign zext_ln135_fu_954_p1 = tmp_33_reg_1238;

assign zext_ln136_1_fu_980_p1 = tmp_38_reg_1263;

assign zext_ln136_2_fu_1012_p1 = tmp_39_reg_1313;

assign zext_ln136_fu_976_p1 = tmp_37_reg_1258;

assign zext_ln137_1_fu_1016_p1 = tmp_41_reg_1323;

assign zext_ln137_fu_994_p1 = tmp_40_reg_1273;

assign zext_ln15_fu_1034_p1 = lshr_ln_fu_1024_p4;

always @ (posedge ap_clk) begin
    mult_reg_1156[0] <= 1'b0;
    add_ln135_reg_1163[0] <= 1'b0;
    add_ln135_1_reg_1168[0] <= 1'b1;
    add_ln135_2_reg_1173[0] <= 1'b0;
    add_ln136_reg_1178[0] <= 1'b0;
    add_ln136_1_reg_1183[0] <= 1'b1;
    add_ln137_reg_1188[0] <= 1'b1;
    add_ln135_3_reg_1208[0] <= 1'b1;
    add_ln136_2_reg_1223[0] <= 1'b0;
    add_ln137_1_reg_1233[0] <= 1'b0;
end

endmodule //dma_master_test
