Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/RealVivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 19bdc5faf1ad4105bfe64d41c99edefa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_sim_behav xil_defaultlib.lab2_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <example> not found while processing module instance <uut> [E:/Vivado/RealVivado/Labs/Lab2/Lab2.srcs/sim_1/new/lab2_sim.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
