# Generated by Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
autoidx 897
attribute \library "work"
attribute \hdlname "SB_CARRY"
attribute \lib_whitebox 1
attribute \src "cells_sim.v:228.8-228.16"
module \SB_CARRY
  wire $verific$n4$370
  wire $verific$n5$371
  wire $verific$n6$372
  attribute \src "cells_sim.v:228.43-228.45"
  wire input 4 \CI
  attribute \src "cells_sim.v:228.25-228.27"
  wire output 1 \CO
  attribute \src "cells_sim.v:228.35-228.37"
  wire input 2 \I0
  attribute \src "cells_sim.v:228.39-228.41"
  wire input 3 \I1
  attribute \src "cells_sim.v:229.14-229.24"
  cell $and $verific$i4$cells_sim.v:229$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $verific$n4$370
  end
  attribute \src "cells_sim.v:229.29-229.39"
  cell $or $verific$i5$cells_sim.v:229$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $verific$n5$371
  end
  attribute \src "cells_sim.v:229.28-229.46"
  cell $and $verific$i6$cells_sim.v:229$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n5$371
    connect \B \CI
    connect \Y $verific$n6$372
  end
  attribute \src "cells_sim.v:229.14-229.46"
  cell $or $verific$i7$cells_sim.v:229$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $verific$n4$370
    connect \B $verific$n6$372
    connect \Y \CO
  end
end
attribute \library "work"
attribute \hdlname "SB_DFFSR"
attribute \lib_whitebox 1
attribute \abc9_flop 1
attribute \src "cells_sim.v:350.8-350.16"
module \SB_DFFSR
  wire $verific$n7$383
  attribute \src "cells_sim.v:352.8-352.9"
  wire input 2 \C
  attribute \src "cells_sim.v:352.14-352.15"
  wire input 4 \D
  attribute \init 1'0
  attribute \src "cells_sim.v:351.13-351.14"
  wire output 1 \Q
  attribute \src "cells_sim.v:352.11-352.12"
  wire input 3 \R
  attribute \src "cells_sim.v:356.9-360.11"
  cell $dff $verific$Q_reg$cells_sim.v:360$389
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \C
    connect \D $verific$n7$383
    connect \Q \Q
  end
  attribute \src "cells_sim.v:357.3-360.11"
  cell $mux $verific$i7$cells_sim.v:360$388
    parameter \WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \S \R
    connect \Y $verific$n7$383
  end
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b01)
  parameter \LUT_INIT 16'0000000000000001
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  wire \s1
  wire \s2
  wire \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$402
    parameter \WIDTH 1
    connect \A \s1
    connect \B 1'0
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i12$cells_sim.v:185$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$398
    parameter \WIDTH 1
    connect \A \s3
    connect \B 1'0
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$400
    parameter \WIDTH 1
    connect \A \s2
    connect \B 1'0
    connect \S \I1
    connect \Y \s1
  end
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b01000)
  parameter \LUT_INIT 16'0000000000001000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 4 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$416
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i12$cells_sim.v:185$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$412
    parameter \WIDTH 4
    connect \A { \s3 [3] 3'000 }
    connect \B 4'0000
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$414
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [2:0] 3'000
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b01000000000000)
  parameter \LUT_INIT 16'0001000000000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  wire \s1
  wire \s2
  wire width 5 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$428
    parameter \WIDTH 1
    connect \A \s1
    connect \B 1'0
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$424
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \I3
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$426
    parameter \WIDTH 1
    connect \A \s2
    connect \B 1'0
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 4'0000 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b010101010101010)
  parameter \LUT_INIT 16'0010101010101010
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$444
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i12$cells_sim.v:185$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [7]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$440
    parameter \WIDTH 4
    connect \A 4'1010
    connect \B { \s3 [7] 3'010 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$442
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [6:0] 7'0101010
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b010101010101011)
  parameter \LUT_INIT 16'0010101010101011
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$460
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [7]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$456
    parameter \WIDTH 4
    connect \A { 3'101 \s3 [7] }
    connect \B { \s3 [7] 3'010 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$458
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [6:0] { 6'010101 \s3 [7] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b01100)
  parameter \LUT_INIT 16'0000000000001100
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 4 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$474
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$470
    parameter \WIDTH 4
    connect \A { \s3 [3] \s3 [3] 2'00 }
    connect \B 4'0000
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$472
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [2:0] { \s3 [3] 2'00 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b0110000)
  parameter \LUT_INIT 16'0000000000110000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  wire width 2 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$488
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [5]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$484
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { \s3 [5] \s3 [5] }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$486
    parameter \WIDTH 2
    connect \A \s2
    connect \B 2'00
    connect \S \I1
    connect \Y \s1
  end
  connect { \s3 [7:6] \s3 [4:0] } { 2'00 \s3 [5] 4'0000 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011000000)
  parameter \LUT_INIT 16'0000000011000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$502
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [7]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$498
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { \s3 [7] \s3 [7] 2'00 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$500
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [6:0] { \s3 [7] 6'000000 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011000000110001)
  parameter \LUT_INIT 16'0011000000110001
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  wire width 2 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$518
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i12$cells_sim.v:185$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [0]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$514
    parameter \WIDTH 2
    connect \A { 1'0 \s3 [0] }
    connect \B 2'11
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$516
    parameter \WIDTH 2
    connect \A \s2
    connect \B 2'00
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [7:1] 7'0011000
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011001100110000)
  parameter \LUT_INIT 16'0011001100110000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  wire width 2 \s2
  wire width 2 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$532
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$528
    parameter \WIDTH 2
    connect \A { \I3 \I3 }
    connect \B 2'11
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$530
    parameter \WIDTH 2
    connect \A \s2
    connect \B 2'00
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011001100110110)
  parameter \LUT_INIT 16'0011001100110110
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  wire width 3 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$548
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i12$cells_sim.v:185$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [2]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$544
    parameter \WIDTH 3
    connect \A { \s3 [2] 1'1 \I3 }
    connect \B 3'011
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$546
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B { 1'0 \s2 [2] }
    connect \S \I1
    connect \Y \s1
  end
  connect { \s3 [7:3] \s3 [1:0] } { 6'001101 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011001111001001)
  parameter \LUT_INIT 16'0011001111001001
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$564
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s2 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$560
    parameter \WIDTH 3
    connect \A { 1'0 \I3 1'1 }
    connect \B { \s2 [3] \I3 \I3 }
    connect \S \I2
    connect \Y \s2 [2:0]
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$562
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \s2 [3] \s2 [3] \I3 \I3 \s2 [3] 1'0 \I3 1'1 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b0110101010101001)
  parameter \LUT_INIT 16'0110101010101001
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$580
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [7]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$576
    parameter \WIDTH 4
    connect \A { 2'10 \I3 \s3 [7] }
    connect \B { \s3 [7] \I3 2'10 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$578
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [6:0] { \I3 4'1010 \I3 \s3 [7] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b0111)
  parameter \LUT_INIT 16'0000000000000111
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  wire width 3 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$594
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [2]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$590
    parameter \WIDTH 3
    connect \A { \s3 [2] \s3 [2] \s3 [2] }
    connect \B 3'000
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$592
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B { 1'0 \s2 [2] }
    connect \S \I1
    connect \Y \s1
  end
  connect { \s3 [7:3] \s3 [1:0] } { 5'00000 \s3 [2] \s3 [2] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b01111)
  parameter \LUT_INIT 16'0000000000001111
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 4 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$608
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$604
    parameter \WIDTH 4
    connect \A { \s3 [3] \s3 [3] \s3 [3] \s3 [3] }
    connect \B 4'0000
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$606
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [2:0] { \s3 [3] \s3 [3] \s3 [3] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b0111100000000)
  parameter \LUT_INIT 16'0000111100000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 4 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$620
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$616
    parameter \WIDTH 4
    connect \A { \I3 \I3 \I3 \I3 }
    connect \B 4'0000
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$618
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 \I3 \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011110000111001)
  parameter \LUT_INIT 16'0011110000111001
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 3 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$636
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i12$cells_sim.v:185$630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [0]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$632
    parameter \WIDTH 4
    connect \A { 1'1 \I3 1'0 \s3 [0] }
    connect \B 4'0011
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$634
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [2:1] { \I3 1'0 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011110011000011)
  parameter \LUT_INIT 16'0011110011000011
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$648
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [7]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$644
    parameter \WIDTH 4
    connect \A { \I3 \I3 \s3 [7] \s3 [7] }
    connect \B { \s3 [7] \s3 [7] \I3 \I3 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$646
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [6:0] { \s3 [7] \I3 \I3 \I3 \I3 \s3 [7] \s3 [7] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b0111100111100)
  parameter \LUT_INIT 16'0000111100111100
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 6 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$664
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [5]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$660
    parameter \WIDTH 4
    connect \A { 2'11 \I3 \I3 }
    connect \B { 2'00 \s3 [5] \s3 [5] }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$662
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [4:0] { \s3 [5] 2'11 \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011111110)
  parameter \LUT_INIT 16'0000000011111110
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$678
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s1 [1]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$674
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \s1 [1]
    connect \S \I2
    connect \Y \s2 [0]
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$676
    parameter \WIDTH 1
    connect \A \s2 [0]
    connect \B \s1 [1]
    connect \S \I1
    connect \Y \s1 [0]
  end
  connect \s2 [3:1] { \s1 [1] \s1 [1] \s1 [1] }
  connect \s3 { \s1 [1] \s1 [1] \s1 [1] \s1 [1] \s1 [1] \s1 [1] \s1 [1] 1'0 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011111111)
  parameter \LUT_INIT 16'0000000011111111
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \O
  end
  connect \s1 { \O \O }
  connect \s2 { \O \O \O \O }
  connect \s3 { \O \O \O \O \O \O \O \O }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b011111111111100)
  parameter \LUT_INIT 16'0011111111111100
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$704
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [7]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$700
    parameter \WIDTH 4
    connect \A { 2'11 \I3 \I3 }
    connect \B { \s3 [7] \s3 [7] 2'11 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$702
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [6:0] { \s3 [7] 4'1111 \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1000000000000000)
  parameter \LUT_INIT 16'1000000000000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$716
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$712
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { \I3 3'000 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$714
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 7'0000000 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1010001011110011)
  parameter \LUT_INIT 16'1010001011110011
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 7 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$732
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [6]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$728
    parameter \WIDTH 4
    connect \A { 3'001 \s3 [6] }
    connect \B { 1'1 \s3 [6] 1'1 \s3 [6] }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$730
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [5:0] { 1'1 \s3 [6] 3'001 \s3 [6] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1011111100000000)
  parameter \LUT_INIT 16'1011111100000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$744
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$740
    parameter \WIDTH 3
    connect \A { \I3 \I3 \I3 }
    connect \B { 1'0 \I3 \I3 }
    connect \S \I2
    connect \Y \s2 [2:0]
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$742
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B { \I3 \s2 [2] }
    connect \S \I1
    connect \Y \s1
  end
  connect \s2 [3] \I3
  connect \s3 { \I3 1'0 \I3 \I3 \I3 \I3 \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1100000011001100)
  parameter \LUT_INIT 16'1100000011001100
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 4 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$760
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$756
    parameter \WIDTH 4
    connect \A { \s3 [3] \s3 [3] 2'00 }
    connect \B 4'1100
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$758
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [2:0] { \s3 [3] 2'00 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1100001111001100)
  parameter \LUT_INIT 16'1100001111001100
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 4 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$776
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$772
    parameter \WIDTH 4
    connect \A { \s3 [3] \s3 [3] \I3 \I3 }
    connect \B 4'1100
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$774
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 [2:0] { \s3 [3] \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111000000000000)
  parameter \LUT_INIT 16'1111000000000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$788
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$784
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { \I3 \I3 \I3 \I3 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$786
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 \I3 \I3 \I3 4'0000 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111000000001111)
  parameter \LUT_INIT 16'1111000000001111
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$800
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$796
    parameter \WIDTH 4
    connect \A { \s3 [3] \s3 [3] \s3 [3] \s3 [3] }
    connect \B { \I3 \I3 \I3 \I3 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$798
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect { \s3 [7:4] \s3 [2:0] } { \I3 \I3 \I3 \I3 \s3 [3] \s3 [3] \s3 [3] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111000000111100)
  parameter \LUT_INIT 16'1111000000111100
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$816
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [3]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$812
    parameter \WIDTH 4
    connect \A { \s3 [3] \s3 [3] 2'00 }
    connect \B { \I3 \I3 2'11 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$814
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect { \s3 [7:4] \s3 [2:0] } { \I3 \I3 2'11 \s3 [3] 2'00 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111000011000011)
  parameter \LUT_INIT 16'1111000011000011
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 6 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$832
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:185.18-185.53"
  cell $not $verific$i13$cells_sim.v:185$826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I3
    connect \Y \s3 [1]
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$828
    parameter \WIDTH 4
    connect \A { 2'00 \s3 [1] \s3 [1] }
    connect \B { 2'11 \I3 \I3 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$830
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect { \s3 [5:2] \s3 [0] } { \I3 \I3 2'00 \s3 [1] }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111001100000000)
  parameter \LUT_INIT 16'1111001100000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$844
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$840
    parameter \WIDTH 4
    connect \A { 2'00 \I3 \I3 }
    connect \B { \I3 \I3 \I3 \I3 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$842
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 \I3 \I3 \I3 2'00 \I3 \I3 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111110011000000)
  parameter \LUT_INIT 16'1111110011000000
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  wire width 6 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$858
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$854
    parameter \WIDTH 4
    connect \A { \I3 \I3 2'00 }
    connect \B { 2'11 \I3 \I3 }
    connect \S \I2
    connect \Y \s2
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$856
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y \s1
  end
  connect \s3 { \I3 \I3 \I3 \I3 2'00 }
end
attribute \library "work"
attribute \hdlname "SB_LUT4"
attribute \lib_whitebox 1
attribute \abc9_lut 1
attribute \src "cells_sim.v:177.8-177.15"
module \SB_LUT4(LUT_INIT=16'b1111110101110001)
  parameter \LUT_INIT 16'1111110101110001
  attribute \src "cells_sim.v:179.8-179.10"
  wire input 2 \I0
  attribute \src "cells_sim.v:180.8-180.10"
  wire input 3 \I1
  attribute \src "cells_sim.v:181.8-181.10"
  wire input 4 \I2
  attribute \src "cells_sim.v:182.8-182.10"
  wire input 5 \I3
  attribute \src "cells_sim.v:178.9-178.10"
  wire output 1 \O
  attribute \src "cells_sim.v:187.13-187.15"
  wire width 2 \s1
  attribute \src "cells_sim.v:186.13-186.15"
  wire width 4 \s2
  attribute \src "cells_sim.v:185.13-185.15"
  wire width 8 \s3
  attribute \src "cells_sim.v:188.13-188.31"
  cell $mux $verific$i10$cells_sim.v:188$872
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y \O
  end
  attribute \src "cells_sim.v:186.18-186.53"
  cell $mux $verific$mux_5$cells_sim.v:186$868
    parameter \WIDTH 3
    connect \A { \I3 2'01 }
    connect \B 3'111
    connect \S \I2
    connect \Y \s2 [2:0]
  end
  attribute \src "cells_sim.v:187.18-187.53"
  cell $mux $verific$mux_7$cells_sim.v:187$870
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B { \I3 \s2 [2] }
    connect \S \I1
    connect \Y \s1
  end
  connect \s2 [3] \I3
  connect \s3 { \I3 3'111 \I3 \I3 2'01 }
end
attribute \library "work"
attribute \hdlname "counter"
attribute \top 1
attribute \src "counter.v:1.1-39.10"
module \counter
  attribute \src "counter.v:3.17-3.20"
  wire input 1 \clk
  attribute \src "counter.v:6.29-6.32"
  wire width 10 output 4 \cnt
  attribute \src "3.v:12.8-12.26"
  wire \cnt_SB_DFFSR_Q_1_D
  attribute \force_downto 1
  attribute \src "3.v:15.14-15.45"
  wire width 4 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
  attribute \force_downto 1
  attribute \src "3.v:18.14-18.58"
  wire width 4 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "3.v:21.14-21.45"
  wire width 3 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
  attribute \src "3.v:22.8-22.26"
  wire \cnt_SB_DFFSR_Q_2_D
  attribute \force_downto 1
  attribute \src "3.v:25.14-25.45"
  wire width 4 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
  attribute \force_downto 1
  attribute \src "3.v:28.14-28.61"
  wire width 3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
  attribute \src "3.v:29.8-29.54"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
  attribute \force_downto 1
  attribute \src "3.v:33.14-33.73"
  attribute \unused_bits "3 4"
  wire width 9 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q
  attribute \src "3.v:34.8-34.82"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_1_D
  attribute \src "3.v:35.8-35.82"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_2_D
  attribute \src "3.v:36.8-36.82"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D
  attribute \force_downto 1
  attribute \src "3.v:39.14-39.101"
  wire width 4 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
  attribute \src "3.v:40.8-40.82"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_4_D
  attribute \src "3.v:41.8-41.82"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_5_D
  attribute \src "3.v:42.8-42.80"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D
  attribute \force_downto 1
  attribute \src "3.v:45.14-45.99"
  wire width 3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O_I3
  attribute \force_downto 1
  attribute \src "3.v:48.14-48.59"
  wire width 3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
  attribute \force_downto 1
  attribute \src "3.v:51.14-51.58"
  wire width 3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O
  attribute \force_downto 1
  attribute \src "3.v:54.14-54.58"
  wire width 4 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
  attribute \force_downto 1
  attribute \src "3.v:57.14-57.71"
  wire width 2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  attribute \src "3.v:85.8-85.140"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  attribute \abc9_carry 1
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
  attribute \src "3.v:89.8-89.125"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  attribute \abc9_carry 1
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
  attribute \abc9_carry 1
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO
  attribute \abc9_carry 1
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO
  attribute \abc9_carry 1
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
  attribute \abc9_carry 1
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11"
  wire \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
  attribute \force_downto 1
  attribute \src "3.v:107.14-107.205"
  wire width 3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3
  attribute \force_downto 1
  attribute \src "3.v:110.14-110.204"
  wire width 2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O
  attribute \force_downto 1
  attribute \src "3.v:113.14-113.71"
  wire width 3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
  attribute \force_downto 1
  attribute \src "3.v:116.14-116.84"
  wire width 4 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
  attribute \force_downto 1
  attribute \src "3.v:119.14-119.84"
  wire width 2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
  attribute \src "3.v:120.8-120.24"
  wire \cnt_SB_DFFSR_Q_D
  attribute \force_downto 1
  attribute \src "3.v:123.14-123.43"
  wire width 3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "3.v:126.14-126.43"
  wire width 2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
  attribute \force_downto 1
  attribute \src "3.v:129.14-129.56"
  wire width 2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
  attribute \force_downto 1
  attribute \src "3.v:132.14-132.69"
  wire width 4 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
  attribute \force_downto 1
  attribute \src "3.v:135.14-135.84"
  wire width 3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3
  attribute \src "counter.v:5.17-5.21"
  wire input 3 \mode
  attribute \src "counter.v:4.17-4.20"
  wire input 2 \rst
  attribute \src "3.v:144.14-144.21"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 10 \summand
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_D
    connect \Q \cnt [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_1_D
    connect \Q \cnt [4]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000011000011) \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3]
    connect \I2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2]
    connect \I3 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b01000000000000) \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O
    connect \I0 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
    connect \I2 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]
    connect \O \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b01) \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O
    connect \I0 \cnt [0]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \O \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1100000011001100) \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]
    connect \O \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D
    connect \Q \cnt [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000000001111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt [0]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b1111110101110001) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3
    connect \I0 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \I1 \cnt [0]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000000111100) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1
    connect \I0 1'0
    connect \I1 \cnt [0]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2 [1]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b011110000111001) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_LUT4_O
    connect \I0 \mode
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \I2 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_1
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_1_D
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b011110011000011) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_1_D_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_2
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_2_D
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b0110101010101001) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_2_D_SB_LUT4_O
    connect \I0 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b011110011000011) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b0111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 \cnt [5]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \I2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0]
    connect \I3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_4
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_4_D
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1100001111001100) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_4_D_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "counter.v:32.5-38.8|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
  cell \SB_DFFSR \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_5
    connect \C \clk
    connect \D \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_5_D
    connect \Q \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \R \rst
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b010101010101011) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O
    connect \I0 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b011000000110001) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0]
    connect \I1 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1]
    connect \I2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2]
    connect \I3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b011001100110000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b011111110) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 \mode
    connect \I1 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b011001111001001) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3
    connect \I0 \mode
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000000001111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [0]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1111001100000000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
  end
  attribute \src "counter.v:14.21-14.36|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt [0]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
  end
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  end
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI_SB_CARRY_CO
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt [4]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  end
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CI
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  end
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
  end
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
  end
  attribute \src "counter.v:23.21-23.37|/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
  cell \SB_CARRY \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI
    connect \CI \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
    connect \CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
    connect \I0 1'1
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b0110000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000000000000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b0111100111100) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_I3
    connect \I0 1'0
    connect \I1 \mode
    connect \I2 \cnt [5]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b011001100110110) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_I3_1
    connect \I0 \mode
    connect \I1 \cnt [4]
    connect \I2 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b01111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_I3_2
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \mode
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt [5]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b010101010101010) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 \mode
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b0111100000000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt [0]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b01000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1
    connect \I0 \cnt [5]
    connect \I1 \cnt [4]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b011000000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt [5]
    connect \I2 \cnt [0]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b01000000000000) \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1
    connect \I0 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \O \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000000001111) \cnt_SB_DFFSR_Q_D_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]
    connect \I3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]
    connect \O \cnt_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1111110011000000) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt [4]
    connect \I2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]
    connect \I3 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b1111000000000000) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \cnt [4]
    connect \I3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [0]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b1011111100000000) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O
    connect \I0 \cnt [5]
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111111100) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b1111001100000000) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1]
    connect \I3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [2]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
  cell \SB_LUT4(LUT_INIT=16'b01100) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O
    connect \I0 1'0
    connect \I1 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]
    connect \I2 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]
    connect \I3 \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
  cell \SB_LUT4(LUT_INIT=16'b01111) \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \mode
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8]
    connect \O \cnt [9]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O_1
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7]
    connect \O \cnt [8]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O_2
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6]
    connect \O \cnt [7]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O_3
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5]
    connect \O \cnt [6]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O_4
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
    connect \O \cnt [3]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O_5
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [1]
    connect \O \cnt [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
  cell \SB_LUT4(LUT_INIT=16'b011111111) \cnt_SB_LUT4_O_6
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0]
    connect \O \cnt [1]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b1000000000000000) \mode_SB_LUT4_I0
    connect \I0 \mode
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]
    connect \I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]
    connect \I3 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]
    connect \O \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "/home/lukas/tabby-linux-x64-20240903/tabby/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
  cell \SB_LUT4(LUT_INIT=16'b1010001011110011) \mode_SB_LUT4_I0_1
    connect \I0 \mode
    connect \I1 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2]
    connect \I2 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [2]
    connect \I3 \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3]
    connect \O \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]
  end
  connect \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [1:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [2] \mode }
  connect { \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3] \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1:0] } { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [2] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8] }
  connect \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 [1:0] { \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [2] \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3] }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [2:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [0] \cnt [0] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2] }
  connect { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2 [2] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2 [0] } { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [3] \cnt [0] }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 [2:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6] }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q_SB_DFFSR_Q_D_SB_LUT4_O_I3 [1:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [2] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [7] }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_I0 [1:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [5] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [6] }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [0] \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [0]
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [1] \cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3] \mode }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3 [1:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8] }
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O [0] \mode
  connect \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFSR_D_Q [8] }
  connect { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [3] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] } { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 [1] \mode }
  connect \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3 [0] \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I2 [1]
  connect \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 [0] \cnt [4]
  connect \cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [1:0] { \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1] \cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2] }
  connect \summand [8:5] { \summand [9] \summand [9] \summand [9] \summand [9] }
end
