// Seed: 847301464
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  always_ff @(posedge id_2 > id_4) begin : LABEL_0
    wait (1);
  end
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1
);
  localparam id_3 = -1 !=? -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic [7:0][-1 : -1] id_4;
  assign id_4[-1] = id_1;
endmodule
