// Seed: 2268209611
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    output wor id_3,
    output wand id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    output wand id_9,
    input wor id_10,
    output wor id_11,
    output supply0 id_12,
    output supply1 id_13,
    input wand id_14,
    output wand id_15,
    output uwire id_16,
    input tri id_17,
    input wand id_18,
    input tri0 id_19,
    input uwire id_20,
    input supply0 id_21,
    input tri id_22
);
  wire id_24, id_25;
  wire id_26;
  always_ff if (id_20) #1;
endmodule
module module_1 #(
    parameter id_15 = 32'd25,
    parameter id_16 = 32'd96
) (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12
);
  supply0 id_14 = 1;
  always id_8 = 1;
  assign id_14 = 1;
  defparam id_15 = 1, id_16 = 1;
  assign id_2  = (1);
  assign id_2  = 1;
  module_0(
      id_6,
      id_2,
      id_2,
      id_8,
      id_14,
      id_3,
      id_11,
      id_4,
      id_0,
      id_8,
      id_12,
      id_8,
      id_7,
      id_14,
      id_1,
      id_8,
      id_7,
      id_3,
      id_14,
      id_12,
      id_3,
      id_14,
      id_9
  );
  reg id_17, id_18, id_19, id_20, id_21;
  rpmos (id_19);
  final
    #(id_18)
    `define pp_22 0
  wire id_23;
  assign id_14 = id_0;
endmodule
