INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_tb
