<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1466670175367" outputclass="nolist" xml:lang="en-us">
  <title class="- topic/title ">L1 instruction memory system</title>
  <shortdesc class="- topic/shortdesc ">The L1 instruction side memory system provides an instruction stream to
    the decoder.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">To increase overall performance and to reduce power consumption, it
        uses:</p>
      <ul class="- topic/ul ">
        <li class="- topic/li ">Dynamic branch prediction.</li>
        <li class="- topic/li ">Instruction caching.</li>
      </ul>
    </section>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="joh1440667100954.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Program flow prediction</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph>     core contains program flow prediction hardware, also known as branch     prediction.</desc></link></linkpool></linkpool></related-links></reference>