GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\DDR3_test.v'
Analyzing Verilog file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3_syn_top.v'
Undeclared symbol 'rst_n', assumed default net type 'wire'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3_syn_top.v":57)
Analyzing Verilog file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'ddr3_syn_top'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3_syn_top.v":3)
Compiling module 'DDR3_test'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\DDR3_test.v":4)
Compiling module 'Gowin_rPLL'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'DDR3_Memory_Interface_Top'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3_memory_interface\ddr3_memory_interface.v":9037)
Compiling module '**'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3_memory_interface\ddr3_memory_interface.v":9036)
Compiling module 'gw_gao'("C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("D:\APP_Data\Code\Gowin\Gowin_V1.9.10.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "ddr3_syn_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\ddr3_ref_design.vg" completed
[100%] Generate report file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\ddr3_ref_design_syn.rpt.html" completed
GowinSynthesis finish
