$date
	Sat Oct  5 13:51:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CircuitC_tb $end
$var wire 1 ! minimizedForm_F $end
$var wire 1 " SOPForm_F $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module uut $end
$var wire 1 " F $end
$var wire 1 # X1 $end
$var wire 1 $ X2 $end
$upscope $end
$scope module uut2 $end
$var wire 1 ! F $end
$var wire 1 # X1 $end
$var wire 1 $ X2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
1!
$end
#20
1$
#40
0"
0!
0$
1#
#60
1"
1!
1$
#80
