{"vcs1":{"timestamp_begin":1685175951.282186805, "rt":1.36, "ut":0.46, "st":0.19}}
{"vcselab":{"timestamp_begin":1685175952.716134267, "rt":0.14, "ut":0.01, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685175950.794309094}
{"VCS_COMP_START_TIME": 1685175950.794309094}
{"VCS_COMP_END_TIME": 1685175952.879408019}
{"VCS_USER_OPTIONS": "BIST_Checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 348700}}
