// Seed: 3599500968
module module_0;
  wire id_1 = id_1, id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd46,
    parameter id_3 = 32'd23,
    parameter id_5 = 32'd4
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  output wire _id_5;
  module_0 modCall_1 ();
  inout wor id_4;
  input wire _id_3;
  input wire _id_2;
  input wire id_1;
  logic [id_3 : id_5] id_7[id_3 : id_2  ==  (  1  )];
  initial begin : LABEL_0
    disable id_8;
  end
  logic id_9;
  ;
  assign id_4 = -1;
endmodule
