
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057a4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000550  080059a4  080059a4  000159a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ef4  08005ef4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005ef4  08005ef4  00015ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005efc  08005efc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005efc  08005efc  00015efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f00  08005f00  00015f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000101d0  20000070  08005f74  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010240  08005f74  00020240  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1a2  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0c  00000000  00000000  0002e240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  00030150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d8  00000000  00000000  000309d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002748b  00000000  00000000  000311b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c1e3  00000000  00000000  0005863b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1a87  00000000  00000000  0006481e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001562a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002994  00000000  00000000  001562f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	0800598c 	.word	0x0800598c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	0800598c 	.word	0x0800598c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 030c 	add.w	r3, r7, #12
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fe:	4b1d      	ldr	r3, [pc, #116]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000604:	f043 0302 	orr.w	r3, r3, #2
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b1a      	ldr	r3, [pc, #104]	; (8000674 <MX_GPIO_Init+0x8c>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0302 	and.w	r3, r3, #2
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a16      	ldr	r2, [pc, #88]	; (8000674 <MX_GPIO_Init+0x8c>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b14      	ldr	r3, [pc, #80]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a10      	ldr	r2, [pc, #64]	; (8000674 <MX_GPIO_Init+0x8c>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <MX_GPIO_Init+0x8c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2101      	movs	r1, #1
 800064a:	480b      	ldr	r0, [pc, #44]	; (8000678 <MX_GPIO_Init+0x90>)
 800064c:	f001 fb74 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000650:	2301      	movs	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000654:	2301      	movs	r3, #1
 8000656:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000660:	f107 030c 	add.w	r3, r7, #12
 8000664:	4619      	mov	r1, r3
 8000666:	4804      	ldr	r0, [pc, #16]	; (8000678 <MX_GPIO_Init+0x90>)
 8000668:	f001 f9a2 	bl	80019b0 <HAL_GPIO_Init>

}
 800066c:	bf00      	nop
 800066e:	3720      	adds	r7, #32
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40023800 	.word	0x40023800
 8000678:	40020400 	.word	0x40020400

0800067c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b0a2      	sub	sp, #136	; 0x88
 8000680:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000682:	f000 ff94 	bl	80015ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000686:	f000 f82d 	bl	80006e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068a:	f7ff ffad 	bl	80005e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800068e:	f000 fddb 	bl	8001248 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //send_UART("");
  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8000692:	2201      	movs	r2, #1
 8000694:	4911      	ldr	r1, [pc, #68]	; (80006dc <main+0x60>)
 8000696:	4812      	ldr	r0, [pc, #72]	; (80006e0 <main+0x64>)
 8000698:	f002 fd4c 	bl	8003134 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 800069c:	f000 fe84 	bl	80013a8 <has_message_from_UART>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d0fa      	beq.n	800069c <main+0x20>
	  {
		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 fee3 	bl	8001474 <read_UART>

		  unsigned char cmd = check_command((char*) message);
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 f887 	bl	80007c4 <check_command>
 80006b6:	4603      	mov	r3, r0
 80006b8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		  exec_command(cmd, (char*) message);
 80006bc:	1d3a      	adds	r2, r7, #4
 80006be:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80006c2:	4611      	mov	r1, r2
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 f8db 	bl	8000880 <exec_command>

		  while(is_transmitting_to_UART());
 80006ca:	bf00      	nop
 80006cc:	f000 fe78 	bl	80013c0 <is_transmitting_to_UART>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d1fa      	bne.n	80006cc <main+0x50>

		  reset_UART();
 80006d6:	f000 fe7f 	bl	80013d8 <reset_UART>
	  if(has_message_from_UART())
 80006da:	e7df      	b.n	800069c <main+0x20>
 80006dc:	20000098 	.word	0x20000098
 80006e0:	200101a8 	.word	0x200101a8

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b094      	sub	sp, #80	; 0x50
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	2234      	movs	r2, #52	; 0x34
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f004 f82c 	bl	8004750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	f107 0308 	add.w	r3, r7, #8
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]
 8000706:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000708:	4b2c      	ldr	r3, [pc, #176]	; (80007bc <SystemClock_Config+0xd8>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800070c:	4a2b      	ldr	r2, [pc, #172]	; (80007bc <SystemClock_Config+0xd8>)
 800070e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000712:	6413      	str	r3, [r2, #64]	; 0x40
 8000714:	4b29      	ldr	r3, [pc, #164]	; (80007bc <SystemClock_Config+0xd8>)
 8000716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000720:	4b27      	ldr	r3, [pc, #156]	; (80007c0 <SystemClock_Config+0xdc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000728:	4a25      	ldr	r2, [pc, #148]	; (80007c0 <SystemClock_Config+0xdc>)
 800072a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	4b23      	ldr	r3, [pc, #140]	; (80007c0 <SystemClock_Config+0xdc>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000740:	2301      	movs	r3, #1
 8000742:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000744:	2310      	movs	r3, #16
 8000746:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000748:	2302      	movs	r3, #2
 800074a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800074c:	2300      	movs	r3, #0
 800074e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000750:	2308      	movs	r3, #8
 8000752:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000754:	2360      	movs	r3, #96	; 0x60
 8000756:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000758:	2302      	movs	r3, #2
 800075a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800075c:	2304      	movs	r3, #4
 800075e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000760:	2302      	movs	r3, #2
 8000762:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4618      	mov	r0, r3
 800076a:	f001 fb4f 	bl	8001e0c <HAL_RCC_OscConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000774:	f000 fcc2 	bl	80010fc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000778:	f001 faf8 	bl	8001d6c <HAL_PWREx_EnableOverDrive>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000782:	f000 fcbb 	bl	80010fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000786:	230f      	movs	r3, #15
 8000788:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078a:	2302      	movs	r3, #2
 800078c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000796:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	2103      	movs	r1, #3
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 fde0 	bl	8002368 <HAL_RCC_ClockConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80007ae:	f000 fca5 	bl	80010fc <Error_Handler>
  }
}
 80007b2:	bf00      	nop
 80007b4:	3750      	adds	r7, #80	; 0x50
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40007000 	.word	0x40007000

080007c4 <check_command>:

/* USER CODE BEGIN 4 */

unsigned char check_command(char* message)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	if(!strncmp((char*) message, "MR ", 3))
 80007cc:	2203      	movs	r2, #3
 80007ce:	4925      	ldr	r1, [pc, #148]	; (8000864 <check_command+0xa0>)
 80007d0:	6878      	ldr	r0, [r7, #4]
 80007d2:	f004 f813 	bl	80047fc <strncmp>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d101      	bne.n	80007e0 <check_command+0x1c>
		return MR;
 80007dc:	2301      	movs	r3, #1
 80007de:	e03c      	b.n	800085a <check_command+0x96>

	else if(!strncmp((char*) message, "MW ", 3))
 80007e0:	2203      	movs	r2, #3
 80007e2:	4921      	ldr	r1, [pc, #132]	; (8000868 <check_command+0xa4>)
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f004 f809 	bl	80047fc <strncmp>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d101      	bne.n	80007f4 <check_command+0x30>
		return MW;
 80007f0:	2302      	movs	r3, #2
 80007f2:	e032      	b.n	800085a <check_command+0x96>

	else if(!strncmp((char*) message, "MI ", 3))
 80007f4:	2203      	movs	r2, #3
 80007f6:	491d      	ldr	r1, [pc, #116]	; (800086c <check_command+0xa8>)
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f003 ffff 	bl	80047fc <strncmp>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d101      	bne.n	8000808 <check_command+0x44>
		return MI;
 8000804:	2303      	movs	r3, #3
 8000806:	e028      	b.n	800085a <check_command+0x96>

	else if(!strncmp((char*) message, "MO ", 3))
 8000808:	2203      	movs	r2, #3
 800080a:	4919      	ldr	r1, [pc, #100]	; (8000870 <check_command+0xac>)
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f003 fff5 	bl	80047fc <strncmp>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d101      	bne.n	800081c <check_command+0x58>
		return MO;
 8000818:	2304      	movs	r3, #4
 800081a:	e01e      	b.n	800085a <check_command+0x96>

	else if(!strncmp((char*) message, "RD ", 3))
 800081c:	2203      	movs	r2, #3
 800081e:	4915      	ldr	r1, [pc, #84]	; (8000874 <check_command+0xb0>)
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f003 ffeb 	bl	80047fc <strncmp>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d101      	bne.n	8000830 <check_command+0x6c>
		return RD;
 800082c:	2305      	movs	r3, #5
 800082e:	e014      	b.n	800085a <check_command+0x96>

	else if(!strncmp((char*) message, "WD ", 3))
 8000830:	2203      	movs	r2, #3
 8000832:	4911      	ldr	r1, [pc, #68]	; (8000878 <check_command+0xb4>)
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f003 ffe1 	bl	80047fc <strncmp>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d101      	bne.n	8000844 <check_command+0x80>
		return WD;
 8000840:	2306      	movs	r3, #6
 8000842:	e00a      	b.n	800085a <check_command+0x96>

	else if(!strncmp((char*) message, "RA ", 3))
 8000844:	2203      	movs	r2, #3
 8000846:	490d      	ldr	r1, [pc, #52]	; (800087c <check_command+0xb8>)
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f003 ffd7 	bl	80047fc <strncmp>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d101      	bne.n	8000858 <check_command+0x94>
		return RA;
 8000854:	2307      	movs	r3, #7
 8000856:	e000      	b.n	800085a <check_command+0x96>

	else return INV;
 8000858:	2300      	movs	r3, #0
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	080059a4 	.word	0x080059a4
 8000868:	080059a8 	.word	0x080059a8
 800086c:	080059ac 	.word	0x080059ac
 8000870:	080059b0 	.word	0x080059b0
 8000874:	080059b4 	.word	0x080059b4
 8000878:	080059b8 	.word	0x080059b8
 800087c:	080059bc 	.word	0x080059bc

08000880 <exec_command>:

void exec_command(unsigned char command, char* message)
{
 8000880:	b5b0      	push	{r4, r5, r7, lr}
 8000882:	b092      	sub	sp, #72	; 0x48
 8000884:	af02      	add	r7, sp, #8
 8000886:	4603      	mov	r3, r0
 8000888:	6039      	str	r1, [r7, #0]
 800088a:	71fb      	strb	r3, [r7, #7]
	unsigned int addr, length, data, port_addr, pin_setting, pin_values;

	switch(command)
 800088c:	79fb      	ldrb	r3, [r7, #7]
 800088e:	2b07      	cmp	r3, #7
 8000890:	f200 8152 	bhi.w	8000b38 <exec_command+0x2b8>
 8000894:	a201      	add	r2, pc, #4	; (adr r2, 800089c <exec_command+0x1c>)
 8000896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800089a:	bf00      	nop
 800089c:	080008bd 	.word	0x080008bd
 80008a0:	080008c5 	.word	0x080008c5
 80008a4:	08000987 	.word	0x08000987
 80008a8:	080009cf 	.word	0x080009cf
 80008ac:	08000a0f 	.word	0x08000a0f
 80008b0:	08000a4f 	.word	0x08000a4f
 80008b4:	08000af1 	.word	0x08000af1
 80008b8:	08000b39 	.word	0x08000b39
	{
		case INV:

			send_UART("Invalid instruction.");
 80008bc:	48a1      	ldr	r0, [pc, #644]	; (8000b44 <exec_command+0x2c4>)
 80008be:	f000 fda3 	bl	8001408 <send_UART>
			break;
 80008c2:	e13a      	b.n	8000b3a <exec_command+0x2ba>

		case MR:

			if(sscanf((char*) message, "%*s %x %x", &addr, &length) == 2)
 80008c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008c8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80008cc:	499e      	ldr	r1, [pc, #632]	; (8000b48 <exec_command+0x2c8>)
 80008ce:	6838      	ldr	r0, [r7, #0]
 80008d0:	f003 ff66 	bl	80047a0 <siscanf>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	d151      	bne.n	800097e <exec_command+0xfe>
			{
 80008da:	466b      	mov	r3, sp
 80008dc:	461d      	mov	r5, r3
				char data[length];
 80008de:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80008e0:	4623      	mov	r3, r4
 80008e2:	3b01      	subs	r3, #1
 80008e4:	637b      	str	r3, [r7, #52]	; 0x34
 80008e6:	4620      	mov	r0, r4
 80008e8:	f04f 0100 	mov.w	r1, #0
 80008ec:	f04f 0200 	mov.w	r2, #0
 80008f0:	f04f 0300 	mov.w	r3, #0
 80008f4:	00cb      	lsls	r3, r1, #3
 80008f6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80008fa:	00c2      	lsls	r2, r0, #3
 80008fc:	4620      	mov	r0, r4
 80008fe:	f04f 0100 	mov.w	r1, #0
 8000902:	f04f 0200 	mov.w	r2, #0
 8000906:	f04f 0300 	mov.w	r3, #0
 800090a:	00cb      	lsls	r3, r1, #3
 800090c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000910:	00c2      	lsls	r2, r0, #3
 8000912:	1de3      	adds	r3, r4, #7
 8000914:	08db      	lsrs	r3, r3, #3
 8000916:	00db      	lsls	r3, r3, #3
 8000918:	ebad 0d03 	sub.w	sp, sp, r3
 800091c:	ab02      	add	r3, sp, #8
 800091e:	3300      	adds	r3, #0
 8000920:	633b      	str	r3, [r7, #48]	; 0x30

				if(memory_read(addr, length, data))
 8000922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000924:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000928:	4618      	mov	r0, r3
 800092a:	f000 f93b 	bl	8000ba4 <memory_read>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d01f      	beq.n	8000974 <exec_command+0xf4>
				{
					sprintf((char*) message, "Memory read: ");
 8000934:	4985      	ldr	r1, [pc, #532]	; (8000b4c <exec_command+0x2cc>)
 8000936:	6838      	ldr	r0, [r7, #0]
 8000938:	f003 ff12 	bl	8004760 <siprintf>

					for(int i = 0; i < length; i++)
 800093c:	2300      	movs	r3, #0
 800093e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000940:	e010      	b.n	8000964 <exec_command+0xe4>
					{
						sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 8000942:	6838      	ldr	r0, [r7, #0]
 8000944:	f7ff fc7c 	bl	8000240 <strlen>
 8000948:	4602      	mov	r2, r0
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	1898      	adds	r0, r3, r2
 800094e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000952:	4413      	add	r3, r2
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	461a      	mov	r2, r3
 8000958:	497d      	ldr	r1, [pc, #500]	; (8000b50 <exec_command+0x2d0>)
 800095a:	f003 ff01 	bl	8004760 <siprintf>
					for(int i = 0; i < length; i++)
 800095e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000960:	3301      	adds	r3, #1
 8000962:	63bb      	str	r3, [r7, #56]	; 0x38
 8000964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000968:	429a      	cmp	r2, r3
 800096a:	d3ea      	bcc.n	8000942 <exec_command+0xc2>
					}

					send_UART((char*) message);
 800096c:	6838      	ldr	r0, [r7, #0]
 800096e:	f000 fd4b 	bl	8001408 <send_UART>
 8000972:	e002      	b.n	800097a <exec_command+0xfa>
				}
				else
					send_UART("Invalid Memory Read instruction argument values.\r");
 8000974:	4877      	ldr	r0, [pc, #476]	; (8000b54 <exec_command+0x2d4>)
 8000976:	f000 fd47 	bl	8001408 <send_UART>
 800097a:	46ad      	mov	sp, r5
			}
			else
				send_UART("Invalid Memory Read instruction syntax.");

			break;
 800097c:	e0dd      	b.n	8000b3a <exec_command+0x2ba>
				send_UART("Invalid Memory Read instruction syntax.");
 800097e:	4876      	ldr	r0, [pc, #472]	; (8000b58 <exec_command+0x2d8>)
 8000980:	f000 fd42 	bl	8001408 <send_UART>
			break;
 8000984:	e0d9      	b.n	8000b3a <exec_command+0x2ba>

		case MW:

			if(sscanf((char*) message, "%*s %x %x %x", &addr, &length, &data) == 3)
 8000986:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800098a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800098e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	460b      	mov	r3, r1
 8000996:	4971      	ldr	r1, [pc, #452]	; (8000b5c <exec_command+0x2dc>)
 8000998:	6838      	ldr	r0, [r7, #0]
 800099a:	f003 ff01 	bl	80047a0 <siscanf>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b03      	cmp	r3, #3
 80009a2:	d110      	bne.n	80009c6 <exec_command+0x146>
			{
				if(memory_write(addr, length, data))
 80009a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80009a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 f924 	bl	8000bf8 <memory_write>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d003      	beq.n	80009be <exec_command+0x13e>
					send_UART("Memory written with success.");
 80009b6:	486a      	ldr	r0, [pc, #424]	; (8000b60 <exec_command+0x2e0>)
 80009b8:	f000 fd26 	bl	8001408 <send_UART>
					send_UART("Invalid Memory Write instruction argument values.");
			}
			else
				send_UART("Invalid Memory Write instruction syntax.");

			break;
 80009bc:	e0bd      	b.n	8000b3a <exec_command+0x2ba>
					send_UART("Invalid Memory Write instruction argument values.");
 80009be:	4869      	ldr	r0, [pc, #420]	; (8000b64 <exec_command+0x2e4>)
 80009c0:	f000 fd22 	bl	8001408 <send_UART>
			break;
 80009c4:	e0b9      	b.n	8000b3a <exec_command+0x2ba>
				send_UART("Invalid Memory Write instruction syntax.");
 80009c6:	4868      	ldr	r0, [pc, #416]	; (8000b68 <exec_command+0x2e8>)
 80009c8:	f000 fd1e 	bl	8001408 <send_UART>
			break;
 80009cc:	e0b5      	b.n	8000b3a <exec_command+0x2ba>

		case MI:

			if(sscanf((char*) message, "%*s %x %x", &port_addr, &pin_setting) == 2)
 80009ce:	f107 031c 	add.w	r3, r7, #28
 80009d2:	f107 0220 	add.w	r2, r7, #32
 80009d6:	495c      	ldr	r1, [pc, #368]	; (8000b48 <exec_command+0x2c8>)
 80009d8:	6838      	ldr	r0, [r7, #0]
 80009da:	f003 fee1 	bl	80047a0 <siscanf>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	d110      	bne.n	8000a06 <exec_command+0x186>
			{
				if(make_pin_input(port_addr, pin_setting))
 80009e4:	6a3b      	ldr	r3, [r7, #32]
 80009e6:	69fa      	ldr	r2, [r7, #28]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 f92c 	bl	8000c48 <make_pin_input>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d003      	beq.n	80009fe <exec_command+0x17e>
					send_UART("Pin(s) set as input with success.");
 80009f6:	485d      	ldr	r0, [pc, #372]	; (8000b6c <exec_command+0x2ec>)
 80009f8:	f000 fd06 	bl	8001408 <send_UART>
					send_UART("Invalid Make Pin Input instruction argument values.");
			}
			else
			  send_UART("Invalid Make Pin Input instruction syntax.");

			break;
 80009fc:	e09d      	b.n	8000b3a <exec_command+0x2ba>
					send_UART("Invalid Make Pin Input instruction argument values.");
 80009fe:	485c      	ldr	r0, [pc, #368]	; (8000b70 <exec_command+0x2f0>)
 8000a00:	f000 fd02 	bl	8001408 <send_UART>
			break;
 8000a04:	e099      	b.n	8000b3a <exec_command+0x2ba>
			  send_UART("Invalid Make Pin Input instruction syntax.");
 8000a06:	485b      	ldr	r0, [pc, #364]	; (8000b74 <exec_command+0x2f4>)
 8000a08:	f000 fcfe 	bl	8001408 <send_UART>
			break;
 8000a0c:	e095      	b.n	8000b3a <exec_command+0x2ba>

		case MO:

			if(sscanf((char*) message, "%*s %x %x", &port_addr, &pin_setting) == 2)
 8000a0e:	f107 031c 	add.w	r3, r7, #28
 8000a12:	f107 0220 	add.w	r2, r7, #32
 8000a16:	494c      	ldr	r1, [pc, #304]	; (8000b48 <exec_command+0x2c8>)
 8000a18:	6838      	ldr	r0, [r7, #0]
 8000a1a:	f003 fec1 	bl	80047a0 <siscanf>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b02      	cmp	r3, #2
 8000a22:	d110      	bne.n	8000a46 <exec_command+0x1c6>
			{
				if(make_pin_output(port_addr, pin_setting))
 8000a24:	6a3b      	ldr	r3, [r7, #32]
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	4611      	mov	r1, r2
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f000 f9f2 	bl	8000e14 <make_pin_output>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d003      	beq.n	8000a3e <exec_command+0x1be>
					send_UART("Pin(s) set as output with success.");
 8000a36:	4850      	ldr	r0, [pc, #320]	; (8000b78 <exec_command+0x2f8>)
 8000a38:	f000 fce6 	bl	8001408 <send_UART>
					send_UART("Invalid Make Pin Output instruction argument values.");
			}
			else
				send_UART("Invalid Make Pin Output instruction syntax.");

			break;
 8000a3c:	e07d      	b.n	8000b3a <exec_command+0x2ba>
					send_UART("Invalid Make Pin Output instruction argument values.");
 8000a3e:	484f      	ldr	r0, [pc, #316]	; (8000b7c <exec_command+0x2fc>)
 8000a40:	f000 fce2 	bl	8001408 <send_UART>
			break;
 8000a44:	e079      	b.n	8000b3a <exec_command+0x2ba>
				send_UART("Invalid Make Pin Output instruction syntax.");
 8000a46:	484e      	ldr	r0, [pc, #312]	; (8000b80 <exec_command+0x300>)
 8000a48:	f000 fcde 	bl	8001408 <send_UART>
			break;
 8000a4c:	e075      	b.n	8000b3a <exec_command+0x2ba>

		case RD:

			if(sscanf((char*) message, "%*s %x %x", &port_addr, &pin_setting) == 2)
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	f107 0220 	add.w	r2, r7, #32
 8000a56:	493c      	ldr	r1, [pc, #240]	; (8000b48 <exec_command+0x2c8>)
 8000a58:	6838      	ldr	r0, [r7, #0]
 8000a5a:	f003 fea1 	bl	80047a0 <siscanf>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b02      	cmp	r3, #2
 8000a62:	d141      	bne.n	8000ae8 <exec_command+0x268>
			{
				GPIO_PinState pin_values[16];

				if(read_dig_input(port_addr, pin_setting, pin_values))
 8000a64:	6a3b      	ldr	r3, [r7, #32]
 8000a66:	69f9      	ldr	r1, [r7, #28]
 8000a68:	f107 0208 	add.w	r2, r7, #8
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f000 fab9 	bl	8000fe4 <read_dig_input>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d033      	beq.n	8000ae0 <exec_command+0x260>
				{
					sprintf((char*) message, "Digital input read: ");
 8000a78:	4942      	ldr	r1, [pc, #264]	; (8000b84 <exec_command+0x304>)
 8000a7a:	6838      	ldr	r0, [r7, #0]
 8000a7c:	f003 fe70 	bl	8004760 <siprintf>

					for(int i = 15; i >= 0; i--)
 8000a80:	230f      	movs	r3, #15
 8000a82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000a84:	e025      	b.n	8000ad2 <exec_command+0x252>
					{
						sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 8000a86:	6838      	ldr	r0, [r7, #0]
 8000a88:	f7ff fbda 	bl	8000240 <strlen>
 8000a8c:	4602      	mov	r2, r0
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	1898      	adds	r0, r3, r2
 8000a92:	f107 0208 	add.w	r2, r7, #8
 8000a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a98:	4413      	add	r3, r2
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	493a      	ldr	r1, [pc, #232]	; (8000b88 <exec_command+0x308>)
 8000aa0:	f003 fe5e 	bl	8004760 <siprintf>

						if(!(i % 4) && i)
 8000aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000aa6:	f003 0303 	and.w	r3, r3, #3
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d10e      	bne.n	8000acc <exec_command+0x24c>
 8000aae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d00b      	beq.n	8000acc <exec_command+0x24c>
							strcat((char*) message, " ");
 8000ab4:	6838      	ldr	r0, [r7, #0]
 8000ab6:	f7ff fbc3 	bl	8000240 <strlen>
 8000aba:	4603      	mov	r3, r0
 8000abc:	461a      	mov	r2, r3
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	4932      	ldr	r1, [pc, #200]	; (8000b8c <exec_command+0x30c>)
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	881b      	ldrh	r3, [r3, #0]
 8000aca:	8013      	strh	r3, [r2, #0]
					for(int i = 15; i >= 0; i--)
 8000acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	dad6      	bge.n	8000a86 <exec_command+0x206>
					}

					send_UART((char*) message);
 8000ad8:	6838      	ldr	r0, [r7, #0]
 8000ada:	f000 fc95 	bl	8001408 <send_UART>
					send_UART("Invalid Read Digital Input instruction argument values.");
			}
			else
				send_UART("Invalid Read Digital Input instruction syntax.");

			break;
 8000ade:	e02c      	b.n	8000b3a <exec_command+0x2ba>
					send_UART("Invalid Read Digital Input instruction argument values.");
 8000ae0:	482b      	ldr	r0, [pc, #172]	; (8000b90 <exec_command+0x310>)
 8000ae2:	f000 fc91 	bl	8001408 <send_UART>
			break;
 8000ae6:	e028      	b.n	8000b3a <exec_command+0x2ba>
				send_UART("Invalid Read Digital Input instruction syntax.");
 8000ae8:	482a      	ldr	r0, [pc, #168]	; (8000b94 <exec_command+0x314>)
 8000aea:	f000 fc8d 	bl	8001408 <send_UART>
			break;
 8000aee:	e024      	b.n	8000b3a <exec_command+0x2ba>

		case WD:

			if(sscanf((char*) message, "%*s %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 8000af0:	f107 011c 	add.w	r1, r7, #28
 8000af4:	f107 0220 	add.w	r2, r7, #32
 8000af8:	f107 0318 	add.w	r3, r7, #24
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	460b      	mov	r3, r1
 8000b00:	4916      	ldr	r1, [pc, #88]	; (8000b5c <exec_command+0x2dc>)
 8000b02:	6838      	ldr	r0, [r7, #0]
 8000b04:	f003 fe4c 	bl	80047a0 <siscanf>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	d110      	bne.n	8000b30 <exec_command+0x2b0>
			{
				if(write_dig_output(port_addr, pin_setting, pin_values))
 8000b0e:	6a3b      	ldr	r3, [r7, #32]
 8000b10:	69f9      	ldr	r1, [r7, #28]
 8000b12:	69ba      	ldr	r2, [r7, #24]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f000 faa9 	bl	800106c <write_dig_output>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d003      	beq.n	8000b28 <exec_command+0x2a8>
					send_UART("Digital output value wrote with success.");
 8000b20:	481d      	ldr	r0, [pc, #116]	; (8000b98 <exec_command+0x318>)
 8000b22:	f000 fc71 	bl	8001408 <send_UART>
					send_UART("Invalid Write Digital Output instruction argument values.");
			}
			else
				send_UART("Invalid Write Digital Output instruction syntax.");

			break;
 8000b26:	e008      	b.n	8000b3a <exec_command+0x2ba>
					send_UART("Invalid Write Digital Output instruction argument values.");
 8000b28:	481c      	ldr	r0, [pc, #112]	; (8000b9c <exec_command+0x31c>)
 8000b2a:	f000 fc6d 	bl	8001408 <send_UART>
			break;
 8000b2e:	e004      	b.n	8000b3a <exec_command+0x2ba>
				send_UART("Invalid Write Digital Output instruction syntax.");
 8000b30:	481b      	ldr	r0, [pc, #108]	; (8000ba0 <exec_command+0x320>)
 8000b32:	f000 fc69 	bl	8001408 <send_UART>
			break;
 8000b36:	e000      	b.n	8000b3a <exec_command+0x2ba>

			break;

		default:

			break;
 8000b38:	bf00      	nop
	}

}
 8000b3a:	bf00      	nop
 8000b3c:	3740      	adds	r7, #64	; 0x40
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bdb0      	pop	{r4, r5, r7, pc}
 8000b42:	bf00      	nop
 8000b44:	080059c0 	.word	0x080059c0
 8000b48:	080059d8 	.word	0x080059d8
 8000b4c:	080059e4 	.word	0x080059e4
 8000b50:	080059f4 	.word	0x080059f4
 8000b54:	080059fc 	.word	0x080059fc
 8000b58:	08005a30 	.word	0x08005a30
 8000b5c:	08005a58 	.word	0x08005a58
 8000b60:	08005a68 	.word	0x08005a68
 8000b64:	08005a88 	.word	0x08005a88
 8000b68:	08005abc 	.word	0x08005abc
 8000b6c:	08005ae8 	.word	0x08005ae8
 8000b70:	08005b0c 	.word	0x08005b0c
 8000b74:	08005b40 	.word	0x08005b40
 8000b78:	08005b6c 	.word	0x08005b6c
 8000b7c:	08005b90 	.word	0x08005b90
 8000b80:	08005bc8 	.word	0x08005bc8
 8000b84:	08005bf4 	.word	0x08005bf4
 8000b88:	08005c0c 	.word	0x08005c0c
 8000b8c:	08005c10 	.word	0x08005c10
 8000b90:	08005c14 	.word	0x08005c14
 8000b94:	08005c4c 	.word	0x08005c4c
 8000b98:	08005c7c 	.word	0x08005c7c
 8000b9c:	08005ca8 	.word	0x08005ca8
 8000ba0:	08005ce4 	.word	0x08005ce4

08000ba4 <memory_read>:

bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b087      	sub	sp, #28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 && addr_r > 0xFFFF && length < 0 && length > 0xFF)
		return false;

	if((0x10000 - addr_r) < length)
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d901      	bls.n	8000bc0 <memory_read+0x1c>
		return false;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e013      	b.n	8000be8 <memory_read+0x44>

	for(int i = 0; i < length; i++)
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	e00b      	b.n	8000bde <memory_read+0x3a>
	{
		data[i] = memory[addr_r++];
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	1c5a      	adds	r2, r3, #1
 8000bca:	60fa      	str	r2, [r7, #12]
 8000bcc:	697a      	ldr	r2, [r7, #20]
 8000bce:	6879      	ldr	r1, [r7, #4]
 8000bd0:	440a      	add	r2, r1
 8000bd2:	4908      	ldr	r1, [pc, #32]	; (8000bf4 <memory_read+0x50>)
 8000bd4:	5ccb      	ldrb	r3, [r1, r3]
 8000bd6:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	68ba      	ldr	r2, [r7, #8]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d8ef      	bhi.n	8000bc6 <memory_read+0x22>
	}

	return true;
 8000be6:	2301      	movs	r3, #1
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	371c      	adds	r7, #28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	20000118 	.word	0x20000118

08000bf8 <memory_write>:

bool memory_write(unsigned int addr, unsigned int length, int data)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b087      	sub	sp, #28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
	if(addr < 0 && addr > 0xFFFF && length < 0 && length > 0xFF && data < 0 && data > 0xFF)
		return false;

	if((0x10000 - addr) < length)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8000c0a:	68ba      	ldr	r2, [r7, #8]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d901      	bls.n	8000c14 <memory_write+0x1c>
		return false;
 8000c10:	2300      	movs	r3, #0
 8000c12:	e011      	b.n	8000c38 <memory_write+0x40>

	for(int i = 0; i < length; i++)
 8000c14:	2300      	movs	r3, #0
 8000c16:	617b      	str	r3, [r7, #20]
 8000c18:	e009      	b.n	8000c2e <memory_write+0x36>
	{
		memory[addr++] = data;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	1c5a      	adds	r2, r3, #1
 8000c1e:	60fa      	str	r2, [r7, #12]
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	b2d1      	uxtb	r1, r2
 8000c24:	4a07      	ldr	r2, [pc, #28]	; (8000c44 <memory_write+0x4c>)
 8000c26:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	617b      	str	r3, [r7, #20]
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	68ba      	ldr	r2, [r7, #8]
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d8f1      	bhi.n	8000c1a <memory_write+0x22>
	}

	return true;
 8000c36:	2301      	movs	r3, #1
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	371c      	adds	r7, #28
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	20000118 	.word	0x20000118

08000c48 <make_pin_input>:

bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b092      	sub	sp, #72	; 0x48
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d10b      	bne.n	8000c70 <make_pin_input+0x28>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b0b      	cmp	r3, #11
 8000c5c:	d908      	bls.n	8000c70 <make_pin_input+0x28>
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d105      	bne.n	8000c70 <make_pin_input+0x28>
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c6a:	d301      	bcc.n	8000c70 <make_pin_input+0x28>
		return false;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	e0c8      	b.n	8000e02 <make_pin_input+0x1ba>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	2b0a      	cmp	r3, #10
 8000c76:	f200 80a8 	bhi.w	8000dca <make_pin_input+0x182>
 8000c7a:	a201      	add	r2, pc, #4	; (adr r2, 8000c80 <make_pin_input+0x38>)
 8000c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c80:	08000cad 	.word	0x08000cad
 8000c84:	08000cc7 	.word	0x08000cc7
 8000c88:	08000ce1 	.word	0x08000ce1
 8000c8c:	08000cfb 	.word	0x08000cfb
 8000c90:	08000d15 	.word	0x08000d15
 8000c94:	08000d2f 	.word	0x08000d2f
 8000c98:	08000d49 	.word	0x08000d49
 8000c9c:	08000d63 	.word	0x08000d63
 8000ca0:	08000d7d 	.word	0x08000d7d
 8000ca4:	08000d97 	.word	0x08000d97
 8000ca8:	08000db1 	.word	0x08000db1

	switch(port_addr)
	{
	case  1: __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8000cac:	4b57      	ldr	r3, [pc, #348]	; (8000e0c <make_pin_input+0x1c4>)
 8000cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb0:	4a56      	ldr	r2, [pc, #344]	; (8000e0c <make_pin_input+0x1c4>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb8:	4b54      	ldr	r3, [pc, #336]	; (8000e0c <make_pin_input+0x1c4>)
 8000cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	633b      	str	r3, [r7, #48]	; 0x30
 8000cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cc4:	e081      	b.n	8000dca <make_pin_input+0x182>
	case  2: __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 8000cc6:	4b51      	ldr	r3, [pc, #324]	; (8000e0c <make_pin_input+0x1c4>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	4a50      	ldr	r2, [pc, #320]	; (8000e0c <make_pin_input+0x1c4>)
 8000ccc:	f043 0302 	orr.w	r3, r3, #2
 8000cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd2:	4b4e      	ldr	r3, [pc, #312]	; (8000e0c <make_pin_input+0x1c4>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cde:	e074      	b.n	8000dca <make_pin_input+0x182>
	case  3: __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 8000ce0:	4b4a      	ldr	r3, [pc, #296]	; (8000e0c <make_pin_input+0x1c4>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce4:	4a49      	ldr	r2, [pc, #292]	; (8000e0c <make_pin_input+0x1c4>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6313      	str	r3, [r2, #48]	; 0x30
 8000cec:	4b47      	ldr	r3, [pc, #284]	; (8000e0c <make_pin_input+0x1c4>)
 8000cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf0:	f003 0304 	and.w	r3, r3, #4
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cf8:	e067      	b.n	8000dca <make_pin_input+0x182>
	case  4: __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 8000cfa:	4b44      	ldr	r3, [pc, #272]	; (8000e0c <make_pin_input+0x1c4>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	4a43      	ldr	r2, [pc, #268]	; (8000e0c <make_pin_input+0x1c4>)
 8000d00:	f043 0308 	orr.w	r3, r3, #8
 8000d04:	6313      	str	r3, [r2, #48]	; 0x30
 8000d06:	4b41      	ldr	r3, [pc, #260]	; (8000e0c <make_pin_input+0x1c4>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	f003 0308 	and.w	r3, r3, #8
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	e05a      	b.n	8000dca <make_pin_input+0x182>
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8000d14:	4b3d      	ldr	r3, [pc, #244]	; (8000e0c <make_pin_input+0x1c4>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d18:	4a3c      	ldr	r2, [pc, #240]	; (8000e0c <make_pin_input+0x1c4>)
 8000d1a:	f043 0310 	orr.w	r3, r3, #16
 8000d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d20:	4b3a      	ldr	r3, [pc, #232]	; (8000e0c <make_pin_input+0x1c4>)
 8000d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d24:	f003 0310 	and.w	r3, r3, #16
 8000d28:	623b      	str	r3, [r7, #32]
 8000d2a:	6a3b      	ldr	r3, [r7, #32]
 8000d2c:	e04d      	b.n	8000dca <make_pin_input+0x182>
	case  6: __HAL_RCC_GPIOF_CLK_ENABLE(); break;
 8000d2e:	4b37      	ldr	r3, [pc, #220]	; (8000e0c <make_pin_input+0x1c4>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a36      	ldr	r2, [pc, #216]	; (8000e0c <make_pin_input+0x1c4>)
 8000d34:	f043 0320 	orr.w	r3, r3, #32
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3a:	4b34      	ldr	r3, [pc, #208]	; (8000e0c <make_pin_input+0x1c4>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	f003 0320 	and.w	r3, r3, #32
 8000d42:	61fb      	str	r3, [r7, #28]
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	e040      	b.n	8000dca <make_pin_input+0x182>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8000d48:	4b30      	ldr	r3, [pc, #192]	; (8000e0c <make_pin_input+0x1c4>)
 8000d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4c:	4a2f      	ldr	r2, [pc, #188]	; (8000e0c <make_pin_input+0x1c4>)
 8000d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d52:	6313      	str	r3, [r2, #48]	; 0x30
 8000d54:	4b2d      	ldr	r3, [pc, #180]	; (8000e0c <make_pin_input+0x1c4>)
 8000d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d5c:	61bb      	str	r3, [r7, #24]
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	e033      	b.n	8000dca <make_pin_input+0x182>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8000d62:	4b2a      	ldr	r3, [pc, #168]	; (8000e0c <make_pin_input+0x1c4>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	4a29      	ldr	r2, [pc, #164]	; (8000e0c <make_pin_input+0x1c4>)
 8000d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6e:	4b27      	ldr	r3, [pc, #156]	; (8000e0c <make_pin_input+0x1c4>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	e026      	b.n	8000dca <make_pin_input+0x182>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8000d7c:	4b23      	ldr	r3, [pc, #140]	; (8000e0c <make_pin_input+0x1c4>)
 8000d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d80:	4a22      	ldr	r2, [pc, #136]	; (8000e0c <make_pin_input+0x1c4>)
 8000d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d86:	6313      	str	r3, [r2, #48]	; 0x30
 8000d88:	4b20      	ldr	r3, [pc, #128]	; (8000e0c <make_pin_input+0x1c4>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	e019      	b.n	8000dca <make_pin_input+0x182>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8000d96:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <make_pin_input+0x1c4>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	4a1c      	ldr	r2, [pc, #112]	; (8000e0c <make_pin_input+0x1c4>)
 8000d9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da0:	6313      	str	r3, [r2, #48]	; 0x30
 8000da2:	4b1a      	ldr	r3, [pc, #104]	; (8000e0c <make_pin_input+0x1c4>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	e00c      	b.n	8000dca <make_pin_input+0x182>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8000db0:	4b16      	ldr	r3, [pc, #88]	; (8000e0c <make_pin_input+0x1c4>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	4a15      	ldr	r2, [pc, #84]	; (8000e0c <make_pin_input+0x1c4>)
 8000db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dba:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbc:	4b13      	ldr	r3, [pc, #76]	; (8000e0c <make_pin_input+0x1c4>)
 8000dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8000dda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de2:	2300      	movs	r3, #0
 8000de4:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	63fb      	str	r3, [r7, #60]	; 0x3c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <make_pin_input+0x1c8>)
 8000dee:	4413      	add	r3, r2
 8000df0:	029b      	lsls	r3, r3, #10
 8000df2:	461a      	mov	r2, r3
 8000df4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	f000 fdd8 	bl	80019b0 <HAL_GPIO_Init>

	return true;
 8000e00:	2301      	movs	r3, #1
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3748      	adds	r7, #72	; 0x48
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40023800 	.word	0x40023800
 8000e10:	0010007f 	.word	0x0010007f

08000e14 <make_pin_output>:

bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b092      	sub	sp, #72	; 0x48
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d10b      	bne.n	8000e3c <make_pin_output+0x28>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b0b      	cmp	r3, #11
 8000e28:	d908      	bls.n	8000e3c <make_pin_output+0x28>
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d105      	bne.n	8000e3c <make_pin_output+0x28>
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e36:	d301      	bcc.n	8000e3c <make_pin_output+0x28>
		return false;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	e0ca      	b.n	8000fd2 <make_pin_output+0x1be>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	2b0a      	cmp	r3, #10
 8000e42:	f200 80a8 	bhi.w	8000f96 <make_pin_output+0x182>
 8000e46:	a201      	add	r2, pc, #4	; (adr r2, 8000e4c <make_pin_output+0x38>)
 8000e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e4c:	08000e79 	.word	0x08000e79
 8000e50:	08000e93 	.word	0x08000e93
 8000e54:	08000ead 	.word	0x08000ead
 8000e58:	08000ec7 	.word	0x08000ec7
 8000e5c:	08000ee1 	.word	0x08000ee1
 8000e60:	08000efb 	.word	0x08000efb
 8000e64:	08000f15 	.word	0x08000f15
 8000e68:	08000f2f 	.word	0x08000f2f
 8000e6c:	08000f49 	.word	0x08000f49
 8000e70:	08000f63 	.word	0x08000f63
 8000e74:	08000f7d 	.word	0x08000f7d

	switch(port_addr)
	{
	case  1: __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8000e78:	4b58      	ldr	r3, [pc, #352]	; (8000fdc <make_pin_output+0x1c8>)
 8000e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7c:	4a57      	ldr	r2, [pc, #348]	; (8000fdc <make_pin_output+0x1c8>)
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	6313      	str	r3, [r2, #48]	; 0x30
 8000e84:	4b55      	ldr	r3, [pc, #340]	; (8000fdc <make_pin_output+0x1c8>)
 8000e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e88:	f003 0301 	and.w	r3, r3, #1
 8000e8c:	633b      	str	r3, [r7, #48]	; 0x30
 8000e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e90:	e081      	b.n	8000f96 <make_pin_output+0x182>
	case  2: __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 8000e92:	4b52      	ldr	r3, [pc, #328]	; (8000fdc <make_pin_output+0x1c8>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	4a51      	ldr	r2, [pc, #324]	; (8000fdc <make_pin_output+0x1c8>)
 8000e98:	f043 0302 	orr.w	r3, r3, #2
 8000e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9e:	4b4f      	ldr	r3, [pc, #316]	; (8000fdc <make_pin_output+0x1c8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	f003 0302 	and.w	r3, r3, #2
 8000ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eaa:	e074      	b.n	8000f96 <make_pin_output+0x182>
	case  3: __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 8000eac:	4b4b      	ldr	r3, [pc, #300]	; (8000fdc <make_pin_output+0x1c8>)
 8000eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb0:	4a4a      	ldr	r2, [pc, #296]	; (8000fdc <make_pin_output+0x1c8>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	6313      	str	r3, [r2, #48]	; 0x30
 8000eb8:	4b48      	ldr	r3, [pc, #288]	; (8000fdc <make_pin_output+0x1c8>)
 8000eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebc:	f003 0304 	and.w	r3, r3, #4
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ec4:	e067      	b.n	8000f96 <make_pin_output+0x182>
	case  4: __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 8000ec6:	4b45      	ldr	r3, [pc, #276]	; (8000fdc <make_pin_output+0x1c8>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a44      	ldr	r2, [pc, #272]	; (8000fdc <make_pin_output+0x1c8>)
 8000ecc:	f043 0308 	orr.w	r3, r3, #8
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b42      	ldr	r3, [pc, #264]	; (8000fdc <make_pin_output+0x1c8>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0308 	and.w	r3, r3, #8
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
 8000edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ede:	e05a      	b.n	8000f96 <make_pin_output+0x182>
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 8000ee0:	4b3e      	ldr	r3, [pc, #248]	; (8000fdc <make_pin_output+0x1c8>)
 8000ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee4:	4a3d      	ldr	r2, [pc, #244]	; (8000fdc <make_pin_output+0x1c8>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	6313      	str	r3, [r2, #48]	; 0x30
 8000eec:	4b3b      	ldr	r3, [pc, #236]	; (8000fdc <make_pin_output+0x1c8>)
 8000eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef0:	f003 0310 	and.w	r3, r3, #16
 8000ef4:	623b      	str	r3, [r7, #32]
 8000ef6:	6a3b      	ldr	r3, [r7, #32]
 8000ef8:	e04d      	b.n	8000f96 <make_pin_output+0x182>
	case  6: __HAL_RCC_GPIOF_CLK_ENABLE(); break;
 8000efa:	4b38      	ldr	r3, [pc, #224]	; (8000fdc <make_pin_output+0x1c8>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efe:	4a37      	ldr	r2, [pc, #220]	; (8000fdc <make_pin_output+0x1c8>)
 8000f00:	f043 0320 	orr.w	r3, r3, #32
 8000f04:	6313      	str	r3, [r2, #48]	; 0x30
 8000f06:	4b35      	ldr	r3, [pc, #212]	; (8000fdc <make_pin_output+0x1c8>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	f003 0320 	and.w	r3, r3, #32
 8000f0e:	61fb      	str	r3, [r7, #28]
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	e040      	b.n	8000f96 <make_pin_output+0x182>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8000f14:	4b31      	ldr	r3, [pc, #196]	; (8000fdc <make_pin_output+0x1c8>)
 8000f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f18:	4a30      	ldr	r2, [pc, #192]	; (8000fdc <make_pin_output+0x1c8>)
 8000f1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f20:	4b2e      	ldr	r3, [pc, #184]	; (8000fdc <make_pin_output+0x1c8>)
 8000f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f28:	61bb      	str	r3, [r7, #24]
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	e033      	b.n	8000f96 <make_pin_output+0x182>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 8000f2e:	4b2b      	ldr	r3, [pc, #172]	; (8000fdc <make_pin_output+0x1c8>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a2a      	ldr	r2, [pc, #168]	; (8000fdc <make_pin_output+0x1c8>)
 8000f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b28      	ldr	r3, [pc, #160]	; (8000fdc <make_pin_output+0x1c8>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	e026      	b.n	8000f96 <make_pin_output+0x182>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 8000f48:	4b24      	ldr	r3, [pc, #144]	; (8000fdc <make_pin_output+0x1c8>)
 8000f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4c:	4a23      	ldr	r2, [pc, #140]	; (8000fdc <make_pin_output+0x1c8>)
 8000f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f52:	6313      	str	r3, [r2, #48]	; 0x30
 8000f54:	4b21      	ldr	r3, [pc, #132]	; (8000fdc <make_pin_output+0x1c8>)
 8000f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	e019      	b.n	8000f96 <make_pin_output+0x182>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 8000f62:	4b1e      	ldr	r3, [pc, #120]	; (8000fdc <make_pin_output+0x1c8>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <make_pin_output+0x1c8>)
 8000f68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6e:	4b1b      	ldr	r3, [pc, #108]	; (8000fdc <make_pin_output+0x1c8>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	e00c      	b.n	8000f96 <make_pin_output+0x182>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8000f7c:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <make_pin_output+0x1c8>)
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f80:	4a16      	ldr	r2, [pc, #88]	; (8000fdc <make_pin_output+0x1c8>)
 8000f82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f86:	6313      	str	r3, [r2, #48]	; 0x30
 8000f88:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <make_pin_output+0x1c8>)
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8000fa6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	643b      	str	r3, [r7, #64]	; 0x40

//	HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <make_pin_output+0x1cc>)
 8000fbe:	4413      	add	r3, r2
 8000fc0:	029b      	lsls	r3, r3, #10
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4610      	mov	r0, r2
 8000fcc:	f000 fcf0 	bl	80019b0 <HAL_GPIO_Init>

	return true;
 8000fd0:	2301      	movs	r3, #1
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3748      	adds	r7, #72	; 0x48
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	0010007f 	.word	0x0010007f

08000fe4 <read_dig_input>:


bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10b      	bne.n	800100e <read_dig_input+0x2a>
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2b0b      	cmp	r3, #11
 8000ffa:	d908      	bls.n	800100e <read_dig_input+0x2a>
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d105      	bne.n	800100e <read_dig_input+0x2a>
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001008:	d301      	bcc.n	800100e <read_dig_input+0x2a>
		return false;
 800100a:	2300      	movs	r3, #0
 800100c:	e028      	b.n	8001060 <read_dig_input+0x7c>

	int mask = 1;
 800100e:	2301      	movs	r3, #1
 8001010:	617b      	str	r3, [r7, #20]

	for(int pin = 0; pin < 16; pin++)
 8001012:	2300      	movs	r3, #0
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	e01f      	b.n	8001058 <read_dig_input+0x74>
	{
		if(pin_setting & mask)
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	4013      	ands	r3, r2
 800101e:	2b00      	cmp	r3, #0
 8001020:	d00f      	beq.n	8001042 <read_dig_input+0x5e>
			pin_values[pin] = HAL_GPIO_ReadPin((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), (uint16_t) (0x0001U * (pin + 1)));
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	4b10      	ldr	r3, [pc, #64]	; (8001068 <read_dig_input+0x84>)
 8001026:	4413      	add	r3, r2
 8001028:	029b      	lsls	r3, r3, #10
 800102a:	4618      	mov	r0, r3
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	3301      	adds	r3, #1
 8001030:	b299      	uxth	r1, r3
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	18d4      	adds	r4, r2, r3
 8001038:	f000 fe66 	bl	8001d08 <HAL_GPIO_ReadPin>
 800103c:	4603      	mov	r3, r0
 800103e:	7023      	strb	r3, [r4, #0]
 8001040:	e004      	b.n	800104c <read_dig_input+0x68>
		else
			pin_values[pin] = (GPIO_PinState) 0;
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	4413      	add	r3, r2
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	617b      	str	r3, [r7, #20]
	for(int pin = 0; pin < 16; pin++)
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	3301      	adds	r3, #1
 8001056:	613b      	str	r3, [r7, #16]
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	2b0f      	cmp	r3, #15
 800105c:	dddc      	ble.n	8001018 <read_dig_input+0x34>
	}

	return true;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	371c      	adds	r7, #28
 8001064:	46bd      	mov	sp, r7
 8001066:	bd90      	pop	{r4, r7, pc}
 8001068:	0010007f 	.word	0x0010007f

0800106c <write_dig_output>:


bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 && port_addr > 0x0B && pin_setting < 0x01 && pin_setting > 0xFFFF && pin_values < 0x01 && pin_values > 0xFFFF)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d112      	bne.n	80010a4 <write_dig_output+0x38>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2b0b      	cmp	r3, #11
 8001082:	d90f      	bls.n	80010a4 <write_dig_output+0x38>
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10c      	bne.n	80010a4 <write_dig_output+0x38>
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001090:	d308      	bcc.n	80010a4 <write_dig_output+0x38>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d105      	bne.n	80010a4 <write_dig_output+0x38>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800109e:	d301      	bcc.n	80010a4 <write_dig_output+0x38>
		return false;
 80010a0:	2300      	movs	r3, #0
 80010a2:	e024      	b.n	80010ee <write_dig_output+0x82>

	int mask = 1;
 80010a4:	2301      	movs	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]

	for(int pin = 0; pin < 16; pin++)
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
 80010ac:	e01b      	b.n	80010e6 <write_dig_output+0x7a>
	{
		if(pin_setting & mask)
 80010ae:	697a      	ldr	r2, [r7, #20]
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d013      	beq.n	80010e0 <write_dig_output+0x74>
		{
			HAL_GPIO_WritePin((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), (uint16_t) (0x0001U * (pin + 1)), (GPIO_PinState) (pin_values & mask));
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <write_dig_output+0x8c>)
 80010bc:	4413      	add	r3, r2
 80010be:	029b      	lsls	r3, r3, #10
 80010c0:	4618      	mov	r0, r3
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	3301      	adds	r3, #1
 80010c6:	b299      	uxth	r1, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	4013      	ands	r3, r2
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	461a      	mov	r2, r3
 80010d6:	f000 fe2f 	bl	8001d38 <HAL_GPIO_WritePin>
			mask <<= 1;
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	617b      	str	r3, [r7, #20]
	for(int pin = 0; pin < 16; pin++)
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	3301      	adds	r3, #1
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	2b0f      	cmp	r3, #15
 80010ea:	dde0      	ble.n	80010ae <write_dig_output+0x42>
		}
	}

	return true;
 80010ec:	2301      	movs	r3, #1

WDβ01β88β80
WD GPIOA
*/

}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	0010007f 	.word	0x0010007f

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	e7fe      	b.n	8001104 <Error_Handler+0x8>
	...

08001108 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800110e:	4b0f      	ldr	r3, [pc, #60]	; (800114c <HAL_MspInit+0x44>)
 8001110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001112:	4a0e      	ldr	r2, [pc, #56]	; (800114c <HAL_MspInit+0x44>)
 8001114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001118:	6413      	str	r3, [r2, #64]	; 0x40
 800111a:	4b0c      	ldr	r3, [pc, #48]	; (800114c <HAL_MspInit+0x44>)
 800111c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <HAL_MspInit+0x44>)
 8001128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800112a:	4a08      	ldr	r2, [pc, #32]	; (800114c <HAL_MspInit+0x44>)
 800112c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001130:	6453      	str	r3, [r2, #68]	; 0x44
 8001132:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_MspInit+0x44>)
 8001134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40023800 	.word	0x40023800

08001150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <NMI_Handler+0x4>

08001156 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115a:	e7fe      	b.n	800115a <HardFault_Handler+0x4>

0800115c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001160:	e7fe      	b.n	8001160 <MemManage_Handler+0x4>

08001162 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001166:	e7fe      	b.n	8001166 <BusFault_Handler+0x4>

08001168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800116c:	e7fe      	b.n	800116c <UsageFault_Handler+0x4>

0800116e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800119c:	f000 fa44 	bl	8001628 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80011a8:	4802      	ldr	r0, [pc, #8]	; (80011b4 <USART3_IRQHandler+0x10>)
 80011aa:	f002 f811 	bl	80031d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200101a8 	.word	0x200101a8

080011b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011c0:	4a14      	ldr	r2, [pc, #80]	; (8001214 <_sbrk+0x5c>)
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <_sbrk+0x60>)
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011cc:	4b13      	ldr	r3, [pc, #76]	; (800121c <_sbrk+0x64>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d102      	bne.n	80011da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <_sbrk+0x64>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <_sbrk+0x68>)
 80011d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d207      	bcs.n	80011f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e8:	f003 fa88 	bl	80046fc <__errno>
 80011ec:	4603      	mov	r3, r0
 80011ee:	220c      	movs	r2, #12
 80011f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	e009      	b.n	800120c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <_sbrk+0x64>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <_sbrk+0x64>)
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4413      	add	r3, r2
 8001206:	4a05      	ldr	r2, [pc, #20]	; (800121c <_sbrk+0x64>)
 8001208:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800120a:	68fb      	ldr	r3, [r7, #12]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20080000 	.word	0x20080000
 8001218:	00000400 	.word	0x00000400
 800121c:	2000008c 	.word	0x2000008c
 8001220:	20010240 	.word	0x20010240

08001224 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <SystemInit+0x20>)
 800122a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800122e:	4a05      	ldr	r2, [pc, #20]	; (8001244 <SystemInit+0x20>)
 8001230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 800124c:	4b1b      	ldr	r3, [pc, #108]	; (80012bc <MX_USART3_UART_Init+0x74>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 8001252:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <MX_USART3_UART_Init+0x78>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 8001258:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <MX_USART3_UART_Init+0x7c>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <MX_USART3_UART_Init+0x80>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 8001264:	4b19      	ldr	r3, [pc, #100]	; (80012cc <MX_USART3_UART_Init+0x84>)
 8001266:	220d      	movs	r2, #13
 8001268:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 800126c:	4a19      	ldr	r2, [pc, #100]	; (80012d4 <MX_USART3_UART_Init+0x8c>)
 800126e:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001270:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 8001272:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001276:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800127e:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 8001280:	2200      	movs	r2, #0
 8001282:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 8001286:	2200      	movs	r2, #0
 8001288:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800128a:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 800128c:	220c      	movs	r2, #12
 800128e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001290:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 8001292:	2200      	movs	r2, #0
 8001294:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001296:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 8001298:	2200      	movs	r2, #0
 800129a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800129c:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 800129e:	2200      	movs	r2, #0
 80012a0:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012a8:	4809      	ldr	r0, [pc, #36]	; (80012d0 <MX_USART3_UART_Init+0x88>)
 80012aa:	f001 fe87 	bl	8002fbc <HAL_UART_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 80012b4:	f7ff ff22 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	2001011c 	.word	0x2001011c
 80012c0:	200101a0 	.word	0x200101a0
 80012c4:	20010118 	.word	0x20010118
 80012c8:	200101a4 	.word	0x200101a4
 80012cc:	20010120 	.word	0x20010120
 80012d0:	200101a8 	.word	0x200101a8
 80012d4:	40004800 	.word	0x40004800

080012d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b0ae      	sub	sp, #184	; 0xb8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	2290      	movs	r2, #144	; 0x90
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f003 fa29 	bl	8004750 <memset>
  if(uartHandle->Instance==USART3)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a26      	ldr	r2, [pc, #152]	; (800139c <HAL_UART_MspInit+0xc4>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d144      	bne.n	8001392 <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001308:	f44f 7380 	mov.w	r3, #256	; 0x100
 800130c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800130e:	2300      	movs	r3, #0
 8001310:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001312:	f107 0314 	add.w	r3, r7, #20
 8001316:	4618      	mov	r0, r3
 8001318:	f001 fa28 	bl	800276c <HAL_RCCEx_PeriphCLKConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001322:	f7ff feeb 	bl	80010fc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001326:	4b1e      	ldr	r3, [pc, #120]	; (80013a0 <HAL_UART_MspInit+0xc8>)
 8001328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132a:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <HAL_UART_MspInit+0xc8>)
 800132c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001330:	6413      	str	r3, [r2, #64]	; 0x40
 8001332:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <HAL_UART_MspInit+0xc8>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800133a:	613b      	str	r3, [r7, #16]
 800133c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <HAL_UART_MspInit+0xc8>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	4a17      	ldr	r2, [pc, #92]	; (80013a0 <HAL_UART_MspInit+0xc8>)
 8001344:	f043 0308 	orr.w	r3, r3, #8
 8001348:	6313      	str	r3, [r2, #48]	; 0x30
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <HAL_UART_MspInit+0xc8>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	f003 0308 	and.w	r3, r3, #8
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001356:	f44f 7340 	mov.w	r3, #768	; 0x300
 800135a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135e:	2302      	movs	r3, #2
 8001360:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136a:	2303      	movs	r3, #3
 800136c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001370:	2307      	movs	r3, #7
 8001372:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001376:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800137a:	4619      	mov	r1, r3
 800137c:	4809      	ldr	r0, [pc, #36]	; (80013a4 <HAL_UART_MspInit+0xcc>)
 800137e:	f000 fb17 	bl	80019b0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001382:	2200      	movs	r2, #0
 8001384:	2100      	movs	r1, #0
 8001386:	2027      	movs	r0, #39	; 0x27
 8001388:	f000 fa49 	bl	800181e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800138c:	2027      	movs	r0, #39	; 0x27
 800138e:	f000 fa62 	bl	8001856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001392:	bf00      	nop
 8001394:	37b8      	adds	r7, #184	; 0xb8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40004800 	.word	0x40004800
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40020c00 	.word	0x40020c00

080013a8 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
	return flagCPP;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <has_message_from_UART+0x14>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	2001011c 	.word	0x2001011c

080013c0 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
	return flagCPE;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <is_transmitting_to_UART+0x14>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	200101a0 	.word	0x200101a0

080013d8 <reset_UART>:

void reset_UART()
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 80013dc:	2280      	movs	r2, #128	; 0x80
 80013de:	2100      	movs	r1, #0
 80013e0:	4806      	ldr	r0, [pc, #24]	; (80013fc <reset_UART+0x24>)
 80013e2:	f003 f9b5 	bl	8004750 <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 80013e6:	2201      	movs	r2, #1
 80013e8:	4904      	ldr	r1, [pc, #16]	; (80013fc <reset_UART+0x24>)
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <reset_UART+0x28>)
 80013ec:	f001 fea2 	bl	8003134 <HAL_UART_Receive_IT>
	flagCPP = false;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <reset_UART+0x2c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	701a      	strb	r2, [r3, #0]
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000098 	.word	0x20000098
 8001400:	200101a8 	.word	0x200101a8
 8001404:	2001011c 	.word	0x2001011c

08001408 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, 128);
 8001410:	2280      	movs	r2, #128	; 0x80
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	4812      	ldr	r0, [pc, #72]	; (8001460 <send_UART+0x58>)
 8001416:	f003 fa03 	bl	8004820 <strncpy>
	strcat((char*) UART_TX_buffer, PROMPT);
 800141a:	4811      	ldr	r0, [pc, #68]	; (8001460 <send_UART+0x58>)
 800141c:	f7fe ff10 	bl	8000240 <strlen>
 8001420:	4603      	mov	r3, r0
 8001422:	461a      	mov	r2, r3
 8001424:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <send_UART+0x58>)
 8001426:	4413      	add	r3, r2
 8001428:	4a0e      	ldr	r2, [pc, #56]	; (8001464 <send_UART+0x5c>)
 800142a:	6810      	ldr	r0, [r2, #0]
 800142c:	6018      	str	r0, [r3, #0]
	strcat((char*) UART_TX_buffer, "\r");
 800142e:	480c      	ldr	r0, [pc, #48]	; (8001460 <send_UART+0x58>)
 8001430:	f7fe ff06 	bl	8000240 <strlen>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	4b09      	ldr	r3, [pc, #36]	; (8001460 <send_UART+0x58>)
 800143a:	4413      	add	r3, r2
 800143c:	490a      	ldr	r1, [pc, #40]	; (8001468 <send_UART+0x60>)
 800143e:	461a      	mov	r2, r3
 8001440:	460b      	mov	r3, r1
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <send_UART+0x64>)
 8001448:	2201      	movs	r2, #1
 800144a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 800144c:	2201      	movs	r2, #1
 800144e:	4904      	ldr	r1, [pc, #16]	; (8001460 <send_UART+0x58>)
 8001450:	4807      	ldr	r0, [pc, #28]	; (8001470 <send_UART+0x68>)
 8001452:	f001 fe01 	bl	8003058 <HAL_UART_Transmit_IT>

	return;
 8001456:	bf00      	nop
}
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20010120 	.word	0x20010120
 8001464:	08005d18 	.word	0x08005d18
 8001468:	08005d1c 	.word	0x08005d1c
 800146c:	200101a0 	.word	0x200101a0
 8001470:	200101a8 	.word	0x200101a8

08001474 <read_UART>:

void read_UART(char* msg_to_read)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	// formatar backspaces

	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, 128);
 800147c:	2280      	movs	r2, #128	; 0x80
 800147e:	4904      	ldr	r1, [pc, #16]	; (8001490 <read_UART+0x1c>)
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f003 f9cd 	bl	8004820 <strncpy>
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000098 	.word	0x20000098

08001494 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 800149c:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <HAL_UART_RxCpltCallback+0x50>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d11b      	bne.n	80014dc <HAL_UART_RxCpltCallback+0x48>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r')
 80014a4:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <HAL_UART_RxCpltCallback+0x54>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a10      	ldr	r2, [pc, #64]	; (80014ec <HAL_UART_RxCpltCallback+0x58>)
 80014aa:	5cd3      	ldrb	r3, [r2, r3]
 80014ac:	2b0d      	cmp	r3, #13
 80014ae:	d106      	bne.n	80014be <HAL_UART_RxCpltCallback+0x2a>
	{
		UART_RX_index = 0;
 80014b0:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <HAL_UART_RxCpltCallback+0x54>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 80014b6:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_UART_RxCpltCallback+0x50>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	701a      	strb	r2, [r3, #0]
	else
	{
		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
	}

	return;
 80014bc:	e00f      	b.n	80014de <HAL_UART_RxCpltCallback+0x4a>
		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 80014be:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <HAL_UART_RxCpltCallback+0x54>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <HAL_UART_RxCpltCallback+0x54>)
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	4b07      	ldr	r3, [pc, #28]	; (80014e8 <HAL_UART_RxCpltCallback+0x54>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a07      	ldr	r2, [pc, #28]	; (80014ec <HAL_UART_RxCpltCallback+0x58>)
 80014ce:	4413      	add	r3, r2
 80014d0:	2201      	movs	r2, #1
 80014d2:	4619      	mov	r1, r3
 80014d4:	4806      	ldr	r0, [pc, #24]	; (80014f0 <HAL_UART_RxCpltCallback+0x5c>)
 80014d6:	f001 fe2d 	bl	8003134 <HAL_UART_Receive_IT>
	return;
 80014da:	e000      	b.n	80014de <HAL_UART_RxCpltCallback+0x4a>
		return;
 80014dc:	bf00      	nop
}
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2001011c 	.word	0x2001011c
 80014e8:	20010118 	.word	0x20010118
 80014ec:	20000098 	.word	0x20000098
 80014f0:	200101a8 	.word	0x200101a8

080014f4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 80014fc:	4b13      	ldr	r3, [pc, #76]	; (800154c <HAL_UART_TxCpltCallback+0x58>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d11b      	bne.n	8001542 <HAL_UART_TxCpltCallback+0x4e>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r')
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <HAL_UART_TxCpltCallback+0x5c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a11      	ldr	r2, [pc, #68]	; (8001554 <HAL_UART_TxCpltCallback+0x60>)
 8001510:	5cd3      	ldrb	r3, [r2, r3]
 8001512:	2b0d      	cmp	r3, #13
 8001514:	d106      	bne.n	8001524 <HAL_UART_TxCpltCallback+0x30>
	{
		UART_TX_index = 0;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <HAL_UART_TxCpltCallback+0x5c>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 800151c:	4b0b      	ldr	r3, [pc, #44]	; (800154c <HAL_UART_TxCpltCallback+0x58>)
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
	else
	{
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
	}

	return;
 8001522:	e00f      	b.n	8001544 <HAL_UART_TxCpltCallback+0x50>
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <HAL_UART_TxCpltCallback+0x5c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	4a09      	ldr	r2, [pc, #36]	; (8001550 <HAL_UART_TxCpltCallback+0x5c>)
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	4b08      	ldr	r3, [pc, #32]	; (8001550 <HAL_UART_TxCpltCallback+0x5c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a08      	ldr	r2, [pc, #32]	; (8001554 <HAL_UART_TxCpltCallback+0x60>)
 8001534:	4413      	add	r3, r2
 8001536:	2201      	movs	r2, #1
 8001538:	4619      	mov	r1, r3
 800153a:	4807      	ldr	r0, [pc, #28]	; (8001558 <HAL_UART_TxCpltCallback+0x64>)
 800153c:	f001 fd8c 	bl	8003058 <HAL_UART_Transmit_IT>
	return;
 8001540:	e000      	b.n	8001544 <HAL_UART_TxCpltCallback+0x50>
		return;
 8001542:	bf00      	nop
}
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200101a0 	.word	0x200101a0
 8001550:	200101a4 	.word	0x200101a4
 8001554:	20010120 	.word	0x20010120
 8001558:	200101a8 	.word	0x200101a8

0800155c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800155c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001594 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001560:	480d      	ldr	r0, [pc, #52]	; (8001598 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001562:	490e      	ldr	r1, [pc, #56]	; (800159c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001564:	4a0e      	ldr	r2, [pc, #56]	; (80015a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001578:	4c0b      	ldr	r4, [pc, #44]	; (80015a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001586:	f7ff fe4d 	bl	8001224 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800158a:	f003 f8bd 	bl	8004708 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158e:	f7ff f875 	bl	800067c <main>
  bx  lr    
 8001592:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001594:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80015a0:	08005f04 	.word	0x08005f04
  ldr r2, =_sbss
 80015a4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80015a8:	20010240 	.word	0x20010240

080015ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC_IRQHandler>

080015ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b2:	2003      	movs	r0, #3
 80015b4:	f000 f928 	bl	8001808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015b8:	2000      	movs	r0, #0
 80015ba:	f000 f805 	bl	80015c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015be:	f7ff fda3 	bl	8001108 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <HAL_InitTick+0x54>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <HAL_InitTick+0x58>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	4619      	mov	r1, r3
 80015da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015de:	fbb3 f3f1 	udiv	r3, r3, r1
 80015e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e6:	4618      	mov	r0, r3
 80015e8:	f000 f943 	bl	8001872 <HAL_SYSTICK_Config>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e00e      	b.n	8001614 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b0f      	cmp	r3, #15
 80015fa:	d80a      	bhi.n	8001612 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015fc:	2200      	movs	r2, #0
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	f04f 30ff 	mov.w	r0, #4294967295
 8001604:	f000 f90b 	bl	800181e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001608:	4a06      	ldr	r2, [pc, #24]	; (8001624 <HAL_InitTick+0x5c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800160e:	2300      	movs	r3, #0
 8001610:	e000      	b.n	8001614 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
}
 8001614:	4618      	mov	r0, r3
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20000000 	.word	0x20000000
 8001620:	20000008 	.word	0x20000008
 8001624:	20000004 	.word	0x20000004

08001628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800162c:	4b06      	ldr	r3, [pc, #24]	; (8001648 <HAL_IncTick+0x20>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	461a      	mov	r2, r3
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <HAL_IncTick+0x24>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4413      	add	r3, r2
 8001638:	4a04      	ldr	r2, [pc, #16]	; (800164c <HAL_IncTick+0x24>)
 800163a:	6013      	str	r3, [r2, #0]
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	20000008 	.word	0x20000008
 800164c:	2001022c 	.word	0x2001022c

08001650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return uwTick;
 8001654:	4b03      	ldr	r3, [pc, #12]	; (8001664 <HAL_GetTick+0x14>)
 8001656:	681b      	ldr	r3, [r3, #0]
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	2001022c 	.word	0x2001022c

08001668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f003 0307 	and.w	r3, r3, #7
 8001676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001678:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <__NVIC_SetPriorityGrouping+0x40>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001684:	4013      	ands	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <__NVIC_SetPriorityGrouping+0x44>)
 8001692:	4313      	orrs	r3, r2
 8001694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001696:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <__NVIC_SetPriorityGrouping+0x40>)
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	60d3      	str	r3, [r2, #12]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000ed00 	.word	0xe000ed00
 80016ac:	05fa0000 	.word	0x05fa0000

080016b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b4:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <__NVIC_GetPriorityGrouping+0x18>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	f003 0307 	and.w	r3, r3, #7
}
 80016be:	4618      	mov	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db0b      	blt.n	80016f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	f003 021f 	and.w	r2, r3, #31
 80016e4:	4907      	ldr	r1, [pc, #28]	; (8001704 <__NVIC_EnableIRQ+0x38>)
 80016e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ea:	095b      	lsrs	r3, r3, #5
 80016ec:	2001      	movs	r0, #1
 80016ee:	fa00 f202 	lsl.w	r2, r0, r2
 80016f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000e100 	.word	0xe000e100

08001708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	db0a      	blt.n	8001732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	b2da      	uxtb	r2, r3
 8001720:	490c      	ldr	r1, [pc, #48]	; (8001754 <__NVIC_SetPriority+0x4c>)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	0112      	lsls	r2, r2, #4
 8001728:	b2d2      	uxtb	r2, r2
 800172a:	440b      	add	r3, r1
 800172c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001730:	e00a      	b.n	8001748 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	4908      	ldr	r1, [pc, #32]	; (8001758 <__NVIC_SetPriority+0x50>)
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	3b04      	subs	r3, #4
 8001740:	0112      	lsls	r2, r2, #4
 8001742:	b2d2      	uxtb	r2, r2
 8001744:	440b      	add	r3, r1
 8001746:	761a      	strb	r2, [r3, #24]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000e100 	.word	0xe000e100
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800175c:	b480      	push	{r7}
 800175e:	b089      	sub	sp, #36	; 0x24
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f1c3 0307 	rsb	r3, r3, #7
 8001776:	2b04      	cmp	r3, #4
 8001778:	bf28      	it	cs
 800177a:	2304      	movcs	r3, #4
 800177c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3304      	adds	r3, #4
 8001782:	2b06      	cmp	r3, #6
 8001784:	d902      	bls.n	800178c <NVIC_EncodePriority+0x30>
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3b03      	subs	r3, #3
 800178a:	e000      	b.n	800178e <NVIC_EncodePriority+0x32>
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001790:	f04f 32ff 	mov.w	r2, #4294967295
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43da      	mvns	r2, r3
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	401a      	ands	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a4:	f04f 31ff 	mov.w	r1, #4294967295
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	fa01 f303 	lsl.w	r3, r1, r3
 80017ae:	43d9      	mvns	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	4313      	orrs	r3, r2
         );
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3724      	adds	r7, #36	; 0x24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d4:	d301      	bcc.n	80017da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d6:	2301      	movs	r3, #1
 80017d8:	e00f      	b.n	80017fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017da:	4a0a      	ldr	r2, [pc, #40]	; (8001804 <SysTick_Config+0x40>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3b01      	subs	r3, #1
 80017e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e2:	210f      	movs	r1, #15
 80017e4:	f04f 30ff 	mov.w	r0, #4294967295
 80017e8:	f7ff ff8e 	bl	8001708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ec:	4b05      	ldr	r3, [pc, #20]	; (8001804 <SysTick_Config+0x40>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f2:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SysTick_Config+0x40>)
 80017f4:	2207      	movs	r2, #7
 80017f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	e000e010 	.word	0xe000e010

08001808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7ff ff29 	bl	8001668 <__NVIC_SetPriorityGrouping>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	4603      	mov	r3, r0
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001830:	f7ff ff3e 	bl	80016b0 <__NVIC_GetPriorityGrouping>
 8001834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	68b9      	ldr	r1, [r7, #8]
 800183a:	6978      	ldr	r0, [r7, #20]
 800183c:	f7ff ff8e 	bl	800175c <NVIC_EncodePriority>
 8001840:	4602      	mov	r2, r0
 8001842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff5d 	bl	8001708 <__NVIC_SetPriority>
}
 800184e:	bf00      	nop
 8001850:	3718      	adds	r7, #24
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff ff31 	bl	80016cc <__NVIC_EnableIRQ>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b082      	sub	sp, #8
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ffa2 	bl	80017c4 <SysTick_Config>
 8001880:	4603      	mov	r3, r0
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b084      	sub	sp, #16
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001896:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001898:	f7ff feda 	bl	8001650 <HAL_GetTick>
 800189c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d008      	beq.n	80018bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2280      	movs	r2, #128	; 0x80
 80018ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e052      	b.n	8001962 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f022 0216 	bic.w	r2, r2, #22
 80018ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	695a      	ldr	r2, [r3, #20]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d103      	bne.n	80018ec <HAL_DMA_Abort+0x62>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d007      	beq.n	80018fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f022 0208 	bic.w	r2, r2, #8
 80018fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f022 0201 	bic.w	r2, r2, #1
 800190a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800190c:	e013      	b.n	8001936 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800190e:	f7ff fe9f 	bl	8001650 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b05      	cmp	r3, #5
 800191a:	d90c      	bls.n	8001936 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2220      	movs	r2, #32
 8001920:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2203      	movs	r2, #3
 8001926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e015      	b.n	8001962 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1e4      	bne.n	800190e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001948:	223f      	movs	r2, #63	; 0x3f
 800194a:	409a      	lsls	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d004      	beq.n	8001988 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2280      	movs	r2, #128	; 0x80
 8001982:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e00c      	b.n	80019a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2205      	movs	r2, #5
 800198c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f022 0201 	bic.w	r2, r2, #1
 800199e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	; 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	e175      	b.n	8001cbc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80019d0:	2201      	movs	r2, #1
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	697a      	ldr	r2, [r7, #20]
 80019e0:	4013      	ands	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019e4:	693a      	ldr	r2, [r7, #16]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	f040 8164 	bne.w	8001cb6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 0303 	and.w	r3, r3, #3
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d005      	beq.n	8001a06 <HAL_GPIO_Init+0x56>
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d130      	bne.n	8001a68 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	2203      	movs	r2, #3
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	68da      	ldr	r2, [r3, #12]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 0201 	and.w	r2, r3, #1
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	2b03      	cmp	r3, #3
 8001a72:	d017      	beq.n	8001aa4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	2203      	movs	r2, #3
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d123      	bne.n	8001af8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	08da      	lsrs	r2, r3, #3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3208      	adds	r2, #8
 8001ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	f003 0307 	and.w	r3, r3, #7
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	220f      	movs	r2, #15
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	691a      	ldr	r2, [r3, #16]
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	08da      	lsrs	r2, r3, #3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3208      	adds	r2, #8
 8001af2:	69b9      	ldr	r1, [r7, #24]
 8001af4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	2203      	movs	r2, #3
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 0203 	and.w	r2, r3, #3
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 80be 	beq.w	8001cb6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3a:	4b66      	ldr	r3, [pc, #408]	; (8001cd4 <HAL_GPIO_Init+0x324>)
 8001b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3e:	4a65      	ldr	r2, [pc, #404]	; (8001cd4 <HAL_GPIO_Init+0x324>)
 8001b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b44:	6453      	str	r3, [r2, #68]	; 0x44
 8001b46:	4b63      	ldr	r3, [pc, #396]	; (8001cd4 <HAL_GPIO_Init+0x324>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001b52:	4a61      	ldr	r2, [pc, #388]	; (8001cd8 <HAL_GPIO_Init+0x328>)
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	089b      	lsrs	r3, r3, #2
 8001b58:	3302      	adds	r3, #2
 8001b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	f003 0303 	and.w	r3, r3, #3
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	220f      	movs	r2, #15
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4013      	ands	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a58      	ldr	r2, [pc, #352]	; (8001cdc <HAL_GPIO_Init+0x32c>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d037      	beq.n	8001bee <HAL_GPIO_Init+0x23e>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a57      	ldr	r2, [pc, #348]	; (8001ce0 <HAL_GPIO_Init+0x330>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d031      	beq.n	8001bea <HAL_GPIO_Init+0x23a>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a56      	ldr	r2, [pc, #344]	; (8001ce4 <HAL_GPIO_Init+0x334>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d02b      	beq.n	8001be6 <HAL_GPIO_Init+0x236>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a55      	ldr	r2, [pc, #340]	; (8001ce8 <HAL_GPIO_Init+0x338>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d025      	beq.n	8001be2 <HAL_GPIO_Init+0x232>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a54      	ldr	r2, [pc, #336]	; (8001cec <HAL_GPIO_Init+0x33c>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d01f      	beq.n	8001bde <HAL_GPIO_Init+0x22e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a53      	ldr	r2, [pc, #332]	; (8001cf0 <HAL_GPIO_Init+0x340>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d019      	beq.n	8001bda <HAL_GPIO_Init+0x22a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a52      	ldr	r2, [pc, #328]	; (8001cf4 <HAL_GPIO_Init+0x344>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_GPIO_Init+0x226>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a51      	ldr	r2, [pc, #324]	; (8001cf8 <HAL_GPIO_Init+0x348>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d00d      	beq.n	8001bd2 <HAL_GPIO_Init+0x222>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a50      	ldr	r2, [pc, #320]	; (8001cfc <HAL_GPIO_Init+0x34c>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d007      	beq.n	8001bce <HAL_GPIO_Init+0x21e>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a4f      	ldr	r2, [pc, #316]	; (8001d00 <HAL_GPIO_Init+0x350>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d101      	bne.n	8001bca <HAL_GPIO_Init+0x21a>
 8001bc6:	2309      	movs	r3, #9
 8001bc8:	e012      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bca:	230a      	movs	r3, #10
 8001bcc:	e010      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bce:	2308      	movs	r3, #8
 8001bd0:	e00e      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bd2:	2307      	movs	r3, #7
 8001bd4:	e00c      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bd6:	2306      	movs	r3, #6
 8001bd8:	e00a      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bda:	2305      	movs	r3, #5
 8001bdc:	e008      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bde:	2304      	movs	r3, #4
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001be2:	2303      	movs	r3, #3
 8001be4:	e004      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e002      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e000      	b.n	8001bf0 <HAL_GPIO_Init+0x240>
 8001bee:	2300      	movs	r3, #0
 8001bf0:	69fa      	ldr	r2, [r7, #28]
 8001bf2:	f002 0203 	and.w	r2, r2, #3
 8001bf6:	0092      	lsls	r2, r2, #2
 8001bf8:	4093      	lsls	r3, r2
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001c00:	4935      	ldr	r1, [pc, #212]	; (8001cd8 <HAL_GPIO_Init+0x328>)
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	089b      	lsrs	r3, r3, #2
 8001c06:	3302      	adds	r3, #2
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c0e:	4b3d      	ldr	r3, [pc, #244]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c32:	4a34      	ldr	r2, [pc, #208]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c38:	4b32      	ldr	r3, [pc, #200]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c5c:	4a29      	ldr	r2, [pc, #164]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c62:	4b28      	ldr	r3, [pc, #160]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c86:	4a1f      	ldr	r2, [pc, #124]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c8c:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cb0:	4a14      	ldr	r2, [pc, #80]	; (8001d04 <HAL_GPIO_Init+0x354>)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	61fb      	str	r3, [r7, #28]
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	2b0f      	cmp	r3, #15
 8001cc0:	f67f ae86 	bls.w	80019d0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	bf00      	nop
 8001cc8:	3724      	adds	r7, #36	; 0x24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40020000 	.word	0x40020000
 8001ce0:	40020400 	.word	0x40020400
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	40020c00 	.word	0x40020c00
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40021400 	.word	0x40021400
 8001cf4:	40021800 	.word	0x40021800
 8001cf8:	40021c00 	.word	0x40021c00
 8001cfc:	40022000 	.word	0x40022000
 8001d00:	40022400 	.word	0x40022400
 8001d04:	40013c00 	.word	0x40013c00

08001d08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	460b      	mov	r3, r1
 8001d12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	691a      	ldr	r2, [r3, #16]
 8001d18:	887b      	ldrh	r3, [r7, #2]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d002      	beq.n	8001d26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d20:	2301      	movs	r3, #1
 8001d22:	73fb      	strb	r3, [r7, #15]
 8001d24:	e001      	b.n	8001d2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d26:	2300      	movs	r3, #0
 8001d28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	460b      	mov	r3, r1
 8001d42:	807b      	strh	r3, [r7, #2]
 8001d44:	4613      	mov	r3, r2
 8001d46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d48:	787b      	ldrb	r3, [r7, #1]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d4e:	887a      	ldrh	r2, [r7, #2]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001d54:	e003      	b.n	8001d5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	041a      	lsls	r2, r3, #16
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	619a      	str	r2, [r3, #24]
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	4b23      	ldr	r3, [pc, #140]	; (8001e04 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	4a22      	ldr	r2, [pc, #136]	; (8001e04 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d80:	6413      	str	r3, [r2, #64]	; 0x40
 8001d82:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <HAL_PWREx_EnableOverDrive+0x98>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001d8e:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a1d      	ldr	r2, [pc, #116]	; (8001e08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001d94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d98:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d9a:	f7ff fc59 	bl	8001650 <HAL_GetTick>
 8001d9e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001da0:	e009      	b.n	8001db6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001da2:	f7ff fc55 	bl	8001650 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001db0:	d901      	bls.n	8001db6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e022      	b.n	8001dfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001db6:	4b14      	ldr	r3, [pc, #80]	; (8001e08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dc2:	d1ee      	bne.n	8001da2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0f      	ldr	r2, [pc, #60]	; (8001e08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001dca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dd0:	f7ff fc3e 	bl	8001650 <HAL_GetTick>
 8001dd4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001dd6:	e009      	b.n	8001dec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001dd8:	f7ff fc3a 	bl	8001650 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001de6:	d901      	bls.n	8001dec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e007      	b.n	8001dfc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001dec:	4b06      	ldr	r3, [pc, #24]	; (8001e08 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001df8:	d1ee      	bne.n	8001dd8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40007000 	.word	0x40007000

08001e0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e29b      	b.n	800235a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8087 	beq.w	8001f3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e30:	4b96      	ldr	r3, [pc, #600]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 030c 	and.w	r3, r3, #12
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d00c      	beq.n	8001e56 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e3c:	4b93      	ldr	r3, [pc, #588]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d112      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62>
 8001e48:	4b90      	ldr	r3, [pc, #576]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e54:	d10b      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e56:	4b8d      	ldr	r3, [pc, #564]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d06c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x130>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d168      	bne.n	8001f3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e275      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e76:	d106      	bne.n	8001e86 <HAL_RCC_OscConfig+0x7a>
 8001e78:	4b84      	ldr	r3, [pc, #528]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a83      	ldr	r2, [pc, #524]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e82:	6013      	str	r3, [r2, #0]
 8001e84:	e02e      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x9c>
 8001e8e:	4b7f      	ldr	r3, [pc, #508]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a7e      	ldr	r2, [pc, #504]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b7c      	ldr	r3, [pc, #496]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a7b      	ldr	r2, [pc, #492]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ea0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e01d      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eb0:	d10c      	bne.n	8001ecc <HAL_RCC_OscConfig+0xc0>
 8001eb2:	4b76      	ldr	r3, [pc, #472]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a75      	ldr	r2, [pc, #468]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b73      	ldr	r3, [pc, #460]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a72      	ldr	r2, [pc, #456]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e00b      	b.n	8001ee4 <HAL_RCC_OscConfig+0xd8>
 8001ecc:	4b6f      	ldr	r3, [pc, #444]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a6e      	ldr	r2, [pc, #440]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b6c      	ldr	r3, [pc, #432]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a6b      	ldr	r2, [pc, #428]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ede:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ee2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d013      	beq.n	8001f14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7ff fbb0 	bl	8001650 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef4:	f7ff fbac 	bl	8001650 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b64      	cmp	r3, #100	; 0x64
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e229      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f06:	4b61      	ldr	r3, [pc, #388]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d0f0      	beq.n	8001ef4 <HAL_RCC_OscConfig+0xe8>
 8001f12:	e014      	b.n	8001f3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f14:	f7ff fb9c 	bl	8001650 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f1c:	f7ff fb98 	bl	8001650 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b64      	cmp	r3, #100	; 0x64
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e215      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2e:	4b57      	ldr	r3, [pc, #348]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x110>
 8001f3a:	e000      	b.n	8001f3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d069      	beq.n	800201e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f4a:	4b50      	ldr	r3, [pc, #320]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00b      	beq.n	8001f6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f56:	4b4d      	ldr	r3, [pc, #308]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d11c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x190>
 8001f62:	4b4a      	ldr	r3, [pc, #296]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d116      	bne.n	8001f9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6e:	4b47      	ldr	r3, [pc, #284]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d005      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d001      	beq.n	8001f86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e1e9      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f86:	4b41      	ldr	r3, [pc, #260]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	493d      	ldr	r1, [pc, #244]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	e040      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d023      	beq.n	8001fec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fa4:	4b39      	ldr	r3, [pc, #228]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a38      	ldr	r2, [pc, #224]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fb4e 	bl	8001650 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fb8:	f7ff fb4a 	bl	8001650 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e1c7      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fca:	4b30      	ldr	r3, [pc, #192]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd6:	4b2d      	ldr	r3, [pc, #180]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4929      	ldr	r1, [pc, #164]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]
 8001fea:	e018      	b.n	800201e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fec:	4b27      	ldr	r3, [pc, #156]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a26      	ldr	r2, [pc, #152]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8001ff2:	f023 0301 	bic.w	r3, r3, #1
 8001ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7ff fb2a 	bl	8001650 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002000:	f7ff fb26 	bl	8001650 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e1a3      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002012:	4b1e      	ldr	r3, [pc, #120]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d038      	beq.n	800209c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002032:	4b16      	ldr	r3, [pc, #88]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8002034:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002036:	4a15      	ldr	r2, [pc, #84]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203e:	f7ff fb07 	bl	8001650 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002046:	f7ff fb03 	bl	8001650 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e180      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <HAL_RCC_OscConfig+0x280>)
 800205a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x23a>
 8002064:	e01a      	b.n	800209c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <HAL_RCC_OscConfig+0x280>)
 8002068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800206a:	4a08      	ldr	r2, [pc, #32]	; (800208c <HAL_RCC_OscConfig+0x280>)
 800206c:	f023 0301 	bic.w	r3, r3, #1
 8002070:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002072:	f7ff faed 	bl	8001650 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002078:	e00a      	b.n	8002090 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800207a:	f7ff fae9 	bl	8001650 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d903      	bls.n	8002090 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e166      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
 800208c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b92      	ldr	r3, [pc, #584]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002092:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1ee      	bne.n	800207a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a4 	beq.w	80021f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020aa:	4b8c      	ldr	r3, [pc, #560]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10d      	bne.n	80020d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b6:	4b89      	ldr	r3, [pc, #548]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	4a88      	ldr	r2, [pc, #544]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6413      	str	r3, [r2, #64]	; 0x40
 80020c2:	4b86      	ldr	r3, [pc, #536]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ce:	2301      	movs	r3, #1
 80020d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020d2:	4b83      	ldr	r3, [pc, #524]	; (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d118      	bne.n	8002110 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80020de:	4b80      	ldr	r3, [pc, #512]	; (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a7f      	ldr	r2, [pc, #508]	; (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 80020e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ea:	f7ff fab1 	bl	8001650 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f2:	f7ff faad 	bl	8001650 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b64      	cmp	r3, #100	; 0x64
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e12a      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002104:	4b76      	ldr	r3, [pc, #472]	; (80022e0 <HAL_RCC_OscConfig+0x4d4>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0f0      	beq.n	80020f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d106      	bne.n	8002126 <HAL_RCC_OscConfig+0x31a>
 8002118:	4b70      	ldr	r3, [pc, #448]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800211c:	4a6f      	ldr	r2, [pc, #444]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6713      	str	r3, [r2, #112]	; 0x70
 8002124:	e02d      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10c      	bne.n	8002148 <HAL_RCC_OscConfig+0x33c>
 800212e:	4b6b      	ldr	r3, [pc, #428]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002132:	4a6a      	ldr	r2, [pc, #424]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	6713      	str	r3, [r2, #112]	; 0x70
 800213a:	4b68      	ldr	r3, [pc, #416]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213e:	4a67      	ldr	r2, [pc, #412]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002140:	f023 0304 	bic.w	r3, r3, #4
 8002144:	6713      	str	r3, [r2, #112]	; 0x70
 8002146:	e01c      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	2b05      	cmp	r3, #5
 800214e:	d10c      	bne.n	800216a <HAL_RCC_OscConfig+0x35e>
 8002150:	4b62      	ldr	r3, [pc, #392]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002154:	4a61      	ldr	r2, [pc, #388]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002156:	f043 0304 	orr.w	r3, r3, #4
 800215a:	6713      	str	r3, [r2, #112]	; 0x70
 800215c:	4b5f      	ldr	r3, [pc, #380]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800215e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002160:	4a5e      	ldr	r2, [pc, #376]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	6713      	str	r3, [r2, #112]	; 0x70
 8002168:	e00b      	b.n	8002182 <HAL_RCC_OscConfig+0x376>
 800216a:	4b5c      	ldr	r3, [pc, #368]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800216c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800216e:	4a5b      	ldr	r2, [pc, #364]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	6713      	str	r3, [r2, #112]	; 0x70
 8002176:	4b59      	ldr	r3, [pc, #356]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800217a:	4a58      	ldr	r2, [pc, #352]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800217c:	f023 0304 	bic.w	r3, r3, #4
 8002180:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d015      	beq.n	80021b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218a:	f7ff fa61 	bl	8001650 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002190:	e00a      	b.n	80021a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002192:	f7ff fa5d 	bl	8001650 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e0d8      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a8:	4b4c      	ldr	r3, [pc, #304]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0ee      	beq.n	8002192 <HAL_RCC_OscConfig+0x386>
 80021b4:	e014      	b.n	80021e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b6:	f7ff fa4b 	bl	8001650 <HAL_GetTick>
 80021ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021bc:	e00a      	b.n	80021d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021be:	f7ff fa47 	bl	8001650 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e0c2      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d4:	4b41      	ldr	r3, [pc, #260]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1ee      	bne.n	80021be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d105      	bne.n	80021f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e6:	4b3d      	ldr	r3, [pc, #244]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	4a3c      	ldr	r2, [pc, #240]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 80ae 	beq.w	8002358 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021fc:	4b37      	ldr	r3, [pc, #220]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 030c 	and.w	r3, r3, #12
 8002204:	2b08      	cmp	r3, #8
 8002206:	d06d      	beq.n	80022e4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	2b02      	cmp	r3, #2
 800220e:	d14b      	bne.n	80022a8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002210:	4b32      	ldr	r3, [pc, #200]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a31      	ldr	r2, [pc, #196]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002216:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800221a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7ff fa18 	bl	8001650 <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002224:	f7ff fa14 	bl	8001650 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e091      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002236:	4b29      	ldr	r3, [pc, #164]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f0      	bne.n	8002224 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69da      	ldr	r2, [r3, #28]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002250:	019b      	lsls	r3, r3, #6
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002258:	085b      	lsrs	r3, r3, #1
 800225a:	3b01      	subs	r3, #1
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	071b      	lsls	r3, r3, #28
 800226e:	491b      	ldr	r1, [pc, #108]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002274:	4b19      	ldr	r3, [pc, #100]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a18      	ldr	r2, [pc, #96]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800227a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800227e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002280:	f7ff f9e6 	bl	8001650 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002288:	f7ff f9e2 	bl	8001650 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e05f      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229a:	4b10      	ldr	r3, [pc, #64]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCC_OscConfig+0x47c>
 80022a6:	e057      	b.n	8002358 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0b      	ldr	r2, [pc, #44]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b4:	f7ff f9cc 	bl	8001650 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022bc:	f7ff f9c8 	bl	8001650 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e045      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ce:	4b03      	ldr	r3, [pc, #12]	; (80022dc <HAL_RCC_OscConfig+0x4d0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f0      	bne.n	80022bc <HAL_RCC_OscConfig+0x4b0>
 80022da:	e03d      	b.n	8002358 <HAL_RCC_OscConfig+0x54c>
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80022e4:	4b1f      	ldr	r3, [pc, #124]	; (8002364 <HAL_RCC_OscConfig+0x558>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d030      	beq.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d129      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	429a      	cmp	r2, r3
 800230c:	d122      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002314:	4013      	ands	r3, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800231a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800231c:	4293      	cmp	r3, r2
 800231e:	d119      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232a:	085b      	lsrs	r3, r3, #1
 800232c:	3b01      	subs	r3, #1
 800232e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002330:	429a      	cmp	r2, r3
 8002332:	d10f      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002340:	429a      	cmp	r2, r3
 8002342:	d107      	bne.n	8002354 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3718      	adds	r7, #24
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800

08002368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0d0      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b6a      	ldr	r3, [pc, #424]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d910      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b67      	ldr	r3, [pc, #412]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 020f 	bic.w	r2, r3, #15
 8002396:	4965      	ldr	r1, [pc, #404]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b63      	ldr	r3, [pc, #396]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0b8      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c8:	4b59      	ldr	r3, [pc, #356]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	4a58      	ldr	r2, [pc, #352]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e0:	4b53      	ldr	r3, [pc, #332]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	4a52      	ldr	r2, [pc, #328]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ec:	4b50      	ldr	r3, [pc, #320]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	494d      	ldr	r1, [pc, #308]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d040      	beq.n	800248c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002412:	4b47      	ldr	r3, [pc, #284]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d115      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4b41      	ldr	r3, [pc, #260]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e073      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	4b3d      	ldr	r3, [pc, #244]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e06b      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244a:	4b39      	ldr	r3, [pc, #228]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f023 0203 	bic.w	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4936      	ldr	r1, [pc, #216]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	4313      	orrs	r3, r2
 800245a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800245c:	f7ff f8f8 	bl	8001650 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7ff f8f4 	bl	8001650 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e053      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	4b2d      	ldr	r3, [pc, #180]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 020c 	and.w	r2, r3, #12
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	429a      	cmp	r2, r3
 800248a:	d1eb      	bne.n	8002464 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800248c:	4b27      	ldr	r3, [pc, #156]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d210      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b24      	ldr	r3, [pc, #144]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 020f 	bic.w	r2, r3, #15
 80024a2:	4922      	ldr	r1, [pc, #136]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	; (800252c <HAL_RCC_ClockConfig+0x1c4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e032      	b.n	8002522 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c8:	4b19      	ldr	r3, [pc, #100]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4916      	ldr	r1, [pc, #88]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024e6:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	490e      	ldr	r1, [pc, #56]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024fa:	f000 f821 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <HAL_RCC_ClockConfig+0x1c8>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490a      	ldr	r1, [pc, #40]	; (8002534 <HAL_RCC_ClockConfig+0x1cc>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a09      	ldr	r2, [pc, #36]	; (8002538 <HAL_RCC_ClockConfig+0x1d0>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002516:	4b09      	ldr	r3, [pc, #36]	; (800253c <HAL_RCC_ClockConfig+0x1d4>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff f854 	bl	80015c8 <HAL_InitTick>

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40023c00 	.word	0x40023c00
 8002530:	40023800 	.word	0x40023800
 8002534:	08005d2c 	.word	0x08005d2c
 8002538:	20000000 	.word	0x20000000
 800253c:	20000004 	.word	0x20000004

08002540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002540:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002544:	b084      	sub	sp, #16
 8002546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	2300      	movs	r3, #0
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	2300      	movs	r3, #0
 8002552:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002558:	4b67      	ldr	r3, [pc, #412]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 030c 	and.w	r3, r3, #12
 8002560:	2b08      	cmp	r3, #8
 8002562:	d00d      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x40>
 8002564:	2b08      	cmp	r3, #8
 8002566:	f200 80bd 	bhi.w	80026e4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800256a:	2b00      	cmp	r3, #0
 800256c:	d002      	beq.n	8002574 <HAL_RCC_GetSysClockFreq+0x34>
 800256e:	2b04      	cmp	r3, #4
 8002570:	d003      	beq.n	800257a <HAL_RCC_GetSysClockFreq+0x3a>
 8002572:	e0b7      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002574:	4b61      	ldr	r3, [pc, #388]	; (80026fc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002576:	60bb      	str	r3, [r7, #8]
      break;
 8002578:	e0b7      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800257a:	4b61      	ldr	r3, [pc, #388]	; (8002700 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800257c:	60bb      	str	r3, [r7, #8]
      break;
 800257e:	e0b4      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002580:	4b5d      	ldr	r3, [pc, #372]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002588:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800258a:	4b5b      	ldr	r3, [pc, #364]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d04d      	beq.n	8002632 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002596:	4b58      	ldr	r3, [pc, #352]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	099b      	lsrs	r3, r3, #6
 800259c:	461a      	mov	r2, r3
 800259e:	f04f 0300 	mov.w	r3, #0
 80025a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80025a6:	f04f 0100 	mov.w	r1, #0
 80025aa:	ea02 0800 	and.w	r8, r2, r0
 80025ae:	ea03 0901 	and.w	r9, r3, r1
 80025b2:	4640      	mov	r0, r8
 80025b4:	4649      	mov	r1, r9
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	f04f 0300 	mov.w	r3, #0
 80025be:	014b      	lsls	r3, r1, #5
 80025c0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80025c4:	0142      	lsls	r2, r0, #5
 80025c6:	4610      	mov	r0, r2
 80025c8:	4619      	mov	r1, r3
 80025ca:	ebb0 0008 	subs.w	r0, r0, r8
 80025ce:	eb61 0109 	sbc.w	r1, r1, r9
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	018b      	lsls	r3, r1, #6
 80025dc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80025e0:	0182      	lsls	r2, r0, #6
 80025e2:	1a12      	subs	r2, r2, r0
 80025e4:	eb63 0301 	sbc.w	r3, r3, r1
 80025e8:	f04f 0000 	mov.w	r0, #0
 80025ec:	f04f 0100 	mov.w	r1, #0
 80025f0:	00d9      	lsls	r1, r3, #3
 80025f2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80025f6:	00d0      	lsls	r0, r2, #3
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	eb12 0208 	adds.w	r2, r2, r8
 8002600:	eb43 0309 	adc.w	r3, r3, r9
 8002604:	f04f 0000 	mov.w	r0, #0
 8002608:	f04f 0100 	mov.w	r1, #0
 800260c:	0259      	lsls	r1, r3, #9
 800260e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002612:	0250      	lsls	r0, r2, #9
 8002614:	4602      	mov	r2, r0
 8002616:	460b      	mov	r3, r1
 8002618:	4610      	mov	r0, r2
 800261a:	4619      	mov	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	461a      	mov	r2, r3
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	f7fd fe64 	bl	80002f0 <__aeabi_uldivmod>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	4613      	mov	r3, r2
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	e04a      	b.n	80026c8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002632:	4b31      	ldr	r3, [pc, #196]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	099b      	lsrs	r3, r3, #6
 8002638:	461a      	mov	r2, r3
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002642:	f04f 0100 	mov.w	r1, #0
 8002646:	ea02 0400 	and.w	r4, r2, r0
 800264a:	ea03 0501 	and.w	r5, r3, r1
 800264e:	4620      	mov	r0, r4
 8002650:	4629      	mov	r1, r5
 8002652:	f04f 0200 	mov.w	r2, #0
 8002656:	f04f 0300 	mov.w	r3, #0
 800265a:	014b      	lsls	r3, r1, #5
 800265c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002660:	0142      	lsls	r2, r0, #5
 8002662:	4610      	mov	r0, r2
 8002664:	4619      	mov	r1, r3
 8002666:	1b00      	subs	r0, r0, r4
 8002668:	eb61 0105 	sbc.w	r1, r1, r5
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	f04f 0300 	mov.w	r3, #0
 8002674:	018b      	lsls	r3, r1, #6
 8002676:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800267a:	0182      	lsls	r2, r0, #6
 800267c:	1a12      	subs	r2, r2, r0
 800267e:	eb63 0301 	sbc.w	r3, r3, r1
 8002682:	f04f 0000 	mov.w	r0, #0
 8002686:	f04f 0100 	mov.w	r1, #0
 800268a:	00d9      	lsls	r1, r3, #3
 800268c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002690:	00d0      	lsls	r0, r2, #3
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	1912      	adds	r2, r2, r4
 8002698:	eb45 0303 	adc.w	r3, r5, r3
 800269c:	f04f 0000 	mov.w	r0, #0
 80026a0:	f04f 0100 	mov.w	r1, #0
 80026a4:	0299      	lsls	r1, r3, #10
 80026a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80026aa:	0290      	lsls	r0, r2, #10
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	4610      	mov	r0, r2
 80026b2:	4619      	mov	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	461a      	mov	r2, r3
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	f7fd fe18 	bl	80002f0 <__aeabi_uldivmod>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	4613      	mov	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	0c1b      	lsrs	r3, r3, #16
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	3301      	adds	r3, #1
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e0:	60bb      	str	r3, [r7, #8]
      break;
 80026e2:	e002      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <HAL_RCC_GetSysClockFreq+0x1bc>)
 80026e6:	60bb      	str	r3, [r7, #8]
      break;
 80026e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026ea:	68bb      	ldr	r3, [r7, #8]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80026f6:	bf00      	nop
 80026f8:	40023800 	.word	0x40023800
 80026fc:	00f42400 	.word	0x00f42400
 8002700:	007a1200 	.word	0x007a1200

08002704 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002708:	4b03      	ldr	r3, [pc, #12]	; (8002718 <HAL_RCC_GetHCLKFreq+0x14>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	20000000 	.word	0x20000000

0800271c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002720:	f7ff fff0 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002724:	4602      	mov	r2, r0
 8002726:	4b05      	ldr	r3, [pc, #20]	; (800273c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	0a9b      	lsrs	r3, r3, #10
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	4903      	ldr	r1, [pc, #12]	; (8002740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002738:	4618      	mov	r0, r3
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40023800 	.word	0x40023800
 8002740:	08005d3c 	.word	0x08005d3c

08002744 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002748:	f7ff ffdc 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 800274c:	4602      	mov	r2, r0
 800274e:	4b05      	ldr	r3, [pc, #20]	; (8002764 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	0b5b      	lsrs	r3, r3, #13
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	4903      	ldr	r1, [pc, #12]	; (8002768 <HAL_RCC_GetPCLK2Freq+0x24>)
 800275a:	5ccb      	ldrb	r3, [r1, r3]
 800275c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002760:	4618      	mov	r0, r3
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40023800 	.word	0x40023800
 8002768:	08005d3c 	.word	0x08005d3c

0800276c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002774:	2300      	movs	r3, #0
 8002776:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002778:	2300      	movs	r3, #0
 800277a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002780:	2300      	movs	r3, #0
 8002782:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	2b00      	cmp	r3, #0
 8002792:	d012      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002794:	4b69      	ldr	r3, [pc, #420]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	4a68      	ldr	r2, [pc, #416]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800279a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800279e:	6093      	str	r3, [r2, #8]
 80027a0:	4b66      	ldr	r3, [pc, #408]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a8:	4964      	ldr	r1, [pc, #400]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d101      	bne.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80027b6:	2301      	movs	r3, #1
 80027b8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d017      	beq.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027c6:	4b5d      	ldr	r3, [pc, #372]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d4:	4959      	ldr	r1, [pc, #356]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027e4:	d101      	bne.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80027e6:	2301      	movs	r3, #1
 80027e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80027f2:	2301      	movs	r3, #1
 80027f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d017      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002802:	4b4e      	ldr	r3, [pc, #312]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002804:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002808:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002810:	494a      	ldr	r1, [pc, #296]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002812:	4313      	orrs	r3, r2
 8002814:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002820:	d101      	bne.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002822:	2301      	movs	r3, #1
 8002824:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800282e:	2301      	movs	r3, #1
 8002830:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800283e:	2301      	movs	r3, #1
 8002840:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 808b 	beq.w	8002966 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002850:	4b3a      	ldr	r3, [pc, #232]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	4a39      	ldr	r2, [pc, #228]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002856:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800285a:	6413      	str	r3, [r2, #64]	; 0x40
 800285c:	4b37      	ldr	r3, [pc, #220]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800285e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002868:	4b35      	ldr	r3, [pc, #212]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a34      	ldr	r2, [pc, #208]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800286e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002874:	f7fe feec 	bl	8001650 <HAL_GetTick>
 8002878:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800287a:	e008      	b.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800287c:	f7fe fee8 	bl	8001650 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b64      	cmp	r3, #100	; 0x64
 8002888:	d901      	bls.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e38f      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800288e:	4b2c      	ldr	r3, [pc, #176]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0f0      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800289a:	4b28      	ldr	r3, [pc, #160]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800289c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028a2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d035      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d02e      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028b8:	4b20      	ldr	r3, [pc, #128]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028c0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80028c2:	4b1e      	ldr	r3, [pc, #120]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c6:	4a1d      	ldr	r2, [pc, #116]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028cc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028ce:	4b1b      	ldr	r3, [pc, #108]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028d2:	4a1a      	ldr	r2, [pc, #104]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80028da:	4a18      	ldr	r2, [pc, #96]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80028e0:	4b16      	ldr	r3, [pc, #88]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d114      	bne.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ec:	f7fe feb0 	bl	8001650 <HAL_GetTick>
 80028f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f2:	e00a      	b.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028f4:	f7fe feac 	bl	8001650 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002902:	4293      	cmp	r3, r2
 8002904:	d901      	bls.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e351      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800290a:	4b0c      	ldr	r3, [pc, #48]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800290c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0ee      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800291e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002922:	d111      	bne.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002924:	4b05      	ldr	r3, [pc, #20]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002930:	4b04      	ldr	r3, [pc, #16]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002932:	400b      	ands	r3, r1
 8002934:	4901      	ldr	r1, [pc, #4]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002936:	4313      	orrs	r3, r2
 8002938:	608b      	str	r3, [r1, #8]
 800293a:	e00b      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800293c:	40023800 	.word	0x40023800
 8002940:	40007000 	.word	0x40007000
 8002944:	0ffffcff 	.word	0x0ffffcff
 8002948:	4bb3      	ldr	r3, [pc, #716]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4ab2      	ldr	r2, [pc, #712]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800294e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002952:	6093      	str	r3, [r2, #8]
 8002954:	4bb0      	ldr	r3, [pc, #704]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002956:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002960:	49ad      	ldr	r1, [pc, #692]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002962:	4313      	orrs	r3, r2
 8002964:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	2b00      	cmp	r3, #0
 8002970:	d010      	beq.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002972:	4ba9      	ldr	r3, [pc, #676]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002974:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002978:	4aa7      	ldr	r2, [pc, #668]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800297a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800297e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002982:	4ba5      	ldr	r3, [pc, #660]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002984:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298c:	49a2      	ldr	r1, [pc, #648]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800298e:	4313      	orrs	r3, r2
 8002990:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00a      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029a0:	4b9d      	ldr	r3, [pc, #628]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80029a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029ae:	499a      	ldr	r1, [pc, #616]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00a      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029c2:	4b95      	ldr	r3, [pc, #596]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80029c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029d0:	4991      	ldr	r1, [pc, #580]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00a      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029e4:	4b8c      	ldr	r3, [pc, #560]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80029e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029f2:	4989      	ldr	r1, [pc, #548]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00a      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002a06:	4b84      	ldr	r3, [pc, #528]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a0c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a14:	4980      	ldr	r1, [pc, #512]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00a      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a28:	4b7b      	ldr	r3, [pc, #492]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a2e:	f023 0203 	bic.w	r2, r3, #3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a36:	4978      	ldr	r1, [pc, #480]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a4a:	4b73      	ldr	r3, [pc, #460]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a50:	f023 020c 	bic.w	r2, r3, #12
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a58:	496f      	ldr	r1, [pc, #444]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00a      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a6c:	4b6a      	ldr	r3, [pc, #424]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a72:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7a:	4967      	ldr	r1, [pc, #412]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00a      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a8e:	4b62      	ldr	r3, [pc, #392]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a94:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a9c:	495e      	ldr	r1, [pc, #376]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00a      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ab0:	4b59      	ldr	r3, [pc, #356]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002abe:	4956      	ldr	r1, [pc, #344]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00a      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002ad2:	4b51      	ldr	r3, [pc, #324]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae0:	494d      	ldr	r1, [pc, #308]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00a      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002af4:	4b48      	ldr	r3, [pc, #288]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002afa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b02:	4945      	ldr	r1, [pc, #276]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00a      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002b16:	4b40      	ldr	r3, [pc, #256]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b1c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b24:	493c      	ldr	r1, [pc, #240]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00a      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002b38:	4b37      	ldr	r3, [pc, #220]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b3e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b46:	4934      	ldr	r1, [pc, #208]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d011      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002b5a:	4b2f      	ldr	r3, [pc, #188]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b60:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b68:	492b      	ldr	r1, [pc, #172]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b78:	d101      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00a      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b9a:	4b1f      	ldr	r3, [pc, #124]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba8:	491b      	ldr	r1, [pc, #108]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00b      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002bbc:	4b16      	ldr	r3, [pc, #88]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bcc:	4912      	ldr	r1, [pc, #72]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00b      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002be0:	4b0d      	ldr	r3, [pc, #52]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bf0:	4909      	ldr	r1, [pc, #36]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00f      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c04:	4b04      	ldr	r3, [pc, #16]	; (8002c18 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c0a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c14:	e002      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	4986      	ldr	r1, [pc, #536]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00b      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002c30:	4b81      	ldr	r3, [pc, #516]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c36:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c40:	497d      	ldr	r1, [pc, #500]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d006      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 80d6 	beq.w	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002c5c:	4b76      	ldr	r3, [pc, #472]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a75      	ldr	r2, [pc, #468]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c62:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c68:	f7fe fcf2 	bl	8001650 <HAL_GetTick>
 8002c6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c70:	f7fe fcee 	bl	8001650 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b64      	cmp	r3, #100	; 0x64
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e195      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c82:	4b6d      	ldr	r3, [pc, #436]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f0      	bne.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d021      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d11d      	bne.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ca2:	4b65      	ldr	r3, [pc, #404]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ca4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ca8:	0c1b      	lsrs	r3, r3, #16
 8002caa:	f003 0303 	and.w	r3, r3, #3
 8002cae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002cb0:	4b61      	ldr	r3, [pc, #388]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cb6:	0e1b      	lsrs	r3, r3, #24
 8002cb8:	f003 030f 	and.w	r3, r3, #15
 8002cbc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	019a      	lsls	r2, r3, #6
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	041b      	lsls	r3, r3, #16
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	061b      	lsls	r3, r3, #24
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	071b      	lsls	r3, r3, #28
 8002cd6:	4958      	ldr	r1, [pc, #352]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cf2:	d00a      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d02e      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d08:	d129      	bne.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d0a:	4b4b      	ldr	r3, [pc, #300]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d10:	0c1b      	lsrs	r3, r3, #16
 8002d12:	f003 0303 	and.w	r3, r3, #3
 8002d16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d18:	4b47      	ldr	r3, [pc, #284]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d1e:	0f1b      	lsrs	r3, r3, #28
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	019a      	lsls	r2, r3, #6
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	041b      	lsls	r3, r3, #16
 8002d30:	431a      	orrs	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	061b      	lsls	r3, r3, #24
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	071b      	lsls	r3, r3, #28
 8002d3e:	493e      	ldr	r1, [pc, #248]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002d46:	4b3c      	ldr	r3, [pc, #240]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d4c:	f023 021f 	bic.w	r2, r3, #31
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	3b01      	subs	r3, #1
 8002d56:	4938      	ldr	r1, [pc, #224]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d01d      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d6a:	4b33      	ldr	r3, [pc, #204]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d70:	0e1b      	lsrs	r3, r3, #24
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d78:	4b2f      	ldr	r3, [pc, #188]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d7e:	0f1b      	lsrs	r3, r3, #28
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	019a      	lsls	r2, r3, #6
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	041b      	lsls	r3, r3, #16
 8002d92:	431a      	orrs	r2, r3
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	061b      	lsls	r3, r3, #24
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	071b      	lsls	r3, r3, #28
 8002d9e:	4926      	ldr	r1, [pc, #152]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d011      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	019a      	lsls	r2, r3, #6
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	041b      	lsls	r3, r3, #16
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	061b      	lsls	r3, r3, #24
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	071b      	lsls	r3, r3, #28
 8002dce:	491a      	ldr	r1, [pc, #104]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002dd6:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a17      	ldr	r2, [pc, #92]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ddc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002de0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002de2:	f7fe fc35 	bl	8001650 <HAL_GetTick>
 8002de6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002de8:	e008      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002dea:	f7fe fc31 	bl	8001650 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b64      	cmp	r3, #100	; 0x64
 8002df6:	d901      	bls.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e0d8      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	f040 80ce 	bne.w	8002fac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002e10:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a08      	ldr	r2, [pc, #32]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e1c:	f7fe fc18 	bl	8001650 <HAL_GetTick>
 8002e20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e22:	e00b      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e24:	f7fe fc14 	bl	8001650 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b64      	cmp	r3, #100	; 0x64
 8002e30:	d904      	bls.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e0bb      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002e36:	bf00      	nop
 8002e38:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002e3c:	4b5e      	ldr	r3, [pc, #376]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e48:	d0ec      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d02e      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d12a      	bne.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002e72:	4b51      	ldr	r3, [pc, #324]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e78:	0c1b      	lsrs	r3, r3, #16
 8002e7a:	f003 0303 	and.w	r3, r3, #3
 8002e7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002e80:	4b4d      	ldr	r3, [pc, #308]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e86:	0f1b      	lsrs	r3, r3, #28
 8002e88:	f003 0307 	and.w	r3, r3, #7
 8002e8c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	019a      	lsls	r2, r3, #6
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	041b      	lsls	r3, r3, #16
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	061b      	lsls	r3, r3, #24
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	071b      	lsls	r3, r3, #28
 8002ea6:	4944      	ldr	r1, [pc, #272]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002eae:	4b42      	ldr	r3, [pc, #264]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002eb4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	021b      	lsls	r3, r3, #8
 8002ec0:	493d      	ldr	r1, [pc, #244]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d022      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ed8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002edc:	d11d      	bne.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002ede:	4b36      	ldr	r3, [pc, #216]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee4:	0e1b      	lsrs	r3, r3, #24
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002eec:	4b32      	ldr	r3, [pc, #200]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef2:	0f1b      	lsrs	r3, r3, #28
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	019a      	lsls	r2, r3, #6
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	041b      	lsls	r3, r3, #16
 8002f06:	431a      	orrs	r2, r3
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	061b      	lsls	r3, r3, #24
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	071b      	lsls	r3, r3, #28
 8002f12:	4929      	ldr	r1, [pc, #164]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d028      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f26:	4b24      	ldr	r3, [pc, #144]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f2c:	0e1b      	lsrs	r3, r3, #24
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f34:	4b20      	ldr	r3, [pc, #128]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3a:	0c1b      	lsrs	r3, r3, #16
 8002f3c:	f003 0303 	and.w	r3, r3, #3
 8002f40:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	019a      	lsls	r2, r3, #6
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	041b      	lsls	r3, r3, #16
 8002f4c:	431a      	orrs	r2, r3
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	061b      	lsls	r3, r3, #24
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	071b      	lsls	r3, r3, #28
 8002f5a:	4917      	ldr	r1, [pc, #92]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002f62:	4b15      	ldr	r3, [pc, #84]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f70:	4911      	ldr	r1, [pc, #68]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002f78:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a0e      	ldr	r2, [pc, #56]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002f7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f84:	f7fe fb64 	bl	8001650 <HAL_GetTick>
 8002f88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f8c:	f7fe fb60 	bl	8001650 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	; 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e007      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002f9e:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fa6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002faa:	d1ef      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3720      	adds	r7, #32
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40023800 	.word	0x40023800

08002fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e040      	b.n	8003050 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d106      	bne.n	8002fe4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7fe f97a 	bl	80012d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2224      	movs	r2, #36	; 0x24
 8002fe8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0201 	bic.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 fbe8 	bl	80037d0 <UART_SetConfig>
 8003000:	4603      	mov	r3, r0
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e022      	b.n	8003050 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 fe3e 	bl	8003c94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0201 	orr.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 fec5 	bl	8003dd8 <UART_CheckIdleState>
 800304e:	4603      	mov	r3, r0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003058:	b480      	push	{r7}
 800305a:	b08b      	sub	sp, #44	; 0x2c
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	4613      	mov	r3, r2
 8003064:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800306a:	2b20      	cmp	r3, #32
 800306c:	d156      	bne.n	800311c <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <HAL_UART_Transmit_IT+0x22>
 8003074:	88fb      	ldrh	r3, [r7, #6]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e04f      	b.n	800311e <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_UART_Transmit_IT+0x34>
 8003088:	2302      	movs	r3, #2
 800308a:	e048      	b.n	800311e <HAL_UART_Transmit_IT+0xc6>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	68ba      	ldr	r2, [r7, #8]
 8003098:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	88fa      	ldrh	r2, [r7, #6]
 800309e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	88fa      	ldrh	r2, [r7, #6]
 80030a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2221      	movs	r2, #33	; 0x21
 80030bc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c6:	d107      	bne.n	80030d8 <HAL_UART_Transmit_IT+0x80>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d103      	bne.n	80030d8 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a16      	ldr	r2, [pc, #88]	; (800312c <HAL_UART_Transmit_IT+0xd4>)
 80030d4:	669a      	str	r2, [r3, #104]	; 0x68
 80030d6:	e002      	b.n	80030de <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4a15      	ldr	r2, [pc, #84]	; (8003130 <HAL_UART_Transmit_IT+0xd8>)
 80030dc:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	e853 3f00 	ldrex	r3, [r3]
 80030f2:	613b      	str	r3, [r7, #16]
   return(result);
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030fa:	627b      	str	r3, [r7, #36]	; 0x24
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	461a      	mov	r2, r3
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	623b      	str	r3, [r7, #32]
 8003106:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003108:	69f9      	ldr	r1, [r7, #28]
 800310a:	6a3a      	ldr	r2, [r7, #32]
 800310c:	e841 2300 	strex	r3, r2, [r1]
 8003110:	61bb      	str	r3, [r7, #24]
   return(result);
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1e6      	bne.n	80030e6 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8003118:	2300      	movs	r3, #0
 800311a:	e000      	b.n	800311e <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800311c:	2302      	movs	r3, #2
  }
}
 800311e:	4618      	mov	r0, r3
 8003120:	372c      	adds	r7, #44	; 0x2c
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	08004331 	.word	0x08004331
 8003130:	0800427b 	.word	0x0800427b

08003134 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08a      	sub	sp, #40	; 0x28
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	4613      	mov	r3, r2
 8003140:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003146:	2b20      	cmp	r3, #32
 8003148:	d13d      	bne.n	80031c6 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <HAL_UART_Receive_IT+0x22>
 8003150:	88fb      	ldrh	r3, [r7, #6]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e036      	b.n	80031c8 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_UART_Receive_IT+0x34>
 8003164:	2302      	movs	r3, #2
 8003166:	e02f      	b.n	80031c8 <HAL_UART_Receive_IT+0x94>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d018      	beq.n	80031b6 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	e853 3f00 	ldrex	r3, [r3]
 8003190:	613b      	str	r3, [r7, #16]
   return(result);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003198:	627b      	str	r3, [r7, #36]	; 0x24
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	461a      	mov	r2, r3
 80031a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a2:	623b      	str	r3, [r7, #32]
 80031a4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a6:	69f9      	ldr	r1, [r7, #28]
 80031a8:	6a3a      	ldr	r2, [r7, #32]
 80031aa:	e841 2300 	strex	r3, r2, [r1]
 80031ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80031b0:	69bb      	ldr	r3, [r7, #24]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1e6      	bne.n	8003184 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80031b6:	88fb      	ldrh	r3, [r7, #6]
 80031b8:	461a      	mov	r2, r3
 80031ba:	68b9      	ldr	r1, [r7, #8]
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 ff19 	bl	8003ff4 <UART_Start_Receive_IT>
 80031c2:	4603      	mov	r3, r0
 80031c4:	e000      	b.n	80031c8 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80031c6:	2302      	movs	r3, #2
  }
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3728      	adds	r7, #40	; 0x28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b0ba      	sub	sp, #232	; 0xe8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	69db      	ldr	r3, [r3, #28]
 80031de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80031f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80031fa:	f640 030f 	movw	r3, #2063	; 0x80f
 80031fe:	4013      	ands	r3, r2
 8003200:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003208:	2b00      	cmp	r3, #0
 800320a:	d115      	bne.n	8003238 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800320c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003210:	f003 0320 	and.w	r3, r3, #32
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00f      	beq.n	8003238 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800321c:	f003 0320 	and.w	r3, r3, #32
 8003220:	2b00      	cmp	r3, #0
 8003222:	d009      	beq.n	8003238 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 82a4 	beq.w	8003776 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	4798      	blx	r3
      }
      return;
 8003236:	e29e      	b.n	8003776 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003238:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 8117 	beq.w	8003470 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800324e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003252:	4b85      	ldr	r3, [pc, #532]	; (8003468 <HAL_UART_IRQHandler+0x298>)
 8003254:	4013      	ands	r3, r2
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 810a 	beq.w	8003470 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800325c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d011      	beq.n	800328c <HAL_UART_IRQHandler+0xbc>
 8003268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800326c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00b      	beq.n	800328c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2201      	movs	r2, #1
 800327a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003282:	f043 0201 	orr.w	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800328c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d011      	beq.n	80032bc <HAL_UART_IRQHandler+0xec>
 8003298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00b      	beq.n	80032bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2202      	movs	r2, #2
 80032aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032b2:	f043 0204 	orr.w	r2, r3, #4
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80032bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d011      	beq.n	80032ec <HAL_UART_IRQHandler+0x11c>
 80032c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00b      	beq.n	80032ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2204      	movs	r2, #4
 80032da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032e2:	f043 0202 	orr.w	r2, r3, #2
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80032ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032f0:	f003 0308 	and.w	r3, r3, #8
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d017      	beq.n	8003328 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80032f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032fc:	f003 0320 	and.w	r3, r3, #32
 8003300:	2b00      	cmp	r3, #0
 8003302:	d105      	bne.n	8003310 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003308:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00b      	beq.n	8003328 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2208      	movs	r2, #8
 8003316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800331e:	f043 0208 	orr.w	r2, r3, #8
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800332c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003330:	2b00      	cmp	r3, #0
 8003332:	d012      	beq.n	800335a <HAL_UART_IRQHandler+0x18a>
 8003334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003338:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00c      	beq.n	800335a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003348:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003350:	f043 0220 	orr.w	r2, r3, #32
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 820a 	beq.w	800377a <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800336a:	f003 0320 	and.w	r3, r3, #32
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00d      	beq.n	800338e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003376:	f003 0320 	and.w	r3, r3, #32
 800337a:	2b00      	cmp	r3, #0
 800337c:	d007      	beq.n	800338e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003394:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a2:	2b40      	cmp	r3, #64	; 0x40
 80033a4:	d005      	beq.n	80033b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80033a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80033aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d04f      	beq.n	8003452 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 fee8 	bl	8004188 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c2:	2b40      	cmp	r3, #64	; 0x40
 80033c4:	d141      	bne.n	800344a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	3308      	adds	r3, #8
 80033cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80033d4:	e853 3f00 	ldrex	r3, [r3]
 80033d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80033dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80033e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3308      	adds	r3, #8
 80033ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80033f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80033f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80033fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003402:	e841 2300 	strex	r3, r2, [r1]
 8003406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800340a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1d9      	bne.n	80033c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003416:	2b00      	cmp	r3, #0
 8003418:	d013      	beq.n	8003442 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	4a13      	ldr	r2, [pc, #76]	; (800346c <HAL_UART_IRQHandler+0x29c>)
 8003420:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe fa9f 	bl	800196a <HAL_DMA_Abort_IT>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d017      	beq.n	8003462 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800343c:	4610      	mov	r0, r2
 800343e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003440:	e00f      	b.n	8003462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f9a4 	bl	8003790 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003448:	e00b      	b.n	8003462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f9a0 	bl	8003790 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003450:	e007      	b.n	8003462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f99c 	bl	8003790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003460:	e18b      	b.n	800377a <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003462:	bf00      	nop
    return;
 8003464:	e189      	b.n	800377a <HAL_UART_IRQHandler+0x5aa>
 8003466:	bf00      	nop
 8003468:	04000120 	.word	0x04000120
 800346c:	0800424f 	.word	0x0800424f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003474:	2b01      	cmp	r3, #1
 8003476:	f040 8144 	bne.w	8003702 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800347a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800347e:	f003 0310 	and.w	r3, r3, #16
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 813d 	beq.w	8003702 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800348c:	f003 0310 	and.w	r3, r3, #16
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 8136 	beq.w	8003702 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2210      	movs	r2, #16
 800349c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034a8:	2b40      	cmp	r3, #64	; 0x40
 80034aa:	f040 80b2 	bne.w	8003612 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80034ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f000 815d 	beq.w	800377e <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80034ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80034ce:	429a      	cmp	r2, r3
 80034d0:	f080 8155 	bcs.w	800377e <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80034da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034e8:	f000 8085 	beq.w	80035f6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80034f8:	e853 3f00 	ldrex	r3, [r3]
 80034fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003500:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003508:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003516:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800351a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800351e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003522:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003526:	e841 2300 	strex	r3, r2, [r1]
 800352a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800352e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1da      	bne.n	80034ec <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	3308      	adds	r3, #8
 800353c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003540:	e853 3f00 	ldrex	r3, [r3]
 8003544:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003546:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003548:	f023 0301 	bic.w	r3, r3, #1
 800354c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	3308      	adds	r3, #8
 8003556:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800355a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800355e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003560:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003562:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003566:	e841 2300 	strex	r3, r2, [r1]
 800356a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800356c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1e1      	bne.n	8003536 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	3308      	adds	r3, #8
 8003578:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800357a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800357c:	e853 3f00 	ldrex	r3, [r3]
 8003580:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003582:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003584:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003588:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	3308      	adds	r3, #8
 8003592:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003596:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003598:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800359c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800359e:	e841 2300 	strex	r3, r2, [r1]
 80035a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80035a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1e3      	bne.n	8003572 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2220      	movs	r2, #32
 80035ae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035be:	e853 3f00 	ldrex	r3, [r3]
 80035c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80035c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035c6:	f023 0310 	bic.w	r3, r3, #16
 80035ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80035d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80035da:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80035de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035e0:	e841 2300 	strex	r3, r2, [r1]
 80035e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80035e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1e4      	bne.n	80035b6 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7fe f94a 	bl	800188a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003602:	b29b      	uxth	r3, r3
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	b29b      	uxth	r3, r3
 8003608:	4619      	mov	r1, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f8ca 	bl	80037a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003610:	e0b5      	b.n	800377e <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800361e:	b29b      	uxth	r3, r3
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 80a7 	beq.w	8003782 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8003634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 80a2 	beq.w	8003782 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003646:	e853 3f00 	ldrex	r3, [r3]
 800364a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800364c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800364e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003652:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003660:	647b      	str	r3, [r7, #68]	; 0x44
 8003662:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003664:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003666:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003668:	e841 2300 	strex	r3, r2, [r1]
 800366c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800366e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e4      	bne.n	800363e <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	3308      	adds	r3, #8
 800367a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	e853 3f00 	ldrex	r3, [r3]
 8003682:	623b      	str	r3, [r7, #32]
   return(result);
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	f023 0301 	bic.w	r3, r3, #1
 800368a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	3308      	adds	r3, #8
 8003694:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003698:	633a      	str	r2, [r7, #48]	; 0x30
 800369a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800369e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036a0:	e841 2300 	strex	r3, r2, [r1]
 80036a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80036a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1e3      	bne.n	8003674 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2220      	movs	r2, #32
 80036b0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	e853 3f00 	ldrex	r3, [r3]
 80036ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f023 0310 	bic.w	r3, r3, #16
 80036d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	461a      	mov	r2, r3
 80036dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e4:	69b9      	ldr	r1, [r7, #24]
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	e841 2300 	strex	r3, r2, [r1]
 80036ec:	617b      	str	r3, [r7, #20]
   return(result);
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1e4      	bne.n	80036be <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80036f8:	4619      	mov	r1, r3
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f852 	bl	80037a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003700:	e03f      	b.n	8003782 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003706:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00e      	beq.n	800372c <HAL_UART_IRQHandler+0x55c>
 800370e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d008      	beq.n	800372c <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003722:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f849 	bl	80037bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800372a:	e02d      	b.n	8003788 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800372c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00e      	beq.n	8003756 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800373c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003740:	2b00      	cmp	r3, #0
 8003742:	d008      	beq.n	8003756 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01c      	beq.n	8003786 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4798      	blx	r3
    }
    return;
 8003754:	e017      	b.n	8003786 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800375a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800375e:	2b00      	cmp	r3, #0
 8003760:	d012      	beq.n	8003788 <HAL_UART_IRQHandler+0x5b8>
 8003762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00c      	beq.n	8003788 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fe3e 	bl	80043f0 <UART_EndTransmit_IT>
    return;
 8003774:	e008      	b.n	8003788 <HAL_UART_IRQHandler+0x5b8>
      return;
 8003776:	bf00      	nop
 8003778:	e006      	b.n	8003788 <HAL_UART_IRQHandler+0x5b8>
    return;
 800377a:	bf00      	nop
 800377c:	e004      	b.n	8003788 <HAL_UART_IRQHandler+0x5b8>
      return;
 800377e:	bf00      	nop
 8003780:	e002      	b.n	8003788 <HAL_UART_IRQHandler+0x5b8>
      return;
 8003782:	bf00      	nop
 8003784:	e000      	b.n	8003788 <HAL_UART_IRQHandler+0x5b8>
    return;
 8003786:	bf00      	nop
  }

}
 8003788:	37e8      	adds	r7, #232	; 0xe8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop

08003790 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	460b      	mov	r3, r1
 80037ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b088      	sub	sp, #32
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80037d8:	2300      	movs	r3, #0
 80037da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	691b      	ldr	r3, [r3, #16]
 80037e4:	431a      	orrs	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	69db      	ldr	r3, [r3, #28]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	4ba7      	ldr	r3, [pc, #668]	; (8003a98 <UART_SetConfig+0x2c8>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	6812      	ldr	r2, [r2, #0]
 8003802:	6979      	ldr	r1, [r7, #20]
 8003804:	430b      	orrs	r3, r1
 8003806:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	4313      	orrs	r3, r2
 800382c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	430a      	orrs	r2, r1
 8003840:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a95      	ldr	r2, [pc, #596]	; (8003a9c <UART_SetConfig+0x2cc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d120      	bne.n	800388e <UART_SetConfig+0xbe>
 800384c:	4b94      	ldr	r3, [pc, #592]	; (8003aa0 <UART_SetConfig+0x2d0>)
 800384e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003852:	f003 0303 	and.w	r3, r3, #3
 8003856:	2b03      	cmp	r3, #3
 8003858:	d816      	bhi.n	8003888 <UART_SetConfig+0xb8>
 800385a:	a201      	add	r2, pc, #4	; (adr r2, 8003860 <UART_SetConfig+0x90>)
 800385c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003860:	08003871 	.word	0x08003871
 8003864:	0800387d 	.word	0x0800387d
 8003868:	08003877 	.word	0x08003877
 800386c:	08003883 	.word	0x08003883
 8003870:	2301      	movs	r3, #1
 8003872:	77fb      	strb	r3, [r7, #31]
 8003874:	e14f      	b.n	8003b16 <UART_SetConfig+0x346>
 8003876:	2302      	movs	r3, #2
 8003878:	77fb      	strb	r3, [r7, #31]
 800387a:	e14c      	b.n	8003b16 <UART_SetConfig+0x346>
 800387c:	2304      	movs	r3, #4
 800387e:	77fb      	strb	r3, [r7, #31]
 8003880:	e149      	b.n	8003b16 <UART_SetConfig+0x346>
 8003882:	2308      	movs	r3, #8
 8003884:	77fb      	strb	r3, [r7, #31]
 8003886:	e146      	b.n	8003b16 <UART_SetConfig+0x346>
 8003888:	2310      	movs	r3, #16
 800388a:	77fb      	strb	r3, [r7, #31]
 800388c:	e143      	b.n	8003b16 <UART_SetConfig+0x346>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a84      	ldr	r2, [pc, #528]	; (8003aa4 <UART_SetConfig+0x2d4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d132      	bne.n	80038fe <UART_SetConfig+0x12e>
 8003898:	4b81      	ldr	r3, [pc, #516]	; (8003aa0 <UART_SetConfig+0x2d0>)
 800389a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389e:	f003 030c 	and.w	r3, r3, #12
 80038a2:	2b0c      	cmp	r3, #12
 80038a4:	d828      	bhi.n	80038f8 <UART_SetConfig+0x128>
 80038a6:	a201      	add	r2, pc, #4	; (adr r2, 80038ac <UART_SetConfig+0xdc>)
 80038a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ac:	080038e1 	.word	0x080038e1
 80038b0:	080038f9 	.word	0x080038f9
 80038b4:	080038f9 	.word	0x080038f9
 80038b8:	080038f9 	.word	0x080038f9
 80038bc:	080038ed 	.word	0x080038ed
 80038c0:	080038f9 	.word	0x080038f9
 80038c4:	080038f9 	.word	0x080038f9
 80038c8:	080038f9 	.word	0x080038f9
 80038cc:	080038e7 	.word	0x080038e7
 80038d0:	080038f9 	.word	0x080038f9
 80038d4:	080038f9 	.word	0x080038f9
 80038d8:	080038f9 	.word	0x080038f9
 80038dc:	080038f3 	.word	0x080038f3
 80038e0:	2300      	movs	r3, #0
 80038e2:	77fb      	strb	r3, [r7, #31]
 80038e4:	e117      	b.n	8003b16 <UART_SetConfig+0x346>
 80038e6:	2302      	movs	r3, #2
 80038e8:	77fb      	strb	r3, [r7, #31]
 80038ea:	e114      	b.n	8003b16 <UART_SetConfig+0x346>
 80038ec:	2304      	movs	r3, #4
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	e111      	b.n	8003b16 <UART_SetConfig+0x346>
 80038f2:	2308      	movs	r3, #8
 80038f4:	77fb      	strb	r3, [r7, #31]
 80038f6:	e10e      	b.n	8003b16 <UART_SetConfig+0x346>
 80038f8:	2310      	movs	r3, #16
 80038fa:	77fb      	strb	r3, [r7, #31]
 80038fc:	e10b      	b.n	8003b16 <UART_SetConfig+0x346>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a69      	ldr	r2, [pc, #420]	; (8003aa8 <UART_SetConfig+0x2d8>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d120      	bne.n	800394a <UART_SetConfig+0x17a>
 8003908:	4b65      	ldr	r3, [pc, #404]	; (8003aa0 <UART_SetConfig+0x2d0>)
 800390a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003912:	2b30      	cmp	r3, #48	; 0x30
 8003914:	d013      	beq.n	800393e <UART_SetConfig+0x16e>
 8003916:	2b30      	cmp	r3, #48	; 0x30
 8003918:	d814      	bhi.n	8003944 <UART_SetConfig+0x174>
 800391a:	2b20      	cmp	r3, #32
 800391c:	d009      	beq.n	8003932 <UART_SetConfig+0x162>
 800391e:	2b20      	cmp	r3, #32
 8003920:	d810      	bhi.n	8003944 <UART_SetConfig+0x174>
 8003922:	2b00      	cmp	r3, #0
 8003924:	d002      	beq.n	800392c <UART_SetConfig+0x15c>
 8003926:	2b10      	cmp	r3, #16
 8003928:	d006      	beq.n	8003938 <UART_SetConfig+0x168>
 800392a:	e00b      	b.n	8003944 <UART_SetConfig+0x174>
 800392c:	2300      	movs	r3, #0
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e0f1      	b.n	8003b16 <UART_SetConfig+0x346>
 8003932:	2302      	movs	r3, #2
 8003934:	77fb      	strb	r3, [r7, #31]
 8003936:	e0ee      	b.n	8003b16 <UART_SetConfig+0x346>
 8003938:	2304      	movs	r3, #4
 800393a:	77fb      	strb	r3, [r7, #31]
 800393c:	e0eb      	b.n	8003b16 <UART_SetConfig+0x346>
 800393e:	2308      	movs	r3, #8
 8003940:	77fb      	strb	r3, [r7, #31]
 8003942:	e0e8      	b.n	8003b16 <UART_SetConfig+0x346>
 8003944:	2310      	movs	r3, #16
 8003946:	77fb      	strb	r3, [r7, #31]
 8003948:	e0e5      	b.n	8003b16 <UART_SetConfig+0x346>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a57      	ldr	r2, [pc, #348]	; (8003aac <UART_SetConfig+0x2dc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d120      	bne.n	8003996 <UART_SetConfig+0x1c6>
 8003954:	4b52      	ldr	r3, [pc, #328]	; (8003aa0 <UART_SetConfig+0x2d0>)
 8003956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800395a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800395e:	2bc0      	cmp	r3, #192	; 0xc0
 8003960:	d013      	beq.n	800398a <UART_SetConfig+0x1ba>
 8003962:	2bc0      	cmp	r3, #192	; 0xc0
 8003964:	d814      	bhi.n	8003990 <UART_SetConfig+0x1c0>
 8003966:	2b80      	cmp	r3, #128	; 0x80
 8003968:	d009      	beq.n	800397e <UART_SetConfig+0x1ae>
 800396a:	2b80      	cmp	r3, #128	; 0x80
 800396c:	d810      	bhi.n	8003990 <UART_SetConfig+0x1c0>
 800396e:	2b00      	cmp	r3, #0
 8003970:	d002      	beq.n	8003978 <UART_SetConfig+0x1a8>
 8003972:	2b40      	cmp	r3, #64	; 0x40
 8003974:	d006      	beq.n	8003984 <UART_SetConfig+0x1b4>
 8003976:	e00b      	b.n	8003990 <UART_SetConfig+0x1c0>
 8003978:	2300      	movs	r3, #0
 800397a:	77fb      	strb	r3, [r7, #31]
 800397c:	e0cb      	b.n	8003b16 <UART_SetConfig+0x346>
 800397e:	2302      	movs	r3, #2
 8003980:	77fb      	strb	r3, [r7, #31]
 8003982:	e0c8      	b.n	8003b16 <UART_SetConfig+0x346>
 8003984:	2304      	movs	r3, #4
 8003986:	77fb      	strb	r3, [r7, #31]
 8003988:	e0c5      	b.n	8003b16 <UART_SetConfig+0x346>
 800398a:	2308      	movs	r3, #8
 800398c:	77fb      	strb	r3, [r7, #31]
 800398e:	e0c2      	b.n	8003b16 <UART_SetConfig+0x346>
 8003990:	2310      	movs	r3, #16
 8003992:	77fb      	strb	r3, [r7, #31]
 8003994:	e0bf      	b.n	8003b16 <UART_SetConfig+0x346>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a45      	ldr	r2, [pc, #276]	; (8003ab0 <UART_SetConfig+0x2e0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d125      	bne.n	80039ec <UART_SetConfig+0x21c>
 80039a0:	4b3f      	ldr	r3, [pc, #252]	; (8003aa0 <UART_SetConfig+0x2d0>)
 80039a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039ae:	d017      	beq.n	80039e0 <UART_SetConfig+0x210>
 80039b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039b4:	d817      	bhi.n	80039e6 <UART_SetConfig+0x216>
 80039b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ba:	d00b      	beq.n	80039d4 <UART_SetConfig+0x204>
 80039bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039c0:	d811      	bhi.n	80039e6 <UART_SetConfig+0x216>
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d003      	beq.n	80039ce <UART_SetConfig+0x1fe>
 80039c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ca:	d006      	beq.n	80039da <UART_SetConfig+0x20a>
 80039cc:	e00b      	b.n	80039e6 <UART_SetConfig+0x216>
 80039ce:	2300      	movs	r3, #0
 80039d0:	77fb      	strb	r3, [r7, #31]
 80039d2:	e0a0      	b.n	8003b16 <UART_SetConfig+0x346>
 80039d4:	2302      	movs	r3, #2
 80039d6:	77fb      	strb	r3, [r7, #31]
 80039d8:	e09d      	b.n	8003b16 <UART_SetConfig+0x346>
 80039da:	2304      	movs	r3, #4
 80039dc:	77fb      	strb	r3, [r7, #31]
 80039de:	e09a      	b.n	8003b16 <UART_SetConfig+0x346>
 80039e0:	2308      	movs	r3, #8
 80039e2:	77fb      	strb	r3, [r7, #31]
 80039e4:	e097      	b.n	8003b16 <UART_SetConfig+0x346>
 80039e6:	2310      	movs	r3, #16
 80039e8:	77fb      	strb	r3, [r7, #31]
 80039ea:	e094      	b.n	8003b16 <UART_SetConfig+0x346>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a30      	ldr	r2, [pc, #192]	; (8003ab4 <UART_SetConfig+0x2e4>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d125      	bne.n	8003a42 <UART_SetConfig+0x272>
 80039f6:	4b2a      	ldr	r3, [pc, #168]	; (8003aa0 <UART_SetConfig+0x2d0>)
 80039f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a00:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a04:	d017      	beq.n	8003a36 <UART_SetConfig+0x266>
 8003a06:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a0a:	d817      	bhi.n	8003a3c <UART_SetConfig+0x26c>
 8003a0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a10:	d00b      	beq.n	8003a2a <UART_SetConfig+0x25a>
 8003a12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a16:	d811      	bhi.n	8003a3c <UART_SetConfig+0x26c>
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <UART_SetConfig+0x254>
 8003a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a20:	d006      	beq.n	8003a30 <UART_SetConfig+0x260>
 8003a22:	e00b      	b.n	8003a3c <UART_SetConfig+0x26c>
 8003a24:	2301      	movs	r3, #1
 8003a26:	77fb      	strb	r3, [r7, #31]
 8003a28:	e075      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	77fb      	strb	r3, [r7, #31]
 8003a2e:	e072      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a30:	2304      	movs	r3, #4
 8003a32:	77fb      	strb	r3, [r7, #31]
 8003a34:	e06f      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a36:	2308      	movs	r3, #8
 8003a38:	77fb      	strb	r3, [r7, #31]
 8003a3a:	e06c      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a3c:	2310      	movs	r3, #16
 8003a3e:	77fb      	strb	r3, [r7, #31]
 8003a40:	e069      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1c      	ldr	r2, [pc, #112]	; (8003ab8 <UART_SetConfig+0x2e8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d137      	bne.n	8003abc <UART_SetConfig+0x2ec>
 8003a4c:	4b14      	ldr	r3, [pc, #80]	; (8003aa0 <UART_SetConfig+0x2d0>)
 8003a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a52:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003a56:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a5a:	d017      	beq.n	8003a8c <UART_SetConfig+0x2bc>
 8003a5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a60:	d817      	bhi.n	8003a92 <UART_SetConfig+0x2c2>
 8003a62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a66:	d00b      	beq.n	8003a80 <UART_SetConfig+0x2b0>
 8003a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a6c:	d811      	bhi.n	8003a92 <UART_SetConfig+0x2c2>
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <UART_SetConfig+0x2aa>
 8003a72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a76:	d006      	beq.n	8003a86 <UART_SetConfig+0x2b6>
 8003a78:	e00b      	b.n	8003a92 <UART_SetConfig+0x2c2>
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	77fb      	strb	r3, [r7, #31]
 8003a7e:	e04a      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a80:	2302      	movs	r3, #2
 8003a82:	77fb      	strb	r3, [r7, #31]
 8003a84:	e047      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a86:	2304      	movs	r3, #4
 8003a88:	77fb      	strb	r3, [r7, #31]
 8003a8a:	e044      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a8c:	2308      	movs	r3, #8
 8003a8e:	77fb      	strb	r3, [r7, #31]
 8003a90:	e041      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a92:	2310      	movs	r3, #16
 8003a94:	77fb      	strb	r3, [r7, #31]
 8003a96:	e03e      	b.n	8003b16 <UART_SetConfig+0x346>
 8003a98:	efff69f3 	.word	0xefff69f3
 8003a9c:	40011000 	.word	0x40011000
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	40004400 	.word	0x40004400
 8003aa8:	40004800 	.word	0x40004800
 8003aac:	40004c00 	.word	0x40004c00
 8003ab0:	40005000 	.word	0x40005000
 8003ab4:	40011400 	.word	0x40011400
 8003ab8:	40007800 	.word	0x40007800
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a71      	ldr	r2, [pc, #452]	; (8003c88 <UART_SetConfig+0x4b8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d125      	bne.n	8003b12 <UART_SetConfig+0x342>
 8003ac6:	4b71      	ldr	r3, [pc, #452]	; (8003c8c <UART_SetConfig+0x4bc>)
 8003ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003acc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ad0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ad4:	d017      	beq.n	8003b06 <UART_SetConfig+0x336>
 8003ad6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ada:	d817      	bhi.n	8003b0c <UART_SetConfig+0x33c>
 8003adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ae0:	d00b      	beq.n	8003afa <UART_SetConfig+0x32a>
 8003ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ae6:	d811      	bhi.n	8003b0c <UART_SetConfig+0x33c>
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <UART_SetConfig+0x324>
 8003aec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003af0:	d006      	beq.n	8003b00 <UART_SetConfig+0x330>
 8003af2:	e00b      	b.n	8003b0c <UART_SetConfig+0x33c>
 8003af4:	2300      	movs	r3, #0
 8003af6:	77fb      	strb	r3, [r7, #31]
 8003af8:	e00d      	b.n	8003b16 <UART_SetConfig+0x346>
 8003afa:	2302      	movs	r3, #2
 8003afc:	77fb      	strb	r3, [r7, #31]
 8003afe:	e00a      	b.n	8003b16 <UART_SetConfig+0x346>
 8003b00:	2304      	movs	r3, #4
 8003b02:	77fb      	strb	r3, [r7, #31]
 8003b04:	e007      	b.n	8003b16 <UART_SetConfig+0x346>
 8003b06:	2308      	movs	r3, #8
 8003b08:	77fb      	strb	r3, [r7, #31]
 8003b0a:	e004      	b.n	8003b16 <UART_SetConfig+0x346>
 8003b0c:	2310      	movs	r3, #16
 8003b0e:	77fb      	strb	r3, [r7, #31]
 8003b10:	e001      	b.n	8003b16 <UART_SetConfig+0x346>
 8003b12:	2310      	movs	r3, #16
 8003b14:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b1e:	d15a      	bne.n	8003bd6 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8003b20:	7ffb      	ldrb	r3, [r7, #31]
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d827      	bhi.n	8003b76 <UART_SetConfig+0x3a6>
 8003b26:	a201      	add	r2, pc, #4	; (adr r2, 8003b2c <UART_SetConfig+0x35c>)
 8003b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2c:	08003b51 	.word	0x08003b51
 8003b30:	08003b59 	.word	0x08003b59
 8003b34:	08003b61 	.word	0x08003b61
 8003b38:	08003b77 	.word	0x08003b77
 8003b3c:	08003b67 	.word	0x08003b67
 8003b40:	08003b77 	.word	0x08003b77
 8003b44:	08003b77 	.word	0x08003b77
 8003b48:	08003b77 	.word	0x08003b77
 8003b4c:	08003b6f 	.word	0x08003b6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b50:	f7fe fde4 	bl	800271c <HAL_RCC_GetPCLK1Freq>
 8003b54:	61b8      	str	r0, [r7, #24]
        break;
 8003b56:	e013      	b.n	8003b80 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b58:	f7fe fdf4 	bl	8002744 <HAL_RCC_GetPCLK2Freq>
 8003b5c:	61b8      	str	r0, [r7, #24]
        break;
 8003b5e:	e00f      	b.n	8003b80 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b60:	4b4b      	ldr	r3, [pc, #300]	; (8003c90 <UART_SetConfig+0x4c0>)
 8003b62:	61bb      	str	r3, [r7, #24]
        break;
 8003b64:	e00c      	b.n	8003b80 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b66:	f7fe fceb 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 8003b6a:	61b8      	str	r0, [r7, #24]
        break;
 8003b6c:	e008      	b.n	8003b80 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b72:	61bb      	str	r3, [r7, #24]
        break;
 8003b74:	e004      	b.n	8003b80 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	77bb      	strb	r3, [r7, #30]
        break;
 8003b7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d074      	beq.n	8003c70 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	005a      	lsls	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	085b      	lsrs	r3, r3, #1
 8003b90:	441a      	add	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	2b0f      	cmp	r3, #15
 8003ba0:	d916      	bls.n	8003bd0 <UART_SetConfig+0x400>
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba8:	d212      	bcs.n	8003bd0 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	f023 030f 	bic.w	r3, r3, #15
 8003bb2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	085b      	lsrs	r3, r3, #1
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	89fb      	ldrh	r3, [r7, #14]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	89fa      	ldrh	r2, [r7, #14]
 8003bcc:	60da      	str	r2, [r3, #12]
 8003bce:	e04f      	b.n	8003c70 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	77bb      	strb	r3, [r7, #30]
 8003bd4:	e04c      	b.n	8003c70 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003bd6:	7ffb      	ldrb	r3, [r7, #31]
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d828      	bhi.n	8003c2e <UART_SetConfig+0x45e>
 8003bdc:	a201      	add	r2, pc, #4	; (adr r2, 8003be4 <UART_SetConfig+0x414>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003c09 	.word	0x08003c09
 8003be8:	08003c11 	.word	0x08003c11
 8003bec:	08003c19 	.word	0x08003c19
 8003bf0:	08003c2f 	.word	0x08003c2f
 8003bf4:	08003c1f 	.word	0x08003c1f
 8003bf8:	08003c2f 	.word	0x08003c2f
 8003bfc:	08003c2f 	.word	0x08003c2f
 8003c00:	08003c2f 	.word	0x08003c2f
 8003c04:	08003c27 	.word	0x08003c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c08:	f7fe fd88 	bl	800271c <HAL_RCC_GetPCLK1Freq>
 8003c0c:	61b8      	str	r0, [r7, #24]
        break;
 8003c0e:	e013      	b.n	8003c38 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c10:	f7fe fd98 	bl	8002744 <HAL_RCC_GetPCLK2Freq>
 8003c14:	61b8      	str	r0, [r7, #24]
        break;
 8003c16:	e00f      	b.n	8003c38 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c18:	4b1d      	ldr	r3, [pc, #116]	; (8003c90 <UART_SetConfig+0x4c0>)
 8003c1a:	61bb      	str	r3, [r7, #24]
        break;
 8003c1c:	e00c      	b.n	8003c38 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c1e:	f7fe fc8f 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 8003c22:	61b8      	str	r0, [r7, #24]
        break;
 8003c24:	e008      	b.n	8003c38 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c2a:	61bb      	str	r3, [r7, #24]
        break;
 8003c2c:	e004      	b.n	8003c38 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	77bb      	strb	r3, [r7, #30]
        break;
 8003c36:	bf00      	nop
    }

    if (pclk != 0U)
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d018      	beq.n	8003c70 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	085a      	lsrs	r2, r3, #1
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	441a      	add	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c50:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2b0f      	cmp	r3, #15
 8003c56:	d909      	bls.n	8003c6c <UART_SetConfig+0x49c>
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c5e:	d205      	bcs.n	8003c6c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	60da      	str	r2, [r3, #12]
 8003c6a:	e001      	b.n	8003c70 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003c7c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3720      	adds	r7, #32
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40007c00 	.word	0x40007c00
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	00f42400 	.word	0x00f42400

08003c94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00a      	beq.n	8003cbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00a      	beq.n	8003ce0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	430a      	orrs	r2, r1
 8003cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	f003 0304 	and.w	r3, r3, #4
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00a      	beq.n	8003d02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	f003 0308 	and.w	r3, r3, #8
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00a      	beq.n	8003d24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00a      	beq.n	8003d46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4a:	f003 0320 	and.w	r3, r3, #32
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00a      	beq.n	8003d68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d01a      	beq.n	8003daa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d92:	d10a      	bne.n	8003daa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00a      	beq.n	8003dcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	605a      	str	r2, [r3, #4]
  }
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af02      	add	r7, sp, #8
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003de8:	f7fd fc32 	bl	8001650 <HAL_GetTick>
 8003dec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d10e      	bne.n	8003e1a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f82d 	bl	8003e6a <UART_WaitOnFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e023      	b.n	8003e62 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d10e      	bne.n	8003e46 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f817 	bl	8003e6a <UART_WaitOnFlagUntilTimeout>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e00d      	b.n	8003e62 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b09c      	sub	sp, #112	; 0x70
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	60f8      	str	r0, [r7, #12]
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	603b      	str	r3, [r7, #0]
 8003e76:	4613      	mov	r3, r2
 8003e78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e7a:	e0a5      	b.n	8003fc8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e82:	f000 80a1 	beq.w	8003fc8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e86:	f7fd fbe3 	bl	8001650 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d302      	bcc.n	8003e9c <UART_WaitOnFlagUntilTimeout+0x32>
 8003e96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d13e      	bne.n	8003f1a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ea4:	e853 3f00 	ldrex	r3, [r3]
 8003ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003eb0:	667b      	str	r3, [r7, #100]	; 0x64
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003eba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ebc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ebe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003ec0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ec2:	e841 2300 	strex	r3, r2, [r1]
 8003ec6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003ec8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1e6      	bne.n	8003e9c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	3308      	adds	r3, #8
 8003ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ed8:	e853 3f00 	ldrex	r3, [r3]
 8003edc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ee0:	f023 0301 	bic.w	r3, r3, #1
 8003ee4:	663b      	str	r3, [r7, #96]	; 0x60
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3308      	adds	r3, #8
 8003eec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003eee:	64ba      	str	r2, [r7, #72]	; 0x48
 8003ef0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ef4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ef6:	e841 2300 	strex	r3, r2, [r1]
 8003efa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1e5      	bne.n	8003ece <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2220      	movs	r2, #32
 8003f06:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e067      	b.n	8003fea <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0304 	and.w	r3, r3, #4
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d04f      	beq.n	8003fc8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f36:	d147      	bne.n	8003fc8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f40:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f4a:	e853 3f00 	ldrex	r3, [r3]
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f52:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f60:	637b      	str	r3, [r7, #52]	; 0x34
 8003f62:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f64:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f68:	e841 2300 	strex	r3, r2, [r1]
 8003f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1e6      	bne.n	8003f42 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3308      	adds	r3, #8
 8003f7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	e853 3f00 	ldrex	r3, [r3]
 8003f82:	613b      	str	r3, [r7, #16]
   return(result);
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	f023 0301 	bic.w	r3, r3, #1
 8003f8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	3308      	adds	r3, #8
 8003f92:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003f94:	623a      	str	r2, [r7, #32]
 8003f96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f98:	69f9      	ldr	r1, [r7, #28]
 8003f9a:	6a3a      	ldr	r2, [r7, #32]
 8003f9c:	e841 2300 	strex	r3, r2, [r1]
 8003fa0:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1e5      	bne.n	8003f74 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e010      	b.n	8003fea <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	69da      	ldr	r2, [r3, #28]
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	68ba      	ldr	r2, [r7, #8]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	bf0c      	ite	eq
 8003fd8:	2301      	moveq	r3, #1
 8003fda:	2300      	movne	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	461a      	mov	r2, r3
 8003fe0:	79fb      	ldrb	r3, [r7, #7]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	f43f af4a 	beq.w	8003e7c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3770      	adds	r7, #112	; 0x70
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b097      	sub	sp, #92	; 0x5c
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	4613      	mov	r3, r2
 8004000:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	88fa      	ldrh	r2, [r7, #6]
 800400c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	88fa      	ldrh	r2, [r7, #6]
 8004014:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004026:	d10e      	bne.n	8004046 <UART_Start_Receive_IT+0x52>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d105      	bne.n	800403c <UART_Start_Receive_IT+0x48>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004036:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800403a:	e02d      	b.n	8004098 <UART_Start_Receive_IT+0xa4>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	22ff      	movs	r2, #255	; 0xff
 8004040:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004044:	e028      	b.n	8004098 <UART_Start_Receive_IT+0xa4>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10d      	bne.n	800406a <UART_Start_Receive_IT+0x76>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d104      	bne.n	8004060 <UART_Start_Receive_IT+0x6c>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	22ff      	movs	r2, #255	; 0xff
 800405a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800405e:	e01b      	b.n	8004098 <UART_Start_Receive_IT+0xa4>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	227f      	movs	r2, #127	; 0x7f
 8004064:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004068:	e016      	b.n	8004098 <UART_Start_Receive_IT+0xa4>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004072:	d10d      	bne.n	8004090 <UART_Start_Receive_IT+0x9c>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d104      	bne.n	8004086 <UART_Start_Receive_IT+0x92>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	227f      	movs	r2, #127	; 0x7f
 8004080:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004084:	e008      	b.n	8004098 <UART_Start_Receive_IT+0xa4>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	223f      	movs	r2, #63	; 0x3f
 800408a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800408e:	e003      	b.n	8004098 <UART_Start_Receive_IT+0xa4>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2222      	movs	r2, #34	; 0x22
 80040a4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	3308      	adds	r3, #8
 80040ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040b0:	e853 3f00 	ldrex	r3, [r3]
 80040b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80040b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	657b      	str	r3, [r7, #84]	; 0x54
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3308      	adds	r3, #8
 80040c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80040c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80040c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80040cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040ce:	e841 2300 	strex	r3, r2, [r1]
 80040d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80040d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1e5      	bne.n	80040a6 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e2:	d107      	bne.n	80040f4 <UART_Start_Receive_IT+0x100>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d103      	bne.n	80040f4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4a24      	ldr	r2, [pc, #144]	; (8004180 <UART_Start_Receive_IT+0x18c>)
 80040f0:	665a      	str	r2, [r3, #100]	; 0x64
 80040f2:	e002      	b.n	80040fa <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	4a23      	ldr	r2, [pc, #140]	; (8004184 <UART_Start_Receive_IT+0x190>)
 80040f8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d019      	beq.n	800413e <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004112:	e853 3f00 	ldrex	r3, [r3]
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800411e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	461a      	mov	r2, r3
 8004126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004128:	637b      	str	r3, [r7, #52]	; 0x34
 800412a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800412c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800412e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004130:	e841 2300 	strex	r3, r2, [r1]
 8004134:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1e6      	bne.n	800410a <UART_Start_Receive_IT+0x116>
 800413c:	e018      	b.n	8004170 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	e853 3f00 	ldrex	r3, [r3]
 800414a:	613b      	str	r3, [r7, #16]
   return(result);
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	f043 0320 	orr.w	r3, r3, #32
 8004152:	653b      	str	r3, [r7, #80]	; 0x50
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	461a      	mov	r2, r3
 800415a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800415c:	623b      	str	r3, [r7, #32]
 800415e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004160:	69f9      	ldr	r1, [r7, #28]
 8004162:	6a3a      	ldr	r2, [r7, #32]
 8004164:	e841 2300 	strex	r3, r2, [r1]
 8004168:	61bb      	str	r3, [r7, #24]
   return(result);
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1e6      	bne.n	800413e <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	375c      	adds	r7, #92	; 0x5c
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	080045a1 	.word	0x080045a1
 8004184:	08004445 	.word	0x08004445

08004188 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004188:	b480      	push	{r7}
 800418a:	b095      	sub	sp, #84	; 0x54
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004198:	e853 3f00 	ldrex	r3, [r3]
 800419c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800419e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	461a      	mov	r2, r3
 80041ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041ae:	643b      	str	r3, [r7, #64]	; 0x40
 80041b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041b6:	e841 2300 	strex	r3, r2, [r1]
 80041ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80041bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1e6      	bne.n	8004190 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3308      	adds	r3, #8
 80041c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ca:	6a3b      	ldr	r3, [r7, #32]
 80041cc:	e853 3f00 	ldrex	r3, [r3]
 80041d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	f023 0301 	bic.w	r3, r3, #1
 80041d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	3308      	adds	r3, #8
 80041e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e5      	bne.n	80041c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d118      	bne.n	8004230 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	e853 3f00 	ldrex	r3, [r3]
 800420a:	60bb      	str	r3, [r7, #8]
   return(result);
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	f023 0310 	bic.w	r3, r3, #16
 8004212:	647b      	str	r3, [r7, #68]	; 0x44
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004220:	6979      	ldr	r1, [r7, #20]
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	e841 2300 	strex	r3, r2, [r1]
 8004228:	613b      	str	r3, [r7, #16]
   return(result);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e6      	bne.n	80041fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2220      	movs	r2, #32
 8004234:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004242:	bf00      	nop
 8004244:	3754      	adds	r7, #84	; 0x54
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr

0800424e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f7ff fa8f 	bl	8003790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004272:	bf00      	nop
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800427a:	b480      	push	{r7}
 800427c:	b08f      	sub	sp, #60	; 0x3c
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004286:	2b21      	cmp	r3, #33	; 0x21
 8004288:	d14c      	bne.n	8004324 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004290:	b29b      	uxth	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d132      	bne.n	80042fc <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042aa:	637b      	str	r3, [r7, #52]	; 0x34
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	461a      	mov	r2, r3
 80042b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042b6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042bc:	e841 2300 	strex	r3, r2, [r1]
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e6      	bne.n	8004296 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	e853 3f00 	ldrex	r3, [r3]
 80042d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042dc:	633b      	str	r3, [r7, #48]	; 0x30
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e6:	61bb      	str	r3, [r7, #24]
 80042e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	6979      	ldr	r1, [r7, #20]
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	613b      	str	r3, [r7, #16]
   return(result);
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e6      	bne.n	80042c8 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80042fa:	e013      	b.n	8004324 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004300:	781a      	ldrb	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004318:	b29b      	uxth	r3, r3
 800431a:	3b01      	subs	r3, #1
 800431c:	b29a      	uxth	r2, r3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8004324:	bf00      	nop
 8004326:	373c      	adds	r7, #60	; 0x3c
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004330:	b480      	push	{r7}
 8004332:	b091      	sub	sp, #68	; 0x44
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800433c:	2b21      	cmp	r3, #33	; 0x21
 800433e:	d151      	bne.n	80043e4 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004346:	b29b      	uxth	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d132      	bne.n	80043b2 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	e853 3f00 	ldrex	r3, [r3]
 8004358:	623b      	str	r3, [r7, #32]
   return(result);
 800435a:	6a3b      	ldr	r3, [r7, #32]
 800435c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004360:	63bb      	str	r3, [r7, #56]	; 0x38
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800436a:	633b      	str	r3, [r7, #48]	; 0x30
 800436c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004372:	e841 2300 	strex	r3, r2, [r1]
 8004376:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1e6      	bne.n	800434c <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	e853 3f00 	ldrex	r3, [r3]
 800438a:	60fb      	str	r3, [r7, #12]
   return(result);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004392:	637b      	str	r3, [r7, #52]	; 0x34
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	461a      	mov	r2, r3
 800439a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800439c:	61fb      	str	r3, [r7, #28]
 800439e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a0:	69b9      	ldr	r1, [r7, #24]
 80043a2:	69fa      	ldr	r2, [r7, #28]
 80043a4:	e841 2300 	strex	r3, r2, [r1]
 80043a8:	617b      	str	r3, [r7, #20]
   return(result);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1e6      	bne.n	800437e <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80043b0:	e018      	b.n	80043e4 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b6:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80043b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043ba:	881b      	ldrh	r3, [r3, #0]
 80043bc:	461a      	mov	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043c6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043cc:	1c9a      	adds	r2, r3, #2
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80043d8:	b29b      	uxth	r3, r3
 80043da:	3b01      	subs	r3, #1
 80043dc:	b29a      	uxth	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80043e4:	bf00      	nop
 80043e6:	3744      	adds	r7, #68	; 0x44
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b088      	sub	sp, #32
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	e853 3f00 	ldrex	r3, [r3]
 8004404:	60bb      	str	r3, [r7, #8]
   return(result);
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800440c:	61fb      	str	r3, [r7, #28]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	61bb      	str	r3, [r7, #24]
 8004418:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441a:	6979      	ldr	r1, [r7, #20]
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	613b      	str	r3, [r7, #16]
   return(result);
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e6      	bne.n	80043f8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fd f85c 	bl	80014f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800443c:	bf00      	nop
 800443e:	3720      	adds	r7, #32
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b096      	sub	sp, #88	; 0x58
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004452:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800445a:	2b22      	cmp	r3, #34	; 0x22
 800445c:	f040 8094 	bne.w	8004588 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004466:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800446a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800446e:	b2d9      	uxtb	r1, r3
 8004470:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004474:	b2da      	uxtb	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447a:	400a      	ands	r2, r1
 800447c:	b2d2      	uxtb	r2, r2
 800447e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004484:	1c5a      	adds	r2, r3, #1
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004490:	b29b      	uxth	r3, r3
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d177      	bne.n	8004598 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80044b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044bc:	653b      	str	r3, [r7, #80]	; 0x50
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044c6:	647b      	str	r3, [r7, #68]	; 0x44
 80044c8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e6      	bne.n	80044a8 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	3308      	adds	r3, #8
 80044e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	623b      	str	r3, [r7, #32]
   return(result);
 80044ea:	6a3b      	ldr	r3, [r7, #32]
 80044ec:	f023 0301 	bic.w	r3, r3, #1
 80044f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	3308      	adds	r3, #8
 80044f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044fa:	633a      	str	r2, [r7, #48]	; 0x30
 80044fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004502:	e841 2300 	strex	r3, r2, [r1]
 8004506:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1e5      	bne.n	80044da <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2220      	movs	r2, #32
 8004512:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800451e:	2b01      	cmp	r3, #1
 8004520:	d12e      	bne.n	8004580 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	e853 3f00 	ldrex	r3, [r3]
 8004534:	60fb      	str	r3, [r7, #12]
   return(result);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f023 0310 	bic.w	r3, r3, #16
 800453c:	64bb      	str	r3, [r7, #72]	; 0x48
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	461a      	mov	r2, r3
 8004544:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004546:	61fb      	str	r3, [r7, #28]
 8004548:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454a:	69b9      	ldr	r1, [r7, #24]
 800454c:	69fa      	ldr	r2, [r7, #28]
 800454e:	e841 2300 	strex	r3, r2, [r1]
 8004552:	617b      	str	r3, [r7, #20]
   return(result);
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1e6      	bne.n	8004528 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	f003 0310 	and.w	r3, r3, #16
 8004564:	2b10      	cmp	r3, #16
 8004566:	d103      	bne.n	8004570 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2210      	movs	r2, #16
 800456e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004576:	4619      	mov	r1, r3
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7ff f913 	bl	80037a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800457e:	e00b      	b.n	8004598 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f7fc ff87 	bl	8001494 <HAL_UART_RxCpltCallback>
}
 8004586:	e007      	b.n	8004598 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699a      	ldr	r2, [r3, #24]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f042 0208 	orr.w	r2, r2, #8
 8004596:	619a      	str	r2, [r3, #24]
}
 8004598:	bf00      	nop
 800459a:	3758      	adds	r7, #88	; 0x58
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b096      	sub	sp, #88	; 0x58
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80045ae:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045b6:	2b22      	cmp	r3, #34	; 0x22
 80045b8:	f040 8094 	bne.w	80046e4 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ca:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80045cc:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80045d0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80045d4:	4013      	ands	r3, r2
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045da:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e0:	1c9a      	adds	r2, r3, #2
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	3b01      	subs	r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	2b00      	cmp	r3, #0
 8004602:	d177      	bne.n	80046f4 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800460c:	e853 3f00 	ldrex	r3, [r3]
 8004610:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004614:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004618:	64fb      	str	r3, [r7, #76]	; 0x4c
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004622:	643b      	str	r3, [r7, #64]	; 0x40
 8004624:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004626:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004628:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e6      	bne.n	8004604 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	3308      	adds	r3, #8
 800463c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	61fb      	str	r3, [r7, #28]
   return(result);
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	f023 0301 	bic.w	r3, r3, #1
 800464c:	64bb      	str	r3, [r7, #72]	; 0x48
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3308      	adds	r3, #8
 8004654:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004656:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004658:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800465c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800465e:	e841 2300 	strex	r3, r2, [r1]
 8004662:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1e5      	bne.n	8004636 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800467a:	2b01      	cmp	r3, #1
 800467c:	d12e      	bne.n	80046dc <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	e853 3f00 	ldrex	r3, [r3]
 8004690:	60bb      	str	r3, [r7, #8]
   return(result);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f023 0310 	bic.w	r3, r3, #16
 8004698:	647b      	str	r3, [r7, #68]	; 0x44
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	461a      	mov	r2, r3
 80046a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046a2:	61bb      	str	r3, [r7, #24]
 80046a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a6:	6979      	ldr	r1, [r7, #20]
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	e841 2300 	strex	r3, r2, [r1]
 80046ae:	613b      	str	r3, [r7, #16]
   return(result);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1e6      	bne.n	8004684 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	2b10      	cmp	r3, #16
 80046c2:	d103      	bne.n	80046cc <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2210      	movs	r2, #16
 80046ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80046d2:	4619      	mov	r1, r3
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f7ff f865 	bl	80037a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80046da:	e00b      	b.n	80046f4 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7fc fed9 	bl	8001494 <HAL_UART_RxCpltCallback>
}
 80046e2:	e007      	b.n	80046f4 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	699a      	ldr	r2, [r3, #24]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0208 	orr.w	r2, r2, #8
 80046f2:	619a      	str	r2, [r3, #24]
}
 80046f4:	bf00      	nop
 80046f6:	3758      	adds	r7, #88	; 0x58
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <__errno>:
 80046fc:	4b01      	ldr	r3, [pc, #4]	; (8004704 <__errno+0x8>)
 80046fe:	6818      	ldr	r0, [r3, #0]
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	2000000c 	.word	0x2000000c

08004708 <__libc_init_array>:
 8004708:	b570      	push	{r4, r5, r6, lr}
 800470a:	4d0d      	ldr	r5, [pc, #52]	; (8004740 <__libc_init_array+0x38>)
 800470c:	4c0d      	ldr	r4, [pc, #52]	; (8004744 <__libc_init_array+0x3c>)
 800470e:	1b64      	subs	r4, r4, r5
 8004710:	10a4      	asrs	r4, r4, #2
 8004712:	2600      	movs	r6, #0
 8004714:	42a6      	cmp	r6, r4
 8004716:	d109      	bne.n	800472c <__libc_init_array+0x24>
 8004718:	4d0b      	ldr	r5, [pc, #44]	; (8004748 <__libc_init_array+0x40>)
 800471a:	4c0c      	ldr	r4, [pc, #48]	; (800474c <__libc_init_array+0x44>)
 800471c:	f001 f936 	bl	800598c <_init>
 8004720:	1b64      	subs	r4, r4, r5
 8004722:	10a4      	asrs	r4, r4, #2
 8004724:	2600      	movs	r6, #0
 8004726:	42a6      	cmp	r6, r4
 8004728:	d105      	bne.n	8004736 <__libc_init_array+0x2e>
 800472a:	bd70      	pop	{r4, r5, r6, pc}
 800472c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004730:	4798      	blx	r3
 8004732:	3601      	adds	r6, #1
 8004734:	e7ee      	b.n	8004714 <__libc_init_array+0xc>
 8004736:	f855 3b04 	ldr.w	r3, [r5], #4
 800473a:	4798      	blx	r3
 800473c:	3601      	adds	r6, #1
 800473e:	e7f2      	b.n	8004726 <__libc_init_array+0x1e>
 8004740:	08005efc 	.word	0x08005efc
 8004744:	08005efc 	.word	0x08005efc
 8004748:	08005efc 	.word	0x08005efc
 800474c:	08005f00 	.word	0x08005f00

08004750 <memset>:
 8004750:	4402      	add	r2, r0
 8004752:	4603      	mov	r3, r0
 8004754:	4293      	cmp	r3, r2
 8004756:	d100      	bne.n	800475a <memset+0xa>
 8004758:	4770      	bx	lr
 800475a:	f803 1b01 	strb.w	r1, [r3], #1
 800475e:	e7f9      	b.n	8004754 <memset+0x4>

08004760 <siprintf>:
 8004760:	b40e      	push	{r1, r2, r3}
 8004762:	b500      	push	{lr}
 8004764:	b09c      	sub	sp, #112	; 0x70
 8004766:	ab1d      	add	r3, sp, #116	; 0x74
 8004768:	9002      	str	r0, [sp, #8]
 800476a:	9006      	str	r0, [sp, #24]
 800476c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004770:	4809      	ldr	r0, [pc, #36]	; (8004798 <siprintf+0x38>)
 8004772:	9107      	str	r1, [sp, #28]
 8004774:	9104      	str	r1, [sp, #16]
 8004776:	4909      	ldr	r1, [pc, #36]	; (800479c <siprintf+0x3c>)
 8004778:	f853 2b04 	ldr.w	r2, [r3], #4
 800477c:	9105      	str	r1, [sp, #20]
 800477e:	6800      	ldr	r0, [r0, #0]
 8004780:	9301      	str	r3, [sp, #4]
 8004782:	a902      	add	r1, sp, #8
 8004784:	f000 f8ba 	bl	80048fc <_svfiprintf_r>
 8004788:	9b02      	ldr	r3, [sp, #8]
 800478a:	2200      	movs	r2, #0
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	b01c      	add	sp, #112	; 0x70
 8004790:	f85d eb04 	ldr.w	lr, [sp], #4
 8004794:	b003      	add	sp, #12
 8004796:	4770      	bx	lr
 8004798:	2000000c 	.word	0x2000000c
 800479c:	ffff0208 	.word	0xffff0208

080047a0 <siscanf>:
 80047a0:	b40e      	push	{r1, r2, r3}
 80047a2:	b510      	push	{r4, lr}
 80047a4:	b09f      	sub	sp, #124	; 0x7c
 80047a6:	ac21      	add	r4, sp, #132	; 0x84
 80047a8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80047ac:	f854 2b04 	ldr.w	r2, [r4], #4
 80047b0:	9201      	str	r2, [sp, #4]
 80047b2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80047b6:	9004      	str	r0, [sp, #16]
 80047b8:	9008      	str	r0, [sp, #32]
 80047ba:	f7fb fd41 	bl	8000240 <strlen>
 80047be:	4b0c      	ldr	r3, [pc, #48]	; (80047f0 <siscanf+0x50>)
 80047c0:	9005      	str	r0, [sp, #20]
 80047c2:	9009      	str	r0, [sp, #36]	; 0x24
 80047c4:	930d      	str	r3, [sp, #52]	; 0x34
 80047c6:	480b      	ldr	r0, [pc, #44]	; (80047f4 <siscanf+0x54>)
 80047c8:	9a01      	ldr	r2, [sp, #4]
 80047ca:	6800      	ldr	r0, [r0, #0]
 80047cc:	9403      	str	r4, [sp, #12]
 80047ce:	2300      	movs	r3, #0
 80047d0:	9311      	str	r3, [sp, #68]	; 0x44
 80047d2:	9316      	str	r3, [sp, #88]	; 0x58
 80047d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80047d8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80047dc:	a904      	add	r1, sp, #16
 80047de:	4623      	mov	r3, r4
 80047e0:	f000 f9e6 	bl	8004bb0 <__ssvfiscanf_r>
 80047e4:	b01f      	add	sp, #124	; 0x7c
 80047e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047ea:	b003      	add	sp, #12
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	080047f9 	.word	0x080047f9
 80047f4:	2000000c 	.word	0x2000000c

080047f8 <__seofread>:
 80047f8:	2000      	movs	r0, #0
 80047fa:	4770      	bx	lr

080047fc <strncmp>:
 80047fc:	b510      	push	{r4, lr}
 80047fe:	b16a      	cbz	r2, 800481c <strncmp+0x20>
 8004800:	3901      	subs	r1, #1
 8004802:	1884      	adds	r4, r0, r2
 8004804:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004808:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800480c:	4293      	cmp	r3, r2
 800480e:	d103      	bne.n	8004818 <strncmp+0x1c>
 8004810:	42a0      	cmp	r0, r4
 8004812:	d001      	beq.n	8004818 <strncmp+0x1c>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1f5      	bne.n	8004804 <strncmp+0x8>
 8004818:	1a98      	subs	r0, r3, r2
 800481a:	bd10      	pop	{r4, pc}
 800481c:	4610      	mov	r0, r2
 800481e:	e7fc      	b.n	800481a <strncmp+0x1e>

08004820 <strncpy>:
 8004820:	b510      	push	{r4, lr}
 8004822:	3901      	subs	r1, #1
 8004824:	4603      	mov	r3, r0
 8004826:	b132      	cbz	r2, 8004836 <strncpy+0x16>
 8004828:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800482c:	f803 4b01 	strb.w	r4, [r3], #1
 8004830:	3a01      	subs	r2, #1
 8004832:	2c00      	cmp	r4, #0
 8004834:	d1f7      	bne.n	8004826 <strncpy+0x6>
 8004836:	441a      	add	r2, r3
 8004838:	2100      	movs	r1, #0
 800483a:	4293      	cmp	r3, r2
 800483c:	d100      	bne.n	8004840 <strncpy+0x20>
 800483e:	bd10      	pop	{r4, pc}
 8004840:	f803 1b01 	strb.w	r1, [r3], #1
 8004844:	e7f9      	b.n	800483a <strncpy+0x1a>

08004846 <__ssputs_r>:
 8004846:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800484a:	688e      	ldr	r6, [r1, #8]
 800484c:	429e      	cmp	r6, r3
 800484e:	4682      	mov	sl, r0
 8004850:	460c      	mov	r4, r1
 8004852:	4690      	mov	r8, r2
 8004854:	461f      	mov	r7, r3
 8004856:	d838      	bhi.n	80048ca <__ssputs_r+0x84>
 8004858:	898a      	ldrh	r2, [r1, #12]
 800485a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800485e:	d032      	beq.n	80048c6 <__ssputs_r+0x80>
 8004860:	6825      	ldr	r5, [r4, #0]
 8004862:	6909      	ldr	r1, [r1, #16]
 8004864:	eba5 0901 	sub.w	r9, r5, r1
 8004868:	6965      	ldr	r5, [r4, #20]
 800486a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800486e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004872:	3301      	adds	r3, #1
 8004874:	444b      	add	r3, r9
 8004876:	106d      	asrs	r5, r5, #1
 8004878:	429d      	cmp	r5, r3
 800487a:	bf38      	it	cc
 800487c:	461d      	movcc	r5, r3
 800487e:	0553      	lsls	r3, r2, #21
 8004880:	d531      	bpl.n	80048e6 <__ssputs_r+0xa0>
 8004882:	4629      	mov	r1, r5
 8004884:	f000 ffde 	bl	8005844 <_malloc_r>
 8004888:	4606      	mov	r6, r0
 800488a:	b950      	cbnz	r0, 80048a2 <__ssputs_r+0x5c>
 800488c:	230c      	movs	r3, #12
 800488e:	f8ca 3000 	str.w	r3, [sl]
 8004892:	89a3      	ldrh	r3, [r4, #12]
 8004894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004898:	81a3      	strh	r3, [r4, #12]
 800489a:	f04f 30ff 	mov.w	r0, #4294967295
 800489e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048a2:	6921      	ldr	r1, [r4, #16]
 80048a4:	464a      	mov	r2, r9
 80048a6:	f000 ff55 	bl	8005754 <memcpy>
 80048aa:	89a3      	ldrh	r3, [r4, #12]
 80048ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80048b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048b4:	81a3      	strh	r3, [r4, #12]
 80048b6:	6126      	str	r6, [r4, #16]
 80048b8:	6165      	str	r5, [r4, #20]
 80048ba:	444e      	add	r6, r9
 80048bc:	eba5 0509 	sub.w	r5, r5, r9
 80048c0:	6026      	str	r6, [r4, #0]
 80048c2:	60a5      	str	r5, [r4, #8]
 80048c4:	463e      	mov	r6, r7
 80048c6:	42be      	cmp	r6, r7
 80048c8:	d900      	bls.n	80048cc <__ssputs_r+0x86>
 80048ca:	463e      	mov	r6, r7
 80048cc:	4632      	mov	r2, r6
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	4641      	mov	r1, r8
 80048d2:	f000 ff4d 	bl	8005770 <memmove>
 80048d6:	68a3      	ldr	r3, [r4, #8]
 80048d8:	6822      	ldr	r2, [r4, #0]
 80048da:	1b9b      	subs	r3, r3, r6
 80048dc:	4432      	add	r2, r6
 80048de:	60a3      	str	r3, [r4, #8]
 80048e0:	6022      	str	r2, [r4, #0]
 80048e2:	2000      	movs	r0, #0
 80048e4:	e7db      	b.n	800489e <__ssputs_r+0x58>
 80048e6:	462a      	mov	r2, r5
 80048e8:	f001 f806 	bl	80058f8 <_realloc_r>
 80048ec:	4606      	mov	r6, r0
 80048ee:	2800      	cmp	r0, #0
 80048f0:	d1e1      	bne.n	80048b6 <__ssputs_r+0x70>
 80048f2:	6921      	ldr	r1, [r4, #16]
 80048f4:	4650      	mov	r0, sl
 80048f6:	f000 ff55 	bl	80057a4 <_free_r>
 80048fa:	e7c7      	b.n	800488c <__ssputs_r+0x46>

080048fc <_svfiprintf_r>:
 80048fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004900:	4698      	mov	r8, r3
 8004902:	898b      	ldrh	r3, [r1, #12]
 8004904:	061b      	lsls	r3, r3, #24
 8004906:	b09d      	sub	sp, #116	; 0x74
 8004908:	4607      	mov	r7, r0
 800490a:	460d      	mov	r5, r1
 800490c:	4614      	mov	r4, r2
 800490e:	d50e      	bpl.n	800492e <_svfiprintf_r+0x32>
 8004910:	690b      	ldr	r3, [r1, #16]
 8004912:	b963      	cbnz	r3, 800492e <_svfiprintf_r+0x32>
 8004914:	2140      	movs	r1, #64	; 0x40
 8004916:	f000 ff95 	bl	8005844 <_malloc_r>
 800491a:	6028      	str	r0, [r5, #0]
 800491c:	6128      	str	r0, [r5, #16]
 800491e:	b920      	cbnz	r0, 800492a <_svfiprintf_r+0x2e>
 8004920:	230c      	movs	r3, #12
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	f04f 30ff 	mov.w	r0, #4294967295
 8004928:	e0d1      	b.n	8004ace <_svfiprintf_r+0x1d2>
 800492a:	2340      	movs	r3, #64	; 0x40
 800492c:	616b      	str	r3, [r5, #20]
 800492e:	2300      	movs	r3, #0
 8004930:	9309      	str	r3, [sp, #36]	; 0x24
 8004932:	2320      	movs	r3, #32
 8004934:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004938:	f8cd 800c 	str.w	r8, [sp, #12]
 800493c:	2330      	movs	r3, #48	; 0x30
 800493e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004ae8 <_svfiprintf_r+0x1ec>
 8004942:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004946:	f04f 0901 	mov.w	r9, #1
 800494a:	4623      	mov	r3, r4
 800494c:	469a      	mov	sl, r3
 800494e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004952:	b10a      	cbz	r2, 8004958 <_svfiprintf_r+0x5c>
 8004954:	2a25      	cmp	r2, #37	; 0x25
 8004956:	d1f9      	bne.n	800494c <_svfiprintf_r+0x50>
 8004958:	ebba 0b04 	subs.w	fp, sl, r4
 800495c:	d00b      	beq.n	8004976 <_svfiprintf_r+0x7a>
 800495e:	465b      	mov	r3, fp
 8004960:	4622      	mov	r2, r4
 8004962:	4629      	mov	r1, r5
 8004964:	4638      	mov	r0, r7
 8004966:	f7ff ff6e 	bl	8004846 <__ssputs_r>
 800496a:	3001      	adds	r0, #1
 800496c:	f000 80aa 	beq.w	8004ac4 <_svfiprintf_r+0x1c8>
 8004970:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004972:	445a      	add	r2, fp
 8004974:	9209      	str	r2, [sp, #36]	; 0x24
 8004976:	f89a 3000 	ldrb.w	r3, [sl]
 800497a:	2b00      	cmp	r3, #0
 800497c:	f000 80a2 	beq.w	8004ac4 <_svfiprintf_r+0x1c8>
 8004980:	2300      	movs	r3, #0
 8004982:	f04f 32ff 	mov.w	r2, #4294967295
 8004986:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800498a:	f10a 0a01 	add.w	sl, sl, #1
 800498e:	9304      	str	r3, [sp, #16]
 8004990:	9307      	str	r3, [sp, #28]
 8004992:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004996:	931a      	str	r3, [sp, #104]	; 0x68
 8004998:	4654      	mov	r4, sl
 800499a:	2205      	movs	r2, #5
 800499c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049a0:	4851      	ldr	r0, [pc, #324]	; (8004ae8 <_svfiprintf_r+0x1ec>)
 80049a2:	f7fb fc55 	bl	8000250 <memchr>
 80049a6:	9a04      	ldr	r2, [sp, #16]
 80049a8:	b9d8      	cbnz	r0, 80049e2 <_svfiprintf_r+0xe6>
 80049aa:	06d0      	lsls	r0, r2, #27
 80049ac:	bf44      	itt	mi
 80049ae:	2320      	movmi	r3, #32
 80049b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049b4:	0711      	lsls	r1, r2, #28
 80049b6:	bf44      	itt	mi
 80049b8:	232b      	movmi	r3, #43	; 0x2b
 80049ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049be:	f89a 3000 	ldrb.w	r3, [sl]
 80049c2:	2b2a      	cmp	r3, #42	; 0x2a
 80049c4:	d015      	beq.n	80049f2 <_svfiprintf_r+0xf6>
 80049c6:	9a07      	ldr	r2, [sp, #28]
 80049c8:	4654      	mov	r4, sl
 80049ca:	2000      	movs	r0, #0
 80049cc:	f04f 0c0a 	mov.w	ip, #10
 80049d0:	4621      	mov	r1, r4
 80049d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049d6:	3b30      	subs	r3, #48	; 0x30
 80049d8:	2b09      	cmp	r3, #9
 80049da:	d94e      	bls.n	8004a7a <_svfiprintf_r+0x17e>
 80049dc:	b1b0      	cbz	r0, 8004a0c <_svfiprintf_r+0x110>
 80049de:	9207      	str	r2, [sp, #28]
 80049e0:	e014      	b.n	8004a0c <_svfiprintf_r+0x110>
 80049e2:	eba0 0308 	sub.w	r3, r0, r8
 80049e6:	fa09 f303 	lsl.w	r3, r9, r3
 80049ea:	4313      	orrs	r3, r2
 80049ec:	9304      	str	r3, [sp, #16]
 80049ee:	46a2      	mov	sl, r4
 80049f0:	e7d2      	b.n	8004998 <_svfiprintf_r+0x9c>
 80049f2:	9b03      	ldr	r3, [sp, #12]
 80049f4:	1d19      	adds	r1, r3, #4
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	9103      	str	r1, [sp, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	bfbb      	ittet	lt
 80049fe:	425b      	neglt	r3, r3
 8004a00:	f042 0202 	orrlt.w	r2, r2, #2
 8004a04:	9307      	strge	r3, [sp, #28]
 8004a06:	9307      	strlt	r3, [sp, #28]
 8004a08:	bfb8      	it	lt
 8004a0a:	9204      	strlt	r2, [sp, #16]
 8004a0c:	7823      	ldrb	r3, [r4, #0]
 8004a0e:	2b2e      	cmp	r3, #46	; 0x2e
 8004a10:	d10c      	bne.n	8004a2c <_svfiprintf_r+0x130>
 8004a12:	7863      	ldrb	r3, [r4, #1]
 8004a14:	2b2a      	cmp	r3, #42	; 0x2a
 8004a16:	d135      	bne.n	8004a84 <_svfiprintf_r+0x188>
 8004a18:	9b03      	ldr	r3, [sp, #12]
 8004a1a:	1d1a      	adds	r2, r3, #4
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	9203      	str	r2, [sp, #12]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	bfb8      	it	lt
 8004a24:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a28:	3402      	adds	r4, #2
 8004a2a:	9305      	str	r3, [sp, #20]
 8004a2c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004af8 <_svfiprintf_r+0x1fc>
 8004a30:	7821      	ldrb	r1, [r4, #0]
 8004a32:	2203      	movs	r2, #3
 8004a34:	4650      	mov	r0, sl
 8004a36:	f7fb fc0b 	bl	8000250 <memchr>
 8004a3a:	b140      	cbz	r0, 8004a4e <_svfiprintf_r+0x152>
 8004a3c:	2340      	movs	r3, #64	; 0x40
 8004a3e:	eba0 000a 	sub.w	r0, r0, sl
 8004a42:	fa03 f000 	lsl.w	r0, r3, r0
 8004a46:	9b04      	ldr	r3, [sp, #16]
 8004a48:	4303      	orrs	r3, r0
 8004a4a:	3401      	adds	r4, #1
 8004a4c:	9304      	str	r3, [sp, #16]
 8004a4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a52:	4826      	ldr	r0, [pc, #152]	; (8004aec <_svfiprintf_r+0x1f0>)
 8004a54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a58:	2206      	movs	r2, #6
 8004a5a:	f7fb fbf9 	bl	8000250 <memchr>
 8004a5e:	2800      	cmp	r0, #0
 8004a60:	d038      	beq.n	8004ad4 <_svfiprintf_r+0x1d8>
 8004a62:	4b23      	ldr	r3, [pc, #140]	; (8004af0 <_svfiprintf_r+0x1f4>)
 8004a64:	bb1b      	cbnz	r3, 8004aae <_svfiprintf_r+0x1b2>
 8004a66:	9b03      	ldr	r3, [sp, #12]
 8004a68:	3307      	adds	r3, #7
 8004a6a:	f023 0307 	bic.w	r3, r3, #7
 8004a6e:	3308      	adds	r3, #8
 8004a70:	9303      	str	r3, [sp, #12]
 8004a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a74:	4433      	add	r3, r6
 8004a76:	9309      	str	r3, [sp, #36]	; 0x24
 8004a78:	e767      	b.n	800494a <_svfiprintf_r+0x4e>
 8004a7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a7e:	460c      	mov	r4, r1
 8004a80:	2001      	movs	r0, #1
 8004a82:	e7a5      	b.n	80049d0 <_svfiprintf_r+0xd4>
 8004a84:	2300      	movs	r3, #0
 8004a86:	3401      	adds	r4, #1
 8004a88:	9305      	str	r3, [sp, #20]
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f04f 0c0a 	mov.w	ip, #10
 8004a90:	4620      	mov	r0, r4
 8004a92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a96:	3a30      	subs	r2, #48	; 0x30
 8004a98:	2a09      	cmp	r2, #9
 8004a9a:	d903      	bls.n	8004aa4 <_svfiprintf_r+0x1a8>
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0c5      	beq.n	8004a2c <_svfiprintf_r+0x130>
 8004aa0:	9105      	str	r1, [sp, #20]
 8004aa2:	e7c3      	b.n	8004a2c <_svfiprintf_r+0x130>
 8004aa4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e7f0      	b.n	8004a90 <_svfiprintf_r+0x194>
 8004aae:	ab03      	add	r3, sp, #12
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	462a      	mov	r2, r5
 8004ab4:	4b0f      	ldr	r3, [pc, #60]	; (8004af4 <_svfiprintf_r+0x1f8>)
 8004ab6:	a904      	add	r1, sp, #16
 8004ab8:	4638      	mov	r0, r7
 8004aba:	f3af 8000 	nop.w
 8004abe:	1c42      	adds	r2, r0, #1
 8004ac0:	4606      	mov	r6, r0
 8004ac2:	d1d6      	bne.n	8004a72 <_svfiprintf_r+0x176>
 8004ac4:	89ab      	ldrh	r3, [r5, #12]
 8004ac6:	065b      	lsls	r3, r3, #25
 8004ac8:	f53f af2c 	bmi.w	8004924 <_svfiprintf_r+0x28>
 8004acc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ace:	b01d      	add	sp, #116	; 0x74
 8004ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad4:	ab03      	add	r3, sp, #12
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	462a      	mov	r2, r5
 8004ada:	4b06      	ldr	r3, [pc, #24]	; (8004af4 <_svfiprintf_r+0x1f8>)
 8004adc:	a904      	add	r1, sp, #16
 8004ade:	4638      	mov	r0, r7
 8004ae0:	f000 fa4c 	bl	8004f7c <_printf_i>
 8004ae4:	e7eb      	b.n	8004abe <_svfiprintf_r+0x1c2>
 8004ae6:	bf00      	nop
 8004ae8:	08005d44 	.word	0x08005d44
 8004aec:	08005d4e 	.word	0x08005d4e
 8004af0:	00000000 	.word	0x00000000
 8004af4:	08004847 	.word	0x08004847
 8004af8:	08005d4a 	.word	0x08005d4a

08004afc <_sungetc_r>:
 8004afc:	b538      	push	{r3, r4, r5, lr}
 8004afe:	1c4b      	adds	r3, r1, #1
 8004b00:	4614      	mov	r4, r2
 8004b02:	d103      	bne.n	8004b0c <_sungetc_r+0x10>
 8004b04:	f04f 35ff 	mov.w	r5, #4294967295
 8004b08:	4628      	mov	r0, r5
 8004b0a:	bd38      	pop	{r3, r4, r5, pc}
 8004b0c:	8993      	ldrh	r3, [r2, #12]
 8004b0e:	f023 0320 	bic.w	r3, r3, #32
 8004b12:	8193      	strh	r3, [r2, #12]
 8004b14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004b16:	6852      	ldr	r2, [r2, #4]
 8004b18:	b2cd      	uxtb	r5, r1
 8004b1a:	b18b      	cbz	r3, 8004b40 <_sungetc_r+0x44>
 8004b1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	dd08      	ble.n	8004b34 <_sungetc_r+0x38>
 8004b22:	6823      	ldr	r3, [r4, #0]
 8004b24:	1e5a      	subs	r2, r3, #1
 8004b26:	6022      	str	r2, [r4, #0]
 8004b28:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004b2c:	6863      	ldr	r3, [r4, #4]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	6063      	str	r3, [r4, #4]
 8004b32:	e7e9      	b.n	8004b08 <_sungetc_r+0xc>
 8004b34:	4621      	mov	r1, r4
 8004b36:	f000 fdd1 	bl	80056dc <__submore>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	d0f1      	beq.n	8004b22 <_sungetc_r+0x26>
 8004b3e:	e7e1      	b.n	8004b04 <_sungetc_r+0x8>
 8004b40:	6921      	ldr	r1, [r4, #16]
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	b151      	cbz	r1, 8004b5c <_sungetc_r+0x60>
 8004b46:	4299      	cmp	r1, r3
 8004b48:	d208      	bcs.n	8004b5c <_sungetc_r+0x60>
 8004b4a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8004b4e:	42a9      	cmp	r1, r5
 8004b50:	d104      	bne.n	8004b5c <_sungetc_r+0x60>
 8004b52:	3b01      	subs	r3, #1
 8004b54:	3201      	adds	r2, #1
 8004b56:	6023      	str	r3, [r4, #0]
 8004b58:	6062      	str	r2, [r4, #4]
 8004b5a:	e7d5      	b.n	8004b08 <_sungetc_r+0xc>
 8004b5c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8004b60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b64:	6363      	str	r3, [r4, #52]	; 0x34
 8004b66:	2303      	movs	r3, #3
 8004b68:	63a3      	str	r3, [r4, #56]	; 0x38
 8004b6a:	4623      	mov	r3, r4
 8004b6c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	2301      	movs	r3, #1
 8004b74:	e7dc      	b.n	8004b30 <_sungetc_r+0x34>

08004b76 <__ssrefill_r>:
 8004b76:	b510      	push	{r4, lr}
 8004b78:	460c      	mov	r4, r1
 8004b7a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004b7c:	b169      	cbz	r1, 8004b9a <__ssrefill_r+0x24>
 8004b7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b82:	4299      	cmp	r1, r3
 8004b84:	d001      	beq.n	8004b8a <__ssrefill_r+0x14>
 8004b86:	f000 fe0d 	bl	80057a4 <_free_r>
 8004b8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b8c:	6063      	str	r3, [r4, #4]
 8004b8e:	2000      	movs	r0, #0
 8004b90:	6360      	str	r0, [r4, #52]	; 0x34
 8004b92:	b113      	cbz	r3, 8004b9a <__ssrefill_r+0x24>
 8004b94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004b96:	6023      	str	r3, [r4, #0]
 8004b98:	bd10      	pop	{r4, pc}
 8004b9a:	6923      	ldr	r3, [r4, #16]
 8004b9c:	6023      	str	r3, [r4, #0]
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	6063      	str	r3, [r4, #4]
 8004ba2:	89a3      	ldrh	r3, [r4, #12]
 8004ba4:	f043 0320 	orr.w	r3, r3, #32
 8004ba8:	81a3      	strh	r3, [r4, #12]
 8004baa:	f04f 30ff 	mov.w	r0, #4294967295
 8004bae:	e7f3      	b.n	8004b98 <__ssrefill_r+0x22>

08004bb0 <__ssvfiscanf_r>:
 8004bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8004bba:	2100      	movs	r1, #0
 8004bbc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8004bc0:	49b2      	ldr	r1, [pc, #712]	; (8004e8c <__ssvfiscanf_r+0x2dc>)
 8004bc2:	91a0      	str	r1, [sp, #640]	; 0x280
 8004bc4:	f10d 0804 	add.w	r8, sp, #4
 8004bc8:	49b1      	ldr	r1, [pc, #708]	; (8004e90 <__ssvfiscanf_r+0x2e0>)
 8004bca:	4fb2      	ldr	r7, [pc, #712]	; (8004e94 <__ssvfiscanf_r+0x2e4>)
 8004bcc:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8004e98 <__ssvfiscanf_r+0x2e8>
 8004bd0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8004bd4:	4606      	mov	r6, r0
 8004bd6:	91a1      	str	r1, [sp, #644]	; 0x284
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	f892 a000 	ldrb.w	sl, [r2]
 8004bde:	f1ba 0f00 	cmp.w	sl, #0
 8004be2:	f000 8151 	beq.w	8004e88 <__ssvfiscanf_r+0x2d8>
 8004be6:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8004bea:	f013 0308 	ands.w	r3, r3, #8
 8004bee:	f102 0501 	add.w	r5, r2, #1
 8004bf2:	d019      	beq.n	8004c28 <__ssvfiscanf_r+0x78>
 8004bf4:	6863      	ldr	r3, [r4, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	dd0f      	ble.n	8004c1a <__ssvfiscanf_r+0x6a>
 8004bfa:	6823      	ldr	r3, [r4, #0]
 8004bfc:	781a      	ldrb	r2, [r3, #0]
 8004bfe:	5cba      	ldrb	r2, [r7, r2]
 8004c00:	0712      	lsls	r2, r2, #28
 8004c02:	d401      	bmi.n	8004c08 <__ssvfiscanf_r+0x58>
 8004c04:	462a      	mov	r2, r5
 8004c06:	e7e8      	b.n	8004bda <__ssvfiscanf_r+0x2a>
 8004c08:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004c0a:	3201      	adds	r2, #1
 8004c0c:	9245      	str	r2, [sp, #276]	; 0x114
 8004c0e:	6862      	ldr	r2, [r4, #4]
 8004c10:	3301      	adds	r3, #1
 8004c12:	3a01      	subs	r2, #1
 8004c14:	6062      	str	r2, [r4, #4]
 8004c16:	6023      	str	r3, [r4, #0]
 8004c18:	e7ec      	b.n	8004bf4 <__ssvfiscanf_r+0x44>
 8004c1a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004c1c:	4621      	mov	r1, r4
 8004c1e:	4630      	mov	r0, r6
 8004c20:	4798      	blx	r3
 8004c22:	2800      	cmp	r0, #0
 8004c24:	d0e9      	beq.n	8004bfa <__ssvfiscanf_r+0x4a>
 8004c26:	e7ed      	b.n	8004c04 <__ssvfiscanf_r+0x54>
 8004c28:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8004c2c:	f040 8083 	bne.w	8004d36 <__ssvfiscanf_r+0x186>
 8004c30:	9341      	str	r3, [sp, #260]	; 0x104
 8004c32:	9343      	str	r3, [sp, #268]	; 0x10c
 8004c34:	7853      	ldrb	r3, [r2, #1]
 8004c36:	2b2a      	cmp	r3, #42	; 0x2a
 8004c38:	bf02      	ittt	eq
 8004c3a:	2310      	moveq	r3, #16
 8004c3c:	1c95      	addeq	r5, r2, #2
 8004c3e:	9341      	streq	r3, [sp, #260]	; 0x104
 8004c40:	220a      	movs	r2, #10
 8004c42:	46ab      	mov	fp, r5
 8004c44:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8004c48:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8004c4c:	2b09      	cmp	r3, #9
 8004c4e:	d91d      	bls.n	8004c8c <__ssvfiscanf_r+0xdc>
 8004c50:	4891      	ldr	r0, [pc, #580]	; (8004e98 <__ssvfiscanf_r+0x2e8>)
 8004c52:	2203      	movs	r2, #3
 8004c54:	f7fb fafc 	bl	8000250 <memchr>
 8004c58:	b140      	cbz	r0, 8004c6c <__ssvfiscanf_r+0xbc>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	eba0 0009 	sub.w	r0, r0, r9
 8004c60:	fa03 f000 	lsl.w	r0, r3, r0
 8004c64:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004c66:	4318      	orrs	r0, r3
 8004c68:	9041      	str	r0, [sp, #260]	; 0x104
 8004c6a:	465d      	mov	r5, fp
 8004c6c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004c70:	2b78      	cmp	r3, #120	; 0x78
 8004c72:	d806      	bhi.n	8004c82 <__ssvfiscanf_r+0xd2>
 8004c74:	2b57      	cmp	r3, #87	; 0x57
 8004c76:	d810      	bhi.n	8004c9a <__ssvfiscanf_r+0xea>
 8004c78:	2b25      	cmp	r3, #37	; 0x25
 8004c7a:	d05c      	beq.n	8004d36 <__ssvfiscanf_r+0x186>
 8004c7c:	d856      	bhi.n	8004d2c <__ssvfiscanf_r+0x17c>
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d074      	beq.n	8004d6c <__ssvfiscanf_r+0x1bc>
 8004c82:	2303      	movs	r3, #3
 8004c84:	9347      	str	r3, [sp, #284]	; 0x11c
 8004c86:	230a      	movs	r3, #10
 8004c88:	9342      	str	r3, [sp, #264]	; 0x108
 8004c8a:	e081      	b.n	8004d90 <__ssvfiscanf_r+0x1e0>
 8004c8c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004c8e:	fb02 1303 	mla	r3, r2, r3, r1
 8004c92:	3b30      	subs	r3, #48	; 0x30
 8004c94:	9343      	str	r3, [sp, #268]	; 0x10c
 8004c96:	465d      	mov	r5, fp
 8004c98:	e7d3      	b.n	8004c42 <__ssvfiscanf_r+0x92>
 8004c9a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8004c9e:	2a20      	cmp	r2, #32
 8004ca0:	d8ef      	bhi.n	8004c82 <__ssvfiscanf_r+0xd2>
 8004ca2:	a101      	add	r1, pc, #4	; (adr r1, 8004ca8 <__ssvfiscanf_r+0xf8>)
 8004ca4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004ca8:	08004d7b 	.word	0x08004d7b
 8004cac:	08004c83 	.word	0x08004c83
 8004cb0:	08004c83 	.word	0x08004c83
 8004cb4:	08004dd9 	.word	0x08004dd9
 8004cb8:	08004c83 	.word	0x08004c83
 8004cbc:	08004c83 	.word	0x08004c83
 8004cc0:	08004c83 	.word	0x08004c83
 8004cc4:	08004c83 	.word	0x08004c83
 8004cc8:	08004c83 	.word	0x08004c83
 8004ccc:	08004c83 	.word	0x08004c83
 8004cd0:	08004c83 	.word	0x08004c83
 8004cd4:	08004def 	.word	0x08004def
 8004cd8:	08004dc5 	.word	0x08004dc5
 8004cdc:	08004d33 	.word	0x08004d33
 8004ce0:	08004d33 	.word	0x08004d33
 8004ce4:	08004d33 	.word	0x08004d33
 8004ce8:	08004c83 	.word	0x08004c83
 8004cec:	08004dc9 	.word	0x08004dc9
 8004cf0:	08004c83 	.word	0x08004c83
 8004cf4:	08004c83 	.word	0x08004c83
 8004cf8:	08004c83 	.word	0x08004c83
 8004cfc:	08004c83 	.word	0x08004c83
 8004d00:	08004dff 	.word	0x08004dff
 8004d04:	08004dd1 	.word	0x08004dd1
 8004d08:	08004d73 	.word	0x08004d73
 8004d0c:	08004c83 	.word	0x08004c83
 8004d10:	08004c83 	.word	0x08004c83
 8004d14:	08004dfb 	.word	0x08004dfb
 8004d18:	08004c83 	.word	0x08004c83
 8004d1c:	08004dc5 	.word	0x08004dc5
 8004d20:	08004c83 	.word	0x08004c83
 8004d24:	08004c83 	.word	0x08004c83
 8004d28:	08004d7b 	.word	0x08004d7b
 8004d2c:	3b45      	subs	r3, #69	; 0x45
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d8a7      	bhi.n	8004c82 <__ssvfiscanf_r+0xd2>
 8004d32:	2305      	movs	r3, #5
 8004d34:	e02b      	b.n	8004d8e <__ssvfiscanf_r+0x1de>
 8004d36:	6863      	ldr	r3, [r4, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	dd0d      	ble.n	8004d58 <__ssvfiscanf_r+0x1a8>
 8004d3c:	6823      	ldr	r3, [r4, #0]
 8004d3e:	781a      	ldrb	r2, [r3, #0]
 8004d40:	4552      	cmp	r2, sl
 8004d42:	f040 80a1 	bne.w	8004e88 <__ssvfiscanf_r+0x2d8>
 8004d46:	3301      	adds	r3, #1
 8004d48:	6862      	ldr	r2, [r4, #4]
 8004d4a:	6023      	str	r3, [r4, #0]
 8004d4c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8004d4e:	3a01      	subs	r2, #1
 8004d50:	3301      	adds	r3, #1
 8004d52:	6062      	str	r2, [r4, #4]
 8004d54:	9345      	str	r3, [sp, #276]	; 0x114
 8004d56:	e755      	b.n	8004c04 <__ssvfiscanf_r+0x54>
 8004d58:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004d5a:	4621      	mov	r1, r4
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	4798      	blx	r3
 8004d60:	2800      	cmp	r0, #0
 8004d62:	d0eb      	beq.n	8004d3c <__ssvfiscanf_r+0x18c>
 8004d64:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004d66:	2800      	cmp	r0, #0
 8004d68:	f040 8084 	bne.w	8004e74 <__ssvfiscanf_r+0x2c4>
 8004d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d70:	e086      	b.n	8004e80 <__ssvfiscanf_r+0x2d0>
 8004d72:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004d74:	f042 0220 	orr.w	r2, r2, #32
 8004d78:	9241      	str	r2, [sp, #260]	; 0x104
 8004d7a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004d7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d80:	9241      	str	r2, [sp, #260]	; 0x104
 8004d82:	2210      	movs	r2, #16
 8004d84:	2b6f      	cmp	r3, #111	; 0x6f
 8004d86:	9242      	str	r2, [sp, #264]	; 0x108
 8004d88:	bf34      	ite	cc
 8004d8a:	2303      	movcc	r3, #3
 8004d8c:	2304      	movcs	r3, #4
 8004d8e:	9347      	str	r3, [sp, #284]	; 0x11c
 8004d90:	6863      	ldr	r3, [r4, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	dd41      	ble.n	8004e1a <__ssvfiscanf_r+0x26a>
 8004d96:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004d98:	0659      	lsls	r1, r3, #25
 8004d9a:	d404      	bmi.n	8004da6 <__ssvfiscanf_r+0x1f6>
 8004d9c:	6823      	ldr	r3, [r4, #0]
 8004d9e:	781a      	ldrb	r2, [r3, #0]
 8004da0:	5cba      	ldrb	r2, [r7, r2]
 8004da2:	0712      	lsls	r2, r2, #28
 8004da4:	d440      	bmi.n	8004e28 <__ssvfiscanf_r+0x278>
 8004da6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	dc4f      	bgt.n	8004e4c <__ssvfiscanf_r+0x29c>
 8004dac:	466b      	mov	r3, sp
 8004dae:	4622      	mov	r2, r4
 8004db0:	a941      	add	r1, sp, #260	; 0x104
 8004db2:	4630      	mov	r0, r6
 8004db4:	f000 fa08 	bl	80051c8 <_scanf_chars>
 8004db8:	2801      	cmp	r0, #1
 8004dba:	d065      	beq.n	8004e88 <__ssvfiscanf_r+0x2d8>
 8004dbc:	2802      	cmp	r0, #2
 8004dbe:	f47f af21 	bne.w	8004c04 <__ssvfiscanf_r+0x54>
 8004dc2:	e7cf      	b.n	8004d64 <__ssvfiscanf_r+0x1b4>
 8004dc4:	220a      	movs	r2, #10
 8004dc6:	e7dd      	b.n	8004d84 <__ssvfiscanf_r+0x1d4>
 8004dc8:	2300      	movs	r3, #0
 8004dca:	9342      	str	r3, [sp, #264]	; 0x108
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e7de      	b.n	8004d8e <__ssvfiscanf_r+0x1de>
 8004dd0:	2308      	movs	r3, #8
 8004dd2:	9342      	str	r3, [sp, #264]	; 0x108
 8004dd4:	2304      	movs	r3, #4
 8004dd6:	e7da      	b.n	8004d8e <__ssvfiscanf_r+0x1de>
 8004dd8:	4629      	mov	r1, r5
 8004dda:	4640      	mov	r0, r8
 8004ddc:	f000 fb40 	bl	8005460 <__sccl>
 8004de0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004de6:	9341      	str	r3, [sp, #260]	; 0x104
 8004de8:	4605      	mov	r5, r0
 8004dea:	2301      	movs	r3, #1
 8004dec:	e7cf      	b.n	8004d8e <__ssvfiscanf_r+0x1de>
 8004dee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004df4:	9341      	str	r3, [sp, #260]	; 0x104
 8004df6:	2300      	movs	r3, #0
 8004df8:	e7c9      	b.n	8004d8e <__ssvfiscanf_r+0x1de>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e7c7      	b.n	8004d8e <__ssvfiscanf_r+0x1de>
 8004dfe:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004e00:	06c3      	lsls	r3, r0, #27
 8004e02:	f53f aeff 	bmi.w	8004c04 <__ssvfiscanf_r+0x54>
 8004e06:	9b00      	ldr	r3, [sp, #0]
 8004e08:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004e0a:	1d19      	adds	r1, r3, #4
 8004e0c:	9100      	str	r1, [sp, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	07c0      	lsls	r0, r0, #31
 8004e12:	bf4c      	ite	mi
 8004e14:	801a      	strhmi	r2, [r3, #0]
 8004e16:	601a      	strpl	r2, [r3, #0]
 8004e18:	e6f4      	b.n	8004c04 <__ssvfiscanf_r+0x54>
 8004e1a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	4630      	mov	r0, r6
 8004e20:	4798      	blx	r3
 8004e22:	2800      	cmp	r0, #0
 8004e24:	d0b7      	beq.n	8004d96 <__ssvfiscanf_r+0x1e6>
 8004e26:	e79d      	b.n	8004d64 <__ssvfiscanf_r+0x1b4>
 8004e28:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004e2a:	3201      	adds	r2, #1
 8004e2c:	9245      	str	r2, [sp, #276]	; 0x114
 8004e2e:	6862      	ldr	r2, [r4, #4]
 8004e30:	3a01      	subs	r2, #1
 8004e32:	2a00      	cmp	r2, #0
 8004e34:	6062      	str	r2, [r4, #4]
 8004e36:	dd02      	ble.n	8004e3e <__ssvfiscanf_r+0x28e>
 8004e38:	3301      	adds	r3, #1
 8004e3a:	6023      	str	r3, [r4, #0]
 8004e3c:	e7ae      	b.n	8004d9c <__ssvfiscanf_r+0x1ec>
 8004e3e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004e40:	4621      	mov	r1, r4
 8004e42:	4630      	mov	r0, r6
 8004e44:	4798      	blx	r3
 8004e46:	2800      	cmp	r0, #0
 8004e48:	d0a8      	beq.n	8004d9c <__ssvfiscanf_r+0x1ec>
 8004e4a:	e78b      	b.n	8004d64 <__ssvfiscanf_r+0x1b4>
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	dc06      	bgt.n	8004e5e <__ssvfiscanf_r+0x2ae>
 8004e50:	466b      	mov	r3, sp
 8004e52:	4622      	mov	r2, r4
 8004e54:	a941      	add	r1, sp, #260	; 0x104
 8004e56:	4630      	mov	r0, r6
 8004e58:	f000 fa0e 	bl	8005278 <_scanf_i>
 8004e5c:	e7ac      	b.n	8004db8 <__ssvfiscanf_r+0x208>
 8004e5e:	4b0f      	ldr	r3, [pc, #60]	; (8004e9c <__ssvfiscanf_r+0x2ec>)
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f43f aecf 	beq.w	8004c04 <__ssvfiscanf_r+0x54>
 8004e66:	466b      	mov	r3, sp
 8004e68:	4622      	mov	r2, r4
 8004e6a:	a941      	add	r1, sp, #260	; 0x104
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	f3af 8000 	nop.w
 8004e72:	e7a1      	b.n	8004db8 <__ssvfiscanf_r+0x208>
 8004e74:	89a3      	ldrh	r3, [r4, #12]
 8004e76:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004e7a:	bf18      	it	ne
 8004e7c:	f04f 30ff 	movne.w	r0, #4294967295
 8004e80:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8004e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e88:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004e8a:	e7f9      	b.n	8004e80 <__ssvfiscanf_r+0x2d0>
 8004e8c:	08004afd 	.word	0x08004afd
 8004e90:	08004b77 	.word	0x08004b77
 8004e94:	08005d93 	.word	0x08005d93
 8004e98:	08005d4a 	.word	0x08005d4a
 8004e9c:	00000000 	.word	0x00000000

08004ea0 <_printf_common>:
 8004ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea4:	4616      	mov	r6, r2
 8004ea6:	4699      	mov	r9, r3
 8004ea8:	688a      	ldr	r2, [r1, #8]
 8004eaa:	690b      	ldr	r3, [r1, #16]
 8004eac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	bfb8      	it	lt
 8004eb4:	4613      	movlt	r3, r2
 8004eb6:	6033      	str	r3, [r6, #0]
 8004eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ebc:	4607      	mov	r7, r0
 8004ebe:	460c      	mov	r4, r1
 8004ec0:	b10a      	cbz	r2, 8004ec6 <_printf_common+0x26>
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	6033      	str	r3, [r6, #0]
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	0699      	lsls	r1, r3, #26
 8004eca:	bf42      	ittt	mi
 8004ecc:	6833      	ldrmi	r3, [r6, #0]
 8004ece:	3302      	addmi	r3, #2
 8004ed0:	6033      	strmi	r3, [r6, #0]
 8004ed2:	6825      	ldr	r5, [r4, #0]
 8004ed4:	f015 0506 	ands.w	r5, r5, #6
 8004ed8:	d106      	bne.n	8004ee8 <_printf_common+0x48>
 8004eda:	f104 0a19 	add.w	sl, r4, #25
 8004ede:	68e3      	ldr	r3, [r4, #12]
 8004ee0:	6832      	ldr	r2, [r6, #0]
 8004ee2:	1a9b      	subs	r3, r3, r2
 8004ee4:	42ab      	cmp	r3, r5
 8004ee6:	dc26      	bgt.n	8004f36 <_printf_common+0x96>
 8004ee8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004eec:	1e13      	subs	r3, r2, #0
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	bf18      	it	ne
 8004ef2:	2301      	movne	r3, #1
 8004ef4:	0692      	lsls	r2, r2, #26
 8004ef6:	d42b      	bmi.n	8004f50 <_printf_common+0xb0>
 8004ef8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004efc:	4649      	mov	r1, r9
 8004efe:	4638      	mov	r0, r7
 8004f00:	47c0      	blx	r8
 8004f02:	3001      	adds	r0, #1
 8004f04:	d01e      	beq.n	8004f44 <_printf_common+0xa4>
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	68e5      	ldr	r5, [r4, #12]
 8004f0a:	6832      	ldr	r2, [r6, #0]
 8004f0c:	f003 0306 	and.w	r3, r3, #6
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	bf08      	it	eq
 8004f14:	1aad      	subeq	r5, r5, r2
 8004f16:	68a3      	ldr	r3, [r4, #8]
 8004f18:	6922      	ldr	r2, [r4, #16]
 8004f1a:	bf0c      	ite	eq
 8004f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f20:	2500      	movne	r5, #0
 8004f22:	4293      	cmp	r3, r2
 8004f24:	bfc4      	itt	gt
 8004f26:	1a9b      	subgt	r3, r3, r2
 8004f28:	18ed      	addgt	r5, r5, r3
 8004f2a:	2600      	movs	r6, #0
 8004f2c:	341a      	adds	r4, #26
 8004f2e:	42b5      	cmp	r5, r6
 8004f30:	d11a      	bne.n	8004f68 <_printf_common+0xc8>
 8004f32:	2000      	movs	r0, #0
 8004f34:	e008      	b.n	8004f48 <_printf_common+0xa8>
 8004f36:	2301      	movs	r3, #1
 8004f38:	4652      	mov	r2, sl
 8004f3a:	4649      	mov	r1, r9
 8004f3c:	4638      	mov	r0, r7
 8004f3e:	47c0      	blx	r8
 8004f40:	3001      	adds	r0, #1
 8004f42:	d103      	bne.n	8004f4c <_printf_common+0xac>
 8004f44:	f04f 30ff 	mov.w	r0, #4294967295
 8004f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f4c:	3501      	adds	r5, #1
 8004f4e:	e7c6      	b.n	8004ede <_printf_common+0x3e>
 8004f50:	18e1      	adds	r1, r4, r3
 8004f52:	1c5a      	adds	r2, r3, #1
 8004f54:	2030      	movs	r0, #48	; 0x30
 8004f56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f5a:	4422      	add	r2, r4
 8004f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f64:	3302      	adds	r3, #2
 8004f66:	e7c7      	b.n	8004ef8 <_printf_common+0x58>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	4622      	mov	r2, r4
 8004f6c:	4649      	mov	r1, r9
 8004f6e:	4638      	mov	r0, r7
 8004f70:	47c0      	blx	r8
 8004f72:	3001      	adds	r0, #1
 8004f74:	d0e6      	beq.n	8004f44 <_printf_common+0xa4>
 8004f76:	3601      	adds	r6, #1
 8004f78:	e7d9      	b.n	8004f2e <_printf_common+0x8e>
	...

08004f7c <_printf_i>:
 8004f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f80:	460c      	mov	r4, r1
 8004f82:	4691      	mov	r9, r2
 8004f84:	7e27      	ldrb	r7, [r4, #24]
 8004f86:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004f88:	2f78      	cmp	r7, #120	; 0x78
 8004f8a:	4680      	mov	r8, r0
 8004f8c:	469a      	mov	sl, r3
 8004f8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f92:	d807      	bhi.n	8004fa4 <_printf_i+0x28>
 8004f94:	2f62      	cmp	r7, #98	; 0x62
 8004f96:	d80a      	bhi.n	8004fae <_printf_i+0x32>
 8004f98:	2f00      	cmp	r7, #0
 8004f9a:	f000 80d8 	beq.w	800514e <_printf_i+0x1d2>
 8004f9e:	2f58      	cmp	r7, #88	; 0x58
 8004fa0:	f000 80a3 	beq.w	80050ea <_printf_i+0x16e>
 8004fa4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004fa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004fac:	e03a      	b.n	8005024 <_printf_i+0xa8>
 8004fae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004fb2:	2b15      	cmp	r3, #21
 8004fb4:	d8f6      	bhi.n	8004fa4 <_printf_i+0x28>
 8004fb6:	a001      	add	r0, pc, #4	; (adr r0, 8004fbc <_printf_i+0x40>)
 8004fb8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004fbc:	08005015 	.word	0x08005015
 8004fc0:	08005029 	.word	0x08005029
 8004fc4:	08004fa5 	.word	0x08004fa5
 8004fc8:	08004fa5 	.word	0x08004fa5
 8004fcc:	08004fa5 	.word	0x08004fa5
 8004fd0:	08004fa5 	.word	0x08004fa5
 8004fd4:	08005029 	.word	0x08005029
 8004fd8:	08004fa5 	.word	0x08004fa5
 8004fdc:	08004fa5 	.word	0x08004fa5
 8004fe0:	08004fa5 	.word	0x08004fa5
 8004fe4:	08004fa5 	.word	0x08004fa5
 8004fe8:	08005135 	.word	0x08005135
 8004fec:	08005059 	.word	0x08005059
 8004ff0:	08005117 	.word	0x08005117
 8004ff4:	08004fa5 	.word	0x08004fa5
 8004ff8:	08004fa5 	.word	0x08004fa5
 8004ffc:	08005157 	.word	0x08005157
 8005000:	08004fa5 	.word	0x08004fa5
 8005004:	08005059 	.word	0x08005059
 8005008:	08004fa5 	.word	0x08004fa5
 800500c:	08004fa5 	.word	0x08004fa5
 8005010:	0800511f 	.word	0x0800511f
 8005014:	680b      	ldr	r3, [r1, #0]
 8005016:	1d1a      	adds	r2, r3, #4
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	600a      	str	r2, [r1, #0]
 800501c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005020:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005024:	2301      	movs	r3, #1
 8005026:	e0a3      	b.n	8005170 <_printf_i+0x1f4>
 8005028:	6825      	ldr	r5, [r4, #0]
 800502a:	6808      	ldr	r0, [r1, #0]
 800502c:	062e      	lsls	r6, r5, #24
 800502e:	f100 0304 	add.w	r3, r0, #4
 8005032:	d50a      	bpl.n	800504a <_printf_i+0xce>
 8005034:	6805      	ldr	r5, [r0, #0]
 8005036:	600b      	str	r3, [r1, #0]
 8005038:	2d00      	cmp	r5, #0
 800503a:	da03      	bge.n	8005044 <_printf_i+0xc8>
 800503c:	232d      	movs	r3, #45	; 0x2d
 800503e:	426d      	negs	r5, r5
 8005040:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005044:	485e      	ldr	r0, [pc, #376]	; (80051c0 <_printf_i+0x244>)
 8005046:	230a      	movs	r3, #10
 8005048:	e019      	b.n	800507e <_printf_i+0x102>
 800504a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800504e:	6805      	ldr	r5, [r0, #0]
 8005050:	600b      	str	r3, [r1, #0]
 8005052:	bf18      	it	ne
 8005054:	b22d      	sxthne	r5, r5
 8005056:	e7ef      	b.n	8005038 <_printf_i+0xbc>
 8005058:	680b      	ldr	r3, [r1, #0]
 800505a:	6825      	ldr	r5, [r4, #0]
 800505c:	1d18      	adds	r0, r3, #4
 800505e:	6008      	str	r0, [r1, #0]
 8005060:	0628      	lsls	r0, r5, #24
 8005062:	d501      	bpl.n	8005068 <_printf_i+0xec>
 8005064:	681d      	ldr	r5, [r3, #0]
 8005066:	e002      	b.n	800506e <_printf_i+0xf2>
 8005068:	0669      	lsls	r1, r5, #25
 800506a:	d5fb      	bpl.n	8005064 <_printf_i+0xe8>
 800506c:	881d      	ldrh	r5, [r3, #0]
 800506e:	4854      	ldr	r0, [pc, #336]	; (80051c0 <_printf_i+0x244>)
 8005070:	2f6f      	cmp	r7, #111	; 0x6f
 8005072:	bf0c      	ite	eq
 8005074:	2308      	moveq	r3, #8
 8005076:	230a      	movne	r3, #10
 8005078:	2100      	movs	r1, #0
 800507a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800507e:	6866      	ldr	r6, [r4, #4]
 8005080:	60a6      	str	r6, [r4, #8]
 8005082:	2e00      	cmp	r6, #0
 8005084:	bfa2      	ittt	ge
 8005086:	6821      	ldrge	r1, [r4, #0]
 8005088:	f021 0104 	bicge.w	r1, r1, #4
 800508c:	6021      	strge	r1, [r4, #0]
 800508e:	b90d      	cbnz	r5, 8005094 <_printf_i+0x118>
 8005090:	2e00      	cmp	r6, #0
 8005092:	d04d      	beq.n	8005130 <_printf_i+0x1b4>
 8005094:	4616      	mov	r6, r2
 8005096:	fbb5 f1f3 	udiv	r1, r5, r3
 800509a:	fb03 5711 	mls	r7, r3, r1, r5
 800509e:	5dc7      	ldrb	r7, [r0, r7]
 80050a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050a4:	462f      	mov	r7, r5
 80050a6:	42bb      	cmp	r3, r7
 80050a8:	460d      	mov	r5, r1
 80050aa:	d9f4      	bls.n	8005096 <_printf_i+0x11a>
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d10b      	bne.n	80050c8 <_printf_i+0x14c>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	07df      	lsls	r7, r3, #31
 80050b4:	d508      	bpl.n	80050c8 <_printf_i+0x14c>
 80050b6:	6923      	ldr	r3, [r4, #16]
 80050b8:	6861      	ldr	r1, [r4, #4]
 80050ba:	4299      	cmp	r1, r3
 80050bc:	bfde      	ittt	le
 80050be:	2330      	movle	r3, #48	; 0x30
 80050c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050c8:	1b92      	subs	r2, r2, r6
 80050ca:	6122      	str	r2, [r4, #16]
 80050cc:	f8cd a000 	str.w	sl, [sp]
 80050d0:	464b      	mov	r3, r9
 80050d2:	aa03      	add	r2, sp, #12
 80050d4:	4621      	mov	r1, r4
 80050d6:	4640      	mov	r0, r8
 80050d8:	f7ff fee2 	bl	8004ea0 <_printf_common>
 80050dc:	3001      	adds	r0, #1
 80050de:	d14c      	bne.n	800517a <_printf_i+0x1fe>
 80050e0:	f04f 30ff 	mov.w	r0, #4294967295
 80050e4:	b004      	add	sp, #16
 80050e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ea:	4835      	ldr	r0, [pc, #212]	; (80051c0 <_printf_i+0x244>)
 80050ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	680e      	ldr	r6, [r1, #0]
 80050f4:	061f      	lsls	r7, r3, #24
 80050f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80050fa:	600e      	str	r6, [r1, #0]
 80050fc:	d514      	bpl.n	8005128 <_printf_i+0x1ac>
 80050fe:	07d9      	lsls	r1, r3, #31
 8005100:	bf44      	itt	mi
 8005102:	f043 0320 	orrmi.w	r3, r3, #32
 8005106:	6023      	strmi	r3, [r4, #0]
 8005108:	b91d      	cbnz	r5, 8005112 <_printf_i+0x196>
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	f023 0320 	bic.w	r3, r3, #32
 8005110:	6023      	str	r3, [r4, #0]
 8005112:	2310      	movs	r3, #16
 8005114:	e7b0      	b.n	8005078 <_printf_i+0xfc>
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	f043 0320 	orr.w	r3, r3, #32
 800511c:	6023      	str	r3, [r4, #0]
 800511e:	2378      	movs	r3, #120	; 0x78
 8005120:	4828      	ldr	r0, [pc, #160]	; (80051c4 <_printf_i+0x248>)
 8005122:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005126:	e7e3      	b.n	80050f0 <_printf_i+0x174>
 8005128:	065e      	lsls	r6, r3, #25
 800512a:	bf48      	it	mi
 800512c:	b2ad      	uxthmi	r5, r5
 800512e:	e7e6      	b.n	80050fe <_printf_i+0x182>
 8005130:	4616      	mov	r6, r2
 8005132:	e7bb      	b.n	80050ac <_printf_i+0x130>
 8005134:	680b      	ldr	r3, [r1, #0]
 8005136:	6826      	ldr	r6, [r4, #0]
 8005138:	6960      	ldr	r0, [r4, #20]
 800513a:	1d1d      	adds	r5, r3, #4
 800513c:	600d      	str	r5, [r1, #0]
 800513e:	0635      	lsls	r5, r6, #24
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	d501      	bpl.n	8005148 <_printf_i+0x1cc>
 8005144:	6018      	str	r0, [r3, #0]
 8005146:	e002      	b.n	800514e <_printf_i+0x1d2>
 8005148:	0671      	lsls	r1, r6, #25
 800514a:	d5fb      	bpl.n	8005144 <_printf_i+0x1c8>
 800514c:	8018      	strh	r0, [r3, #0]
 800514e:	2300      	movs	r3, #0
 8005150:	6123      	str	r3, [r4, #16]
 8005152:	4616      	mov	r6, r2
 8005154:	e7ba      	b.n	80050cc <_printf_i+0x150>
 8005156:	680b      	ldr	r3, [r1, #0]
 8005158:	1d1a      	adds	r2, r3, #4
 800515a:	600a      	str	r2, [r1, #0]
 800515c:	681e      	ldr	r6, [r3, #0]
 800515e:	6862      	ldr	r2, [r4, #4]
 8005160:	2100      	movs	r1, #0
 8005162:	4630      	mov	r0, r6
 8005164:	f7fb f874 	bl	8000250 <memchr>
 8005168:	b108      	cbz	r0, 800516e <_printf_i+0x1f2>
 800516a:	1b80      	subs	r0, r0, r6
 800516c:	6060      	str	r0, [r4, #4]
 800516e:	6863      	ldr	r3, [r4, #4]
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	2300      	movs	r3, #0
 8005174:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005178:	e7a8      	b.n	80050cc <_printf_i+0x150>
 800517a:	6923      	ldr	r3, [r4, #16]
 800517c:	4632      	mov	r2, r6
 800517e:	4649      	mov	r1, r9
 8005180:	4640      	mov	r0, r8
 8005182:	47d0      	blx	sl
 8005184:	3001      	adds	r0, #1
 8005186:	d0ab      	beq.n	80050e0 <_printf_i+0x164>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	079b      	lsls	r3, r3, #30
 800518c:	d413      	bmi.n	80051b6 <_printf_i+0x23a>
 800518e:	68e0      	ldr	r0, [r4, #12]
 8005190:	9b03      	ldr	r3, [sp, #12]
 8005192:	4298      	cmp	r0, r3
 8005194:	bfb8      	it	lt
 8005196:	4618      	movlt	r0, r3
 8005198:	e7a4      	b.n	80050e4 <_printf_i+0x168>
 800519a:	2301      	movs	r3, #1
 800519c:	4632      	mov	r2, r6
 800519e:	4649      	mov	r1, r9
 80051a0:	4640      	mov	r0, r8
 80051a2:	47d0      	blx	sl
 80051a4:	3001      	adds	r0, #1
 80051a6:	d09b      	beq.n	80050e0 <_printf_i+0x164>
 80051a8:	3501      	adds	r5, #1
 80051aa:	68e3      	ldr	r3, [r4, #12]
 80051ac:	9903      	ldr	r1, [sp, #12]
 80051ae:	1a5b      	subs	r3, r3, r1
 80051b0:	42ab      	cmp	r3, r5
 80051b2:	dcf2      	bgt.n	800519a <_printf_i+0x21e>
 80051b4:	e7eb      	b.n	800518e <_printf_i+0x212>
 80051b6:	2500      	movs	r5, #0
 80051b8:	f104 0619 	add.w	r6, r4, #25
 80051bc:	e7f5      	b.n	80051aa <_printf_i+0x22e>
 80051be:	bf00      	nop
 80051c0:	08005d55 	.word	0x08005d55
 80051c4:	08005d66 	.word	0x08005d66

080051c8 <_scanf_chars>:
 80051c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051cc:	4615      	mov	r5, r2
 80051ce:	688a      	ldr	r2, [r1, #8]
 80051d0:	4680      	mov	r8, r0
 80051d2:	460c      	mov	r4, r1
 80051d4:	b932      	cbnz	r2, 80051e4 <_scanf_chars+0x1c>
 80051d6:	698a      	ldr	r2, [r1, #24]
 80051d8:	2a00      	cmp	r2, #0
 80051da:	bf0c      	ite	eq
 80051dc:	2201      	moveq	r2, #1
 80051de:	f04f 32ff 	movne.w	r2, #4294967295
 80051e2:	608a      	str	r2, [r1, #8]
 80051e4:	6822      	ldr	r2, [r4, #0]
 80051e6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8005274 <_scanf_chars+0xac>
 80051ea:	06d1      	lsls	r1, r2, #27
 80051ec:	bf5f      	itttt	pl
 80051ee:	681a      	ldrpl	r2, [r3, #0]
 80051f0:	1d11      	addpl	r1, r2, #4
 80051f2:	6019      	strpl	r1, [r3, #0]
 80051f4:	6816      	ldrpl	r6, [r2, #0]
 80051f6:	2700      	movs	r7, #0
 80051f8:	69a0      	ldr	r0, [r4, #24]
 80051fa:	b188      	cbz	r0, 8005220 <_scanf_chars+0x58>
 80051fc:	2801      	cmp	r0, #1
 80051fe:	d107      	bne.n	8005210 <_scanf_chars+0x48>
 8005200:	682b      	ldr	r3, [r5, #0]
 8005202:	781a      	ldrb	r2, [r3, #0]
 8005204:	6963      	ldr	r3, [r4, #20]
 8005206:	5c9b      	ldrb	r3, [r3, r2]
 8005208:	b953      	cbnz	r3, 8005220 <_scanf_chars+0x58>
 800520a:	bb27      	cbnz	r7, 8005256 <_scanf_chars+0x8e>
 800520c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005210:	2802      	cmp	r0, #2
 8005212:	d120      	bne.n	8005256 <_scanf_chars+0x8e>
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	f813 3009 	ldrb.w	r3, [r3, r9]
 800521c:	071b      	lsls	r3, r3, #28
 800521e:	d41a      	bmi.n	8005256 <_scanf_chars+0x8e>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	06da      	lsls	r2, r3, #27
 8005224:	bf5e      	ittt	pl
 8005226:	682b      	ldrpl	r3, [r5, #0]
 8005228:	781b      	ldrbpl	r3, [r3, #0]
 800522a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800522e:	682a      	ldr	r2, [r5, #0]
 8005230:	686b      	ldr	r3, [r5, #4]
 8005232:	3201      	adds	r2, #1
 8005234:	602a      	str	r2, [r5, #0]
 8005236:	68a2      	ldr	r2, [r4, #8]
 8005238:	3b01      	subs	r3, #1
 800523a:	3a01      	subs	r2, #1
 800523c:	606b      	str	r3, [r5, #4]
 800523e:	3701      	adds	r7, #1
 8005240:	60a2      	str	r2, [r4, #8]
 8005242:	b142      	cbz	r2, 8005256 <_scanf_chars+0x8e>
 8005244:	2b00      	cmp	r3, #0
 8005246:	dcd7      	bgt.n	80051f8 <_scanf_chars+0x30>
 8005248:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800524c:	4629      	mov	r1, r5
 800524e:	4640      	mov	r0, r8
 8005250:	4798      	blx	r3
 8005252:	2800      	cmp	r0, #0
 8005254:	d0d0      	beq.n	80051f8 <_scanf_chars+0x30>
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	f013 0310 	ands.w	r3, r3, #16
 800525c:	d105      	bne.n	800526a <_scanf_chars+0xa2>
 800525e:	68e2      	ldr	r2, [r4, #12]
 8005260:	3201      	adds	r2, #1
 8005262:	60e2      	str	r2, [r4, #12]
 8005264:	69a2      	ldr	r2, [r4, #24]
 8005266:	b102      	cbz	r2, 800526a <_scanf_chars+0xa2>
 8005268:	7033      	strb	r3, [r6, #0]
 800526a:	6923      	ldr	r3, [r4, #16]
 800526c:	441f      	add	r7, r3
 800526e:	6127      	str	r7, [r4, #16]
 8005270:	2000      	movs	r0, #0
 8005272:	e7cb      	b.n	800520c <_scanf_chars+0x44>
 8005274:	08005d93 	.word	0x08005d93

08005278 <_scanf_i>:
 8005278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527c:	4698      	mov	r8, r3
 800527e:	4b74      	ldr	r3, [pc, #464]	; (8005450 <_scanf_i+0x1d8>)
 8005280:	460c      	mov	r4, r1
 8005282:	4682      	mov	sl, r0
 8005284:	4616      	mov	r6, r2
 8005286:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800528a:	b087      	sub	sp, #28
 800528c:	ab03      	add	r3, sp, #12
 800528e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005292:	4b70      	ldr	r3, [pc, #448]	; (8005454 <_scanf_i+0x1dc>)
 8005294:	69a1      	ldr	r1, [r4, #24]
 8005296:	4a70      	ldr	r2, [pc, #448]	; (8005458 <_scanf_i+0x1e0>)
 8005298:	2903      	cmp	r1, #3
 800529a:	bf18      	it	ne
 800529c:	461a      	movne	r2, r3
 800529e:	68a3      	ldr	r3, [r4, #8]
 80052a0:	9201      	str	r2, [sp, #4]
 80052a2:	1e5a      	subs	r2, r3, #1
 80052a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80052a8:	bf88      	it	hi
 80052aa:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80052ae:	4627      	mov	r7, r4
 80052b0:	bf82      	ittt	hi
 80052b2:	eb03 0905 	addhi.w	r9, r3, r5
 80052b6:	f240 135d 	movwhi	r3, #349	; 0x15d
 80052ba:	60a3      	strhi	r3, [r4, #8]
 80052bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80052c0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80052c4:	bf98      	it	ls
 80052c6:	f04f 0900 	movls.w	r9, #0
 80052ca:	6023      	str	r3, [r4, #0]
 80052cc:	463d      	mov	r5, r7
 80052ce:	f04f 0b00 	mov.w	fp, #0
 80052d2:	6831      	ldr	r1, [r6, #0]
 80052d4:	ab03      	add	r3, sp, #12
 80052d6:	7809      	ldrb	r1, [r1, #0]
 80052d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80052dc:	2202      	movs	r2, #2
 80052de:	f7fa ffb7 	bl	8000250 <memchr>
 80052e2:	b328      	cbz	r0, 8005330 <_scanf_i+0xb8>
 80052e4:	f1bb 0f01 	cmp.w	fp, #1
 80052e8:	d159      	bne.n	800539e <_scanf_i+0x126>
 80052ea:	6862      	ldr	r2, [r4, #4]
 80052ec:	b92a      	cbnz	r2, 80052fa <_scanf_i+0x82>
 80052ee:	6822      	ldr	r2, [r4, #0]
 80052f0:	2308      	movs	r3, #8
 80052f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052f6:	6063      	str	r3, [r4, #4]
 80052f8:	6022      	str	r2, [r4, #0]
 80052fa:	6822      	ldr	r2, [r4, #0]
 80052fc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8005300:	6022      	str	r2, [r4, #0]
 8005302:	68a2      	ldr	r2, [r4, #8]
 8005304:	1e51      	subs	r1, r2, #1
 8005306:	60a1      	str	r1, [r4, #8]
 8005308:	b192      	cbz	r2, 8005330 <_scanf_i+0xb8>
 800530a:	6832      	ldr	r2, [r6, #0]
 800530c:	1c51      	adds	r1, r2, #1
 800530e:	6031      	str	r1, [r6, #0]
 8005310:	7812      	ldrb	r2, [r2, #0]
 8005312:	f805 2b01 	strb.w	r2, [r5], #1
 8005316:	6872      	ldr	r2, [r6, #4]
 8005318:	3a01      	subs	r2, #1
 800531a:	2a00      	cmp	r2, #0
 800531c:	6072      	str	r2, [r6, #4]
 800531e:	dc07      	bgt.n	8005330 <_scanf_i+0xb8>
 8005320:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8005324:	4631      	mov	r1, r6
 8005326:	4650      	mov	r0, sl
 8005328:	4790      	blx	r2
 800532a:	2800      	cmp	r0, #0
 800532c:	f040 8085 	bne.w	800543a <_scanf_i+0x1c2>
 8005330:	f10b 0b01 	add.w	fp, fp, #1
 8005334:	f1bb 0f03 	cmp.w	fp, #3
 8005338:	d1cb      	bne.n	80052d2 <_scanf_i+0x5a>
 800533a:	6863      	ldr	r3, [r4, #4]
 800533c:	b90b      	cbnz	r3, 8005342 <_scanf_i+0xca>
 800533e:	230a      	movs	r3, #10
 8005340:	6063      	str	r3, [r4, #4]
 8005342:	6863      	ldr	r3, [r4, #4]
 8005344:	4945      	ldr	r1, [pc, #276]	; (800545c <_scanf_i+0x1e4>)
 8005346:	6960      	ldr	r0, [r4, #20]
 8005348:	1ac9      	subs	r1, r1, r3
 800534a:	f000 f889 	bl	8005460 <__sccl>
 800534e:	f04f 0b00 	mov.w	fp, #0
 8005352:	68a3      	ldr	r3, [r4, #8]
 8005354:	6822      	ldr	r2, [r4, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d03d      	beq.n	80053d6 <_scanf_i+0x15e>
 800535a:	6831      	ldr	r1, [r6, #0]
 800535c:	6960      	ldr	r0, [r4, #20]
 800535e:	f891 c000 	ldrb.w	ip, [r1]
 8005362:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005366:	2800      	cmp	r0, #0
 8005368:	d035      	beq.n	80053d6 <_scanf_i+0x15e>
 800536a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800536e:	d124      	bne.n	80053ba <_scanf_i+0x142>
 8005370:	0510      	lsls	r0, r2, #20
 8005372:	d522      	bpl.n	80053ba <_scanf_i+0x142>
 8005374:	f10b 0b01 	add.w	fp, fp, #1
 8005378:	f1b9 0f00 	cmp.w	r9, #0
 800537c:	d003      	beq.n	8005386 <_scanf_i+0x10e>
 800537e:	3301      	adds	r3, #1
 8005380:	f109 39ff 	add.w	r9, r9, #4294967295
 8005384:	60a3      	str	r3, [r4, #8]
 8005386:	6873      	ldr	r3, [r6, #4]
 8005388:	3b01      	subs	r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	6073      	str	r3, [r6, #4]
 800538e:	dd1b      	ble.n	80053c8 <_scanf_i+0x150>
 8005390:	6833      	ldr	r3, [r6, #0]
 8005392:	3301      	adds	r3, #1
 8005394:	6033      	str	r3, [r6, #0]
 8005396:	68a3      	ldr	r3, [r4, #8]
 8005398:	3b01      	subs	r3, #1
 800539a:	60a3      	str	r3, [r4, #8]
 800539c:	e7d9      	b.n	8005352 <_scanf_i+0xda>
 800539e:	f1bb 0f02 	cmp.w	fp, #2
 80053a2:	d1ae      	bne.n	8005302 <_scanf_i+0x8a>
 80053a4:	6822      	ldr	r2, [r4, #0]
 80053a6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80053aa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80053ae:	d1bf      	bne.n	8005330 <_scanf_i+0xb8>
 80053b0:	2310      	movs	r3, #16
 80053b2:	6063      	str	r3, [r4, #4]
 80053b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b8:	e7a2      	b.n	8005300 <_scanf_i+0x88>
 80053ba:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80053be:	6022      	str	r2, [r4, #0]
 80053c0:	780b      	ldrb	r3, [r1, #0]
 80053c2:	f805 3b01 	strb.w	r3, [r5], #1
 80053c6:	e7de      	b.n	8005386 <_scanf_i+0x10e>
 80053c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80053cc:	4631      	mov	r1, r6
 80053ce:	4650      	mov	r0, sl
 80053d0:	4798      	blx	r3
 80053d2:	2800      	cmp	r0, #0
 80053d4:	d0df      	beq.n	8005396 <_scanf_i+0x11e>
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	05d9      	lsls	r1, r3, #23
 80053da:	d50d      	bpl.n	80053f8 <_scanf_i+0x180>
 80053dc:	42bd      	cmp	r5, r7
 80053de:	d909      	bls.n	80053f4 <_scanf_i+0x17c>
 80053e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80053e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80053e8:	4632      	mov	r2, r6
 80053ea:	4650      	mov	r0, sl
 80053ec:	4798      	blx	r3
 80053ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80053f2:	464d      	mov	r5, r9
 80053f4:	42bd      	cmp	r5, r7
 80053f6:	d028      	beq.n	800544a <_scanf_i+0x1d2>
 80053f8:	6822      	ldr	r2, [r4, #0]
 80053fa:	f012 0210 	ands.w	r2, r2, #16
 80053fe:	d113      	bne.n	8005428 <_scanf_i+0x1b0>
 8005400:	702a      	strb	r2, [r5, #0]
 8005402:	6863      	ldr	r3, [r4, #4]
 8005404:	9e01      	ldr	r6, [sp, #4]
 8005406:	4639      	mov	r1, r7
 8005408:	4650      	mov	r0, sl
 800540a:	47b0      	blx	r6
 800540c:	f8d8 3000 	ldr.w	r3, [r8]
 8005410:	6821      	ldr	r1, [r4, #0]
 8005412:	1d1a      	adds	r2, r3, #4
 8005414:	f8c8 2000 	str.w	r2, [r8]
 8005418:	f011 0f20 	tst.w	r1, #32
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	d00f      	beq.n	8005440 <_scanf_i+0x1c8>
 8005420:	6018      	str	r0, [r3, #0]
 8005422:	68e3      	ldr	r3, [r4, #12]
 8005424:	3301      	adds	r3, #1
 8005426:	60e3      	str	r3, [r4, #12]
 8005428:	1bed      	subs	r5, r5, r7
 800542a:	44ab      	add	fp, r5
 800542c:	6925      	ldr	r5, [r4, #16]
 800542e:	445d      	add	r5, fp
 8005430:	6125      	str	r5, [r4, #16]
 8005432:	2000      	movs	r0, #0
 8005434:	b007      	add	sp, #28
 8005436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800543a:	f04f 0b00 	mov.w	fp, #0
 800543e:	e7ca      	b.n	80053d6 <_scanf_i+0x15e>
 8005440:	07ca      	lsls	r2, r1, #31
 8005442:	bf4c      	ite	mi
 8005444:	8018      	strhmi	r0, [r3, #0]
 8005446:	6018      	strpl	r0, [r3, #0]
 8005448:	e7eb      	b.n	8005422 <_scanf_i+0x1aa>
 800544a:	2001      	movs	r0, #1
 800544c:	e7f2      	b.n	8005434 <_scanf_i+0x1bc>
 800544e:	bf00      	nop
 8005450:	08005d20 	.word	0x08005d20
 8005454:	080056d9 	.word	0x080056d9
 8005458:	080055dd 	.word	0x080055dd
 800545c:	08005d90 	.word	0x08005d90

08005460 <__sccl>:
 8005460:	b570      	push	{r4, r5, r6, lr}
 8005462:	780b      	ldrb	r3, [r1, #0]
 8005464:	4604      	mov	r4, r0
 8005466:	2b5e      	cmp	r3, #94	; 0x5e
 8005468:	bf0b      	itete	eq
 800546a:	784b      	ldrbeq	r3, [r1, #1]
 800546c:	1c48      	addne	r0, r1, #1
 800546e:	1c88      	addeq	r0, r1, #2
 8005470:	2200      	movne	r2, #0
 8005472:	bf08      	it	eq
 8005474:	2201      	moveq	r2, #1
 8005476:	1e61      	subs	r1, r4, #1
 8005478:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800547c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8005480:	42a9      	cmp	r1, r5
 8005482:	d1fb      	bne.n	800547c <__sccl+0x1c>
 8005484:	b90b      	cbnz	r3, 800548a <__sccl+0x2a>
 8005486:	3801      	subs	r0, #1
 8005488:	bd70      	pop	{r4, r5, r6, pc}
 800548a:	f082 0101 	eor.w	r1, r2, #1
 800548e:	54e1      	strb	r1, [r4, r3]
 8005490:	1c42      	adds	r2, r0, #1
 8005492:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8005496:	2d2d      	cmp	r5, #45	; 0x2d
 8005498:	f102 36ff 	add.w	r6, r2, #4294967295
 800549c:	4610      	mov	r0, r2
 800549e:	d006      	beq.n	80054ae <__sccl+0x4e>
 80054a0:	2d5d      	cmp	r5, #93	; 0x5d
 80054a2:	d0f1      	beq.n	8005488 <__sccl+0x28>
 80054a4:	b90d      	cbnz	r5, 80054aa <__sccl+0x4a>
 80054a6:	4630      	mov	r0, r6
 80054a8:	e7ee      	b.n	8005488 <__sccl+0x28>
 80054aa:	462b      	mov	r3, r5
 80054ac:	e7ef      	b.n	800548e <__sccl+0x2e>
 80054ae:	7816      	ldrb	r6, [r2, #0]
 80054b0:	2e5d      	cmp	r6, #93	; 0x5d
 80054b2:	d0fa      	beq.n	80054aa <__sccl+0x4a>
 80054b4:	42b3      	cmp	r3, r6
 80054b6:	dcf8      	bgt.n	80054aa <__sccl+0x4a>
 80054b8:	4618      	mov	r0, r3
 80054ba:	3001      	adds	r0, #1
 80054bc:	4286      	cmp	r6, r0
 80054be:	5421      	strb	r1, [r4, r0]
 80054c0:	dcfb      	bgt.n	80054ba <__sccl+0x5a>
 80054c2:	43d8      	mvns	r0, r3
 80054c4:	4430      	add	r0, r6
 80054c6:	1c5d      	adds	r5, r3, #1
 80054c8:	42b3      	cmp	r3, r6
 80054ca:	bfa8      	it	ge
 80054cc:	2000      	movge	r0, #0
 80054ce:	182b      	adds	r3, r5, r0
 80054d0:	3202      	adds	r2, #2
 80054d2:	e7de      	b.n	8005492 <__sccl+0x32>

080054d4 <_strtol_l.isra.0>:
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054da:	d001      	beq.n	80054e0 <_strtol_l.isra.0+0xc>
 80054dc:	2b24      	cmp	r3, #36	; 0x24
 80054de:	d906      	bls.n	80054ee <_strtol_l.isra.0+0x1a>
 80054e0:	f7ff f90c 	bl	80046fc <__errno>
 80054e4:	2316      	movs	r3, #22
 80054e6:	6003      	str	r3, [r0, #0]
 80054e8:	2000      	movs	r0, #0
 80054ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ee:	4f3a      	ldr	r7, [pc, #232]	; (80055d8 <_strtol_l.isra.0+0x104>)
 80054f0:	468e      	mov	lr, r1
 80054f2:	4676      	mov	r6, lr
 80054f4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80054f8:	5de5      	ldrb	r5, [r4, r7]
 80054fa:	f015 0508 	ands.w	r5, r5, #8
 80054fe:	d1f8      	bne.n	80054f2 <_strtol_l.isra.0+0x1e>
 8005500:	2c2d      	cmp	r4, #45	; 0x2d
 8005502:	d134      	bne.n	800556e <_strtol_l.isra.0+0x9a>
 8005504:	f89e 4000 	ldrb.w	r4, [lr]
 8005508:	f04f 0801 	mov.w	r8, #1
 800550c:	f106 0e02 	add.w	lr, r6, #2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d05c      	beq.n	80055ce <_strtol_l.isra.0+0xfa>
 8005514:	2b10      	cmp	r3, #16
 8005516:	d10c      	bne.n	8005532 <_strtol_l.isra.0+0x5e>
 8005518:	2c30      	cmp	r4, #48	; 0x30
 800551a:	d10a      	bne.n	8005532 <_strtol_l.isra.0+0x5e>
 800551c:	f89e 4000 	ldrb.w	r4, [lr]
 8005520:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005524:	2c58      	cmp	r4, #88	; 0x58
 8005526:	d14d      	bne.n	80055c4 <_strtol_l.isra.0+0xf0>
 8005528:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800552c:	2310      	movs	r3, #16
 800552e:	f10e 0e02 	add.w	lr, lr, #2
 8005532:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8005536:	f10c 3cff 	add.w	ip, ip, #4294967295
 800553a:	2600      	movs	r6, #0
 800553c:	fbbc f9f3 	udiv	r9, ip, r3
 8005540:	4635      	mov	r5, r6
 8005542:	fb03 ca19 	mls	sl, r3, r9, ip
 8005546:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800554a:	2f09      	cmp	r7, #9
 800554c:	d818      	bhi.n	8005580 <_strtol_l.isra.0+0xac>
 800554e:	463c      	mov	r4, r7
 8005550:	42a3      	cmp	r3, r4
 8005552:	dd24      	ble.n	800559e <_strtol_l.isra.0+0xca>
 8005554:	2e00      	cmp	r6, #0
 8005556:	db1f      	blt.n	8005598 <_strtol_l.isra.0+0xc4>
 8005558:	45a9      	cmp	r9, r5
 800555a:	d31d      	bcc.n	8005598 <_strtol_l.isra.0+0xc4>
 800555c:	d101      	bne.n	8005562 <_strtol_l.isra.0+0x8e>
 800555e:	45a2      	cmp	sl, r4
 8005560:	db1a      	blt.n	8005598 <_strtol_l.isra.0+0xc4>
 8005562:	fb05 4503 	mla	r5, r5, r3, r4
 8005566:	2601      	movs	r6, #1
 8005568:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800556c:	e7eb      	b.n	8005546 <_strtol_l.isra.0+0x72>
 800556e:	2c2b      	cmp	r4, #43	; 0x2b
 8005570:	bf08      	it	eq
 8005572:	f89e 4000 	ldrbeq.w	r4, [lr]
 8005576:	46a8      	mov	r8, r5
 8005578:	bf08      	it	eq
 800557a:	f106 0e02 	addeq.w	lr, r6, #2
 800557e:	e7c7      	b.n	8005510 <_strtol_l.isra.0+0x3c>
 8005580:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005584:	2f19      	cmp	r7, #25
 8005586:	d801      	bhi.n	800558c <_strtol_l.isra.0+0xb8>
 8005588:	3c37      	subs	r4, #55	; 0x37
 800558a:	e7e1      	b.n	8005550 <_strtol_l.isra.0+0x7c>
 800558c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8005590:	2f19      	cmp	r7, #25
 8005592:	d804      	bhi.n	800559e <_strtol_l.isra.0+0xca>
 8005594:	3c57      	subs	r4, #87	; 0x57
 8005596:	e7db      	b.n	8005550 <_strtol_l.isra.0+0x7c>
 8005598:	f04f 36ff 	mov.w	r6, #4294967295
 800559c:	e7e4      	b.n	8005568 <_strtol_l.isra.0+0x94>
 800559e:	2e00      	cmp	r6, #0
 80055a0:	da05      	bge.n	80055ae <_strtol_l.isra.0+0xda>
 80055a2:	2322      	movs	r3, #34	; 0x22
 80055a4:	6003      	str	r3, [r0, #0]
 80055a6:	4665      	mov	r5, ip
 80055a8:	b942      	cbnz	r2, 80055bc <_strtol_l.isra.0+0xe8>
 80055aa:	4628      	mov	r0, r5
 80055ac:	e79d      	b.n	80054ea <_strtol_l.isra.0+0x16>
 80055ae:	f1b8 0f00 	cmp.w	r8, #0
 80055b2:	d000      	beq.n	80055b6 <_strtol_l.isra.0+0xe2>
 80055b4:	426d      	negs	r5, r5
 80055b6:	2a00      	cmp	r2, #0
 80055b8:	d0f7      	beq.n	80055aa <_strtol_l.isra.0+0xd6>
 80055ba:	b10e      	cbz	r6, 80055c0 <_strtol_l.isra.0+0xec>
 80055bc:	f10e 31ff 	add.w	r1, lr, #4294967295
 80055c0:	6011      	str	r1, [r2, #0]
 80055c2:	e7f2      	b.n	80055aa <_strtol_l.isra.0+0xd6>
 80055c4:	2430      	movs	r4, #48	; 0x30
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d1b3      	bne.n	8005532 <_strtol_l.isra.0+0x5e>
 80055ca:	2308      	movs	r3, #8
 80055cc:	e7b1      	b.n	8005532 <_strtol_l.isra.0+0x5e>
 80055ce:	2c30      	cmp	r4, #48	; 0x30
 80055d0:	d0a4      	beq.n	800551c <_strtol_l.isra.0+0x48>
 80055d2:	230a      	movs	r3, #10
 80055d4:	e7ad      	b.n	8005532 <_strtol_l.isra.0+0x5e>
 80055d6:	bf00      	nop
 80055d8:	08005d93 	.word	0x08005d93

080055dc <_strtol_r>:
 80055dc:	f7ff bf7a 	b.w	80054d4 <_strtol_l.isra.0>

080055e0 <_strtoul_l.isra.0>:
 80055e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80055e4:	4e3b      	ldr	r6, [pc, #236]	; (80056d4 <_strtoul_l.isra.0+0xf4>)
 80055e6:	4686      	mov	lr, r0
 80055e8:	468c      	mov	ip, r1
 80055ea:	4660      	mov	r0, ip
 80055ec:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80055f0:	5da5      	ldrb	r5, [r4, r6]
 80055f2:	f015 0508 	ands.w	r5, r5, #8
 80055f6:	d1f8      	bne.n	80055ea <_strtoul_l.isra.0+0xa>
 80055f8:	2c2d      	cmp	r4, #45	; 0x2d
 80055fa:	d134      	bne.n	8005666 <_strtoul_l.isra.0+0x86>
 80055fc:	f89c 4000 	ldrb.w	r4, [ip]
 8005600:	f04f 0801 	mov.w	r8, #1
 8005604:	f100 0c02 	add.w	ip, r0, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d05e      	beq.n	80056ca <_strtoul_l.isra.0+0xea>
 800560c:	2b10      	cmp	r3, #16
 800560e:	d10c      	bne.n	800562a <_strtoul_l.isra.0+0x4a>
 8005610:	2c30      	cmp	r4, #48	; 0x30
 8005612:	d10a      	bne.n	800562a <_strtoul_l.isra.0+0x4a>
 8005614:	f89c 0000 	ldrb.w	r0, [ip]
 8005618:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800561c:	2858      	cmp	r0, #88	; 0x58
 800561e:	d14f      	bne.n	80056c0 <_strtoul_l.isra.0+0xe0>
 8005620:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8005624:	2310      	movs	r3, #16
 8005626:	f10c 0c02 	add.w	ip, ip, #2
 800562a:	f04f 37ff 	mov.w	r7, #4294967295
 800562e:	2500      	movs	r5, #0
 8005630:	fbb7 f7f3 	udiv	r7, r7, r3
 8005634:	fb03 f907 	mul.w	r9, r3, r7
 8005638:	ea6f 0909 	mvn.w	r9, r9
 800563c:	4628      	mov	r0, r5
 800563e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8005642:	2e09      	cmp	r6, #9
 8005644:	d818      	bhi.n	8005678 <_strtoul_l.isra.0+0x98>
 8005646:	4634      	mov	r4, r6
 8005648:	42a3      	cmp	r3, r4
 800564a:	dd24      	ble.n	8005696 <_strtoul_l.isra.0+0xb6>
 800564c:	2d00      	cmp	r5, #0
 800564e:	db1f      	blt.n	8005690 <_strtoul_l.isra.0+0xb0>
 8005650:	4287      	cmp	r7, r0
 8005652:	d31d      	bcc.n	8005690 <_strtoul_l.isra.0+0xb0>
 8005654:	d101      	bne.n	800565a <_strtoul_l.isra.0+0x7a>
 8005656:	45a1      	cmp	r9, r4
 8005658:	db1a      	blt.n	8005690 <_strtoul_l.isra.0+0xb0>
 800565a:	fb00 4003 	mla	r0, r0, r3, r4
 800565e:	2501      	movs	r5, #1
 8005660:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005664:	e7eb      	b.n	800563e <_strtoul_l.isra.0+0x5e>
 8005666:	2c2b      	cmp	r4, #43	; 0x2b
 8005668:	bf08      	it	eq
 800566a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800566e:	46a8      	mov	r8, r5
 8005670:	bf08      	it	eq
 8005672:	f100 0c02 	addeq.w	ip, r0, #2
 8005676:	e7c7      	b.n	8005608 <_strtoul_l.isra.0+0x28>
 8005678:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800567c:	2e19      	cmp	r6, #25
 800567e:	d801      	bhi.n	8005684 <_strtoul_l.isra.0+0xa4>
 8005680:	3c37      	subs	r4, #55	; 0x37
 8005682:	e7e1      	b.n	8005648 <_strtoul_l.isra.0+0x68>
 8005684:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8005688:	2e19      	cmp	r6, #25
 800568a:	d804      	bhi.n	8005696 <_strtoul_l.isra.0+0xb6>
 800568c:	3c57      	subs	r4, #87	; 0x57
 800568e:	e7db      	b.n	8005648 <_strtoul_l.isra.0+0x68>
 8005690:	f04f 35ff 	mov.w	r5, #4294967295
 8005694:	e7e4      	b.n	8005660 <_strtoul_l.isra.0+0x80>
 8005696:	2d00      	cmp	r5, #0
 8005698:	da07      	bge.n	80056aa <_strtoul_l.isra.0+0xca>
 800569a:	2322      	movs	r3, #34	; 0x22
 800569c:	f8ce 3000 	str.w	r3, [lr]
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	b942      	cbnz	r2, 80056b8 <_strtoul_l.isra.0+0xd8>
 80056a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056aa:	f1b8 0f00 	cmp.w	r8, #0
 80056ae:	d000      	beq.n	80056b2 <_strtoul_l.isra.0+0xd2>
 80056b0:	4240      	negs	r0, r0
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	d0f7      	beq.n	80056a6 <_strtoul_l.isra.0+0xc6>
 80056b6:	b10d      	cbz	r5, 80056bc <_strtoul_l.isra.0+0xdc>
 80056b8:	f10c 31ff 	add.w	r1, ip, #4294967295
 80056bc:	6011      	str	r1, [r2, #0]
 80056be:	e7f2      	b.n	80056a6 <_strtoul_l.isra.0+0xc6>
 80056c0:	2430      	movs	r4, #48	; 0x30
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1b1      	bne.n	800562a <_strtoul_l.isra.0+0x4a>
 80056c6:	2308      	movs	r3, #8
 80056c8:	e7af      	b.n	800562a <_strtoul_l.isra.0+0x4a>
 80056ca:	2c30      	cmp	r4, #48	; 0x30
 80056cc:	d0a2      	beq.n	8005614 <_strtoul_l.isra.0+0x34>
 80056ce:	230a      	movs	r3, #10
 80056d0:	e7ab      	b.n	800562a <_strtoul_l.isra.0+0x4a>
 80056d2:	bf00      	nop
 80056d4:	08005d93 	.word	0x08005d93

080056d8 <_strtoul_r>:
 80056d8:	f7ff bf82 	b.w	80055e0 <_strtoul_l.isra.0>

080056dc <__submore>:
 80056dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056e0:	460c      	mov	r4, r1
 80056e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80056e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056e8:	4299      	cmp	r1, r3
 80056ea:	d11d      	bne.n	8005728 <__submore+0x4c>
 80056ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80056f0:	f000 f8a8 	bl	8005844 <_malloc_r>
 80056f4:	b918      	cbnz	r0, 80056fe <__submore+0x22>
 80056f6:	f04f 30ff 	mov.w	r0, #4294967295
 80056fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005702:	63a3      	str	r3, [r4, #56]	; 0x38
 8005704:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005708:	6360      	str	r0, [r4, #52]	; 0x34
 800570a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800570e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005712:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005716:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800571a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800571e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005722:	6020      	str	r0, [r4, #0]
 8005724:	2000      	movs	r0, #0
 8005726:	e7e8      	b.n	80056fa <__submore+0x1e>
 8005728:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800572a:	0077      	lsls	r7, r6, #1
 800572c:	463a      	mov	r2, r7
 800572e:	f000 f8e3 	bl	80058f8 <_realloc_r>
 8005732:	4605      	mov	r5, r0
 8005734:	2800      	cmp	r0, #0
 8005736:	d0de      	beq.n	80056f6 <__submore+0x1a>
 8005738:	eb00 0806 	add.w	r8, r0, r6
 800573c:	4601      	mov	r1, r0
 800573e:	4632      	mov	r2, r6
 8005740:	4640      	mov	r0, r8
 8005742:	f000 f807 	bl	8005754 <memcpy>
 8005746:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800574a:	f8c4 8000 	str.w	r8, [r4]
 800574e:	e7e9      	b.n	8005724 <__submore+0x48>

08005750 <__retarget_lock_acquire_recursive>:
 8005750:	4770      	bx	lr

08005752 <__retarget_lock_release_recursive>:
 8005752:	4770      	bx	lr

08005754 <memcpy>:
 8005754:	440a      	add	r2, r1
 8005756:	4291      	cmp	r1, r2
 8005758:	f100 33ff 	add.w	r3, r0, #4294967295
 800575c:	d100      	bne.n	8005760 <memcpy+0xc>
 800575e:	4770      	bx	lr
 8005760:	b510      	push	{r4, lr}
 8005762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800576a:	4291      	cmp	r1, r2
 800576c:	d1f9      	bne.n	8005762 <memcpy+0xe>
 800576e:	bd10      	pop	{r4, pc}

08005770 <memmove>:
 8005770:	4288      	cmp	r0, r1
 8005772:	b510      	push	{r4, lr}
 8005774:	eb01 0402 	add.w	r4, r1, r2
 8005778:	d902      	bls.n	8005780 <memmove+0x10>
 800577a:	4284      	cmp	r4, r0
 800577c:	4623      	mov	r3, r4
 800577e:	d807      	bhi.n	8005790 <memmove+0x20>
 8005780:	1e43      	subs	r3, r0, #1
 8005782:	42a1      	cmp	r1, r4
 8005784:	d008      	beq.n	8005798 <memmove+0x28>
 8005786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800578a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800578e:	e7f8      	b.n	8005782 <memmove+0x12>
 8005790:	4402      	add	r2, r0
 8005792:	4601      	mov	r1, r0
 8005794:	428a      	cmp	r2, r1
 8005796:	d100      	bne.n	800579a <memmove+0x2a>
 8005798:	bd10      	pop	{r4, pc}
 800579a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800579e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80057a2:	e7f7      	b.n	8005794 <memmove+0x24>

080057a4 <_free_r>:
 80057a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057a6:	2900      	cmp	r1, #0
 80057a8:	d048      	beq.n	800583c <_free_r+0x98>
 80057aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ae:	9001      	str	r0, [sp, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f1a1 0404 	sub.w	r4, r1, #4
 80057b6:	bfb8      	it	lt
 80057b8:	18e4      	addlt	r4, r4, r3
 80057ba:	f000 f8d3 	bl	8005964 <__malloc_lock>
 80057be:	4a20      	ldr	r2, [pc, #128]	; (8005840 <_free_r+0x9c>)
 80057c0:	9801      	ldr	r0, [sp, #4]
 80057c2:	6813      	ldr	r3, [r2, #0]
 80057c4:	4615      	mov	r5, r2
 80057c6:	b933      	cbnz	r3, 80057d6 <_free_r+0x32>
 80057c8:	6063      	str	r3, [r4, #4]
 80057ca:	6014      	str	r4, [r2, #0]
 80057cc:	b003      	add	sp, #12
 80057ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057d2:	f000 b8cd 	b.w	8005970 <__malloc_unlock>
 80057d6:	42a3      	cmp	r3, r4
 80057d8:	d90b      	bls.n	80057f2 <_free_r+0x4e>
 80057da:	6821      	ldr	r1, [r4, #0]
 80057dc:	1862      	adds	r2, r4, r1
 80057de:	4293      	cmp	r3, r2
 80057e0:	bf04      	itt	eq
 80057e2:	681a      	ldreq	r2, [r3, #0]
 80057e4:	685b      	ldreq	r3, [r3, #4]
 80057e6:	6063      	str	r3, [r4, #4]
 80057e8:	bf04      	itt	eq
 80057ea:	1852      	addeq	r2, r2, r1
 80057ec:	6022      	streq	r2, [r4, #0]
 80057ee:	602c      	str	r4, [r5, #0]
 80057f0:	e7ec      	b.n	80057cc <_free_r+0x28>
 80057f2:	461a      	mov	r2, r3
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	b10b      	cbz	r3, 80057fc <_free_r+0x58>
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	d9fa      	bls.n	80057f2 <_free_r+0x4e>
 80057fc:	6811      	ldr	r1, [r2, #0]
 80057fe:	1855      	adds	r5, r2, r1
 8005800:	42a5      	cmp	r5, r4
 8005802:	d10b      	bne.n	800581c <_free_r+0x78>
 8005804:	6824      	ldr	r4, [r4, #0]
 8005806:	4421      	add	r1, r4
 8005808:	1854      	adds	r4, r2, r1
 800580a:	42a3      	cmp	r3, r4
 800580c:	6011      	str	r1, [r2, #0]
 800580e:	d1dd      	bne.n	80057cc <_free_r+0x28>
 8005810:	681c      	ldr	r4, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	6053      	str	r3, [r2, #4]
 8005816:	4421      	add	r1, r4
 8005818:	6011      	str	r1, [r2, #0]
 800581a:	e7d7      	b.n	80057cc <_free_r+0x28>
 800581c:	d902      	bls.n	8005824 <_free_r+0x80>
 800581e:	230c      	movs	r3, #12
 8005820:	6003      	str	r3, [r0, #0]
 8005822:	e7d3      	b.n	80057cc <_free_r+0x28>
 8005824:	6825      	ldr	r5, [r4, #0]
 8005826:	1961      	adds	r1, r4, r5
 8005828:	428b      	cmp	r3, r1
 800582a:	bf04      	itt	eq
 800582c:	6819      	ldreq	r1, [r3, #0]
 800582e:	685b      	ldreq	r3, [r3, #4]
 8005830:	6063      	str	r3, [r4, #4]
 8005832:	bf04      	itt	eq
 8005834:	1949      	addeq	r1, r1, r5
 8005836:	6021      	streq	r1, [r4, #0]
 8005838:	6054      	str	r4, [r2, #4]
 800583a:	e7c7      	b.n	80057cc <_free_r+0x28>
 800583c:	b003      	add	sp, #12
 800583e:	bd30      	pop	{r4, r5, pc}
 8005840:	20000090 	.word	0x20000090

08005844 <_malloc_r>:
 8005844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005846:	1ccd      	adds	r5, r1, #3
 8005848:	f025 0503 	bic.w	r5, r5, #3
 800584c:	3508      	adds	r5, #8
 800584e:	2d0c      	cmp	r5, #12
 8005850:	bf38      	it	cc
 8005852:	250c      	movcc	r5, #12
 8005854:	2d00      	cmp	r5, #0
 8005856:	4606      	mov	r6, r0
 8005858:	db01      	blt.n	800585e <_malloc_r+0x1a>
 800585a:	42a9      	cmp	r1, r5
 800585c:	d903      	bls.n	8005866 <_malloc_r+0x22>
 800585e:	230c      	movs	r3, #12
 8005860:	6033      	str	r3, [r6, #0]
 8005862:	2000      	movs	r0, #0
 8005864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005866:	f000 f87d 	bl	8005964 <__malloc_lock>
 800586a:	4921      	ldr	r1, [pc, #132]	; (80058f0 <_malloc_r+0xac>)
 800586c:	680a      	ldr	r2, [r1, #0]
 800586e:	4614      	mov	r4, r2
 8005870:	b99c      	cbnz	r4, 800589a <_malloc_r+0x56>
 8005872:	4f20      	ldr	r7, [pc, #128]	; (80058f4 <_malloc_r+0xb0>)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	b923      	cbnz	r3, 8005882 <_malloc_r+0x3e>
 8005878:	4621      	mov	r1, r4
 800587a:	4630      	mov	r0, r6
 800587c:	f000 f862 	bl	8005944 <_sbrk_r>
 8005880:	6038      	str	r0, [r7, #0]
 8005882:	4629      	mov	r1, r5
 8005884:	4630      	mov	r0, r6
 8005886:	f000 f85d 	bl	8005944 <_sbrk_r>
 800588a:	1c43      	adds	r3, r0, #1
 800588c:	d123      	bne.n	80058d6 <_malloc_r+0x92>
 800588e:	230c      	movs	r3, #12
 8005890:	6033      	str	r3, [r6, #0]
 8005892:	4630      	mov	r0, r6
 8005894:	f000 f86c 	bl	8005970 <__malloc_unlock>
 8005898:	e7e3      	b.n	8005862 <_malloc_r+0x1e>
 800589a:	6823      	ldr	r3, [r4, #0]
 800589c:	1b5b      	subs	r3, r3, r5
 800589e:	d417      	bmi.n	80058d0 <_malloc_r+0x8c>
 80058a0:	2b0b      	cmp	r3, #11
 80058a2:	d903      	bls.n	80058ac <_malloc_r+0x68>
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	441c      	add	r4, r3
 80058a8:	6025      	str	r5, [r4, #0]
 80058aa:	e004      	b.n	80058b6 <_malloc_r+0x72>
 80058ac:	6863      	ldr	r3, [r4, #4]
 80058ae:	42a2      	cmp	r2, r4
 80058b0:	bf0c      	ite	eq
 80058b2:	600b      	streq	r3, [r1, #0]
 80058b4:	6053      	strne	r3, [r2, #4]
 80058b6:	4630      	mov	r0, r6
 80058b8:	f000 f85a 	bl	8005970 <__malloc_unlock>
 80058bc:	f104 000b 	add.w	r0, r4, #11
 80058c0:	1d23      	adds	r3, r4, #4
 80058c2:	f020 0007 	bic.w	r0, r0, #7
 80058c6:	1ac2      	subs	r2, r0, r3
 80058c8:	d0cc      	beq.n	8005864 <_malloc_r+0x20>
 80058ca:	1a1b      	subs	r3, r3, r0
 80058cc:	50a3      	str	r3, [r4, r2]
 80058ce:	e7c9      	b.n	8005864 <_malloc_r+0x20>
 80058d0:	4622      	mov	r2, r4
 80058d2:	6864      	ldr	r4, [r4, #4]
 80058d4:	e7cc      	b.n	8005870 <_malloc_r+0x2c>
 80058d6:	1cc4      	adds	r4, r0, #3
 80058d8:	f024 0403 	bic.w	r4, r4, #3
 80058dc:	42a0      	cmp	r0, r4
 80058de:	d0e3      	beq.n	80058a8 <_malloc_r+0x64>
 80058e0:	1a21      	subs	r1, r4, r0
 80058e2:	4630      	mov	r0, r6
 80058e4:	f000 f82e 	bl	8005944 <_sbrk_r>
 80058e8:	3001      	adds	r0, #1
 80058ea:	d1dd      	bne.n	80058a8 <_malloc_r+0x64>
 80058ec:	e7cf      	b.n	800588e <_malloc_r+0x4a>
 80058ee:	bf00      	nop
 80058f0:	20000090 	.word	0x20000090
 80058f4:	20000094 	.word	0x20000094

080058f8 <_realloc_r>:
 80058f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fa:	4607      	mov	r7, r0
 80058fc:	4614      	mov	r4, r2
 80058fe:	460e      	mov	r6, r1
 8005900:	b921      	cbnz	r1, 800590c <_realloc_r+0x14>
 8005902:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005906:	4611      	mov	r1, r2
 8005908:	f7ff bf9c 	b.w	8005844 <_malloc_r>
 800590c:	b922      	cbnz	r2, 8005918 <_realloc_r+0x20>
 800590e:	f7ff ff49 	bl	80057a4 <_free_r>
 8005912:	4625      	mov	r5, r4
 8005914:	4628      	mov	r0, r5
 8005916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005918:	f000 f830 	bl	800597c <_malloc_usable_size_r>
 800591c:	42a0      	cmp	r0, r4
 800591e:	d20f      	bcs.n	8005940 <_realloc_r+0x48>
 8005920:	4621      	mov	r1, r4
 8005922:	4638      	mov	r0, r7
 8005924:	f7ff ff8e 	bl	8005844 <_malloc_r>
 8005928:	4605      	mov	r5, r0
 800592a:	2800      	cmp	r0, #0
 800592c:	d0f2      	beq.n	8005914 <_realloc_r+0x1c>
 800592e:	4631      	mov	r1, r6
 8005930:	4622      	mov	r2, r4
 8005932:	f7ff ff0f 	bl	8005754 <memcpy>
 8005936:	4631      	mov	r1, r6
 8005938:	4638      	mov	r0, r7
 800593a:	f7ff ff33 	bl	80057a4 <_free_r>
 800593e:	e7e9      	b.n	8005914 <_realloc_r+0x1c>
 8005940:	4635      	mov	r5, r6
 8005942:	e7e7      	b.n	8005914 <_realloc_r+0x1c>

08005944 <_sbrk_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4d06      	ldr	r5, [pc, #24]	; (8005960 <_sbrk_r+0x1c>)
 8005948:	2300      	movs	r3, #0
 800594a:	4604      	mov	r4, r0
 800594c:	4608      	mov	r0, r1
 800594e:	602b      	str	r3, [r5, #0]
 8005950:	f7fb fc32 	bl	80011b8 <_sbrk>
 8005954:	1c43      	adds	r3, r0, #1
 8005956:	d102      	bne.n	800595e <_sbrk_r+0x1a>
 8005958:	682b      	ldr	r3, [r5, #0]
 800595a:	b103      	cbz	r3, 800595e <_sbrk_r+0x1a>
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	bd38      	pop	{r3, r4, r5, pc}
 8005960:	20010230 	.word	0x20010230

08005964 <__malloc_lock>:
 8005964:	4801      	ldr	r0, [pc, #4]	; (800596c <__malloc_lock+0x8>)
 8005966:	f7ff bef3 	b.w	8005750 <__retarget_lock_acquire_recursive>
 800596a:	bf00      	nop
 800596c:	20010238 	.word	0x20010238

08005970 <__malloc_unlock>:
 8005970:	4801      	ldr	r0, [pc, #4]	; (8005978 <__malloc_unlock+0x8>)
 8005972:	f7ff beee 	b.w	8005752 <__retarget_lock_release_recursive>
 8005976:	bf00      	nop
 8005978:	20010238 	.word	0x20010238

0800597c <_malloc_usable_size_r>:
 800597c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005980:	1f18      	subs	r0, r3, #4
 8005982:	2b00      	cmp	r3, #0
 8005984:	bfbc      	itt	lt
 8005986:	580b      	ldrlt	r3, [r1, r0]
 8005988:	18c0      	addlt	r0, r0, r3
 800598a:	4770      	bx	lr

0800598c <_init>:
 800598c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800598e:	bf00      	nop
 8005990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005992:	bc08      	pop	{r3}
 8005994:	469e      	mov	lr, r3
 8005996:	4770      	bx	lr

08005998 <_fini>:
 8005998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800599a:	bf00      	nop
 800599c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800599e:	bc08      	pop	{r3}
 80059a0:	469e      	mov	lr, r3
 80059a2:	4770      	bx	lr
