read_verilog ../top.v
synth
eval -set addr 24
abc
tee -a result.log eval -set addr 24

