
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: detector_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: phase_map_out[1] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
                      0.007066    0.003080    2.003080 v detector_in[0] (in)
     1    0.002010                                       detector_in[0] (net)
                      0.007066    0.000000    2.003080 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                      0.020022    0.063889    2.066968 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.001399                                       net1 (net)
                      0.020022    0.000000    2.066968 v _4_/A (sky130_fd_sc_hd__or2_1)
                      0.044645    0.205071    2.272039 v _4_/X (sky130_fd_sc_hd__or2_1)
     1    0.002010                                       _1_ (net)
                      0.044645    0.000000    2.272039 v _5_/A (sky130_fd_sc_hd__clkbuf_1)
                      0.021371    0.080862    2.352901 v _5_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.001647                                       net4 (net)
                      0.021371    0.000000    2.352901 v output4/A (sky130_fd_sc_hd__buf_2)
                      0.087347    0.168949    2.521850 v output4/X (sky130_fd_sc_hd__buf_2)
     1    0.033442                                       phase_map_out[1] (net)
                      0.087347    0.000000    2.521850 v phase_map_out[1] (out)
                                              2.521850   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.521850   data arrival time
---------------------------------------------------------------------------------------------
                                              5.228150   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 10 unannotated drivers.
 detector_in[0]
 detector_in[1]
 _2_/X
 _3_/X
 _4_/X
 _5_/X
 input1/X
 input2/X
 output3/X
 output4/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
