$date
	Sun Oct 23 06:02:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#950805
b10101 !
1"
#950806
b10101 &
b10101 %
1$
#950807
0"
#950810
b1000000 &
b1000000 %
#950814
b100000 &
b100000 %
#950818
b10000 &
b10000 %
#950822
b1000 &
b1000 %
#950826
b100 &
b100 %
#950830
b10 &
b10 %
#950834
b1 &
b1 %
1#
#950838
b0 &
0#
b0 %
0$
#1919472
b10000 !
1"
#1919474
b10000 &
b10000 %
1$
#1919475
0"
#1919478
b1000 &
b1000 %
#1919482
b100 &
b100 %
#1919486
b10 &
b10 %
#1919490
b1 &
b1 %
1#
#1919494
b0 &
0#
b0 %
0$
#2922101
b11010 !
1"
#2922102
b11010 &
b11010 %
1$
#2922103
0"
#2922106
b1101 &
b1101 %
#2922110
b101000 &
b101000 %
#2922114
b10100 &
b10100 %
#2922118
b1010 &
b1010 %
#2922122
b101 &
b101 %
#2922126
b10000 &
b10000 %
#2922130
b1000 &
b1000 %
#2922134
b100 &
b100 %
#2922138
b10 &
b10 %
#2922142
b1 &
1#
b1 %
#2922146
b0 &
b0 %
0#
0$
#4500012
