Classic Timing Analyzer report for part1
Wed Oct 18 21:55:28 2017
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.114 ns                                       ; rright                  ; circuit1:c1|D_FF:dff1|Q ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.674 ns                                       ; circuit1:c1|D_FF:dff1|Q ; qout[7]                 ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.928 ns                                       ; datain[3]               ; circuit1:c5|D_FF:dff1|Q ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c2|D_FF:dff1|Q ; circuit1:c1|D_FF:dff1|Q ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c2|D_FF:dff1|Q ; circuit1:c1|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c6|D_FF:dff1|Q ; circuit1:c7|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c4|D_FF:dff1|Q ; circuit1:c5|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c1|D_FF:dff1|Q ; circuit1:c2|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c4|D_FF:dff1|Q ; circuit1:c3|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c3|D_FF:dff1|Q ; circuit1:c4|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c1|D_FF:dff1|Q ; circuit1:c8|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c7|D_FF:dff1|Q ; circuit1:c6|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c6|D_FF:dff1|Q ; circuit1:c5|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c2|D_FF:dff1|Q ; circuit1:c3|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c5|D_FF:dff1|Q ; circuit1:c6|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c5|D_FF:dff1|Q ; circuit1:c4|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c3|D_FF:dff1|Q ; circuit1:c2|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c7|D_FF:dff1|Q ; circuit1:c8|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c8|D_FF:dff1|Q ; circuit1:c7|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; circuit1:c8|D_FF:dff1|Q ; circuit1:c1|D_FF:dff1|Q ; clk        ; clk      ; None                        ; None                      ; 0.547 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+-----------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                      ; To Clock ;
+-------+--------------+------------+-----------+-------------------------+----------+
; N/A   ; None         ; 1.114 ns   ; rright    ; circuit1:c1|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.674 ns   ; rright    ; circuit1:c2|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.674 ns   ; rright    ; circuit1:c5|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.672 ns   ; rright    ; circuit1:c7|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.664 ns   ; rright    ; circuit1:c4|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.651 ns   ; rright    ; circuit1:c3|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.641 ns   ; rright    ; circuit1:c8|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.640 ns   ; rright    ; circuit1:c6|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c8|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c1|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c7|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c2|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c6|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c3|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c5|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.616 ns   ; ploadn    ; circuit1:c4|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; 0.062 ns   ; datain[7] ; circuit1:c1|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.205 ns  ; datain[0] ; circuit1:c8|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.322 ns  ; datain[6] ; circuit1:c2|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.434 ns  ; datain[5] ; circuit1:c3|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.587 ns  ; datain[4] ; circuit1:c4|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.635 ns  ; datain[1] ; circuit1:c7|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.691 ns  ; datain[2] ; circuit1:c6|D_FF:dff1|Q ; clk      ;
; N/A   ; None         ; -0.698 ns  ; datain[3] ; circuit1:c5|D_FF:dff1|Q ; clk      ;
+-------+--------------+------------+-----------+-------------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To      ; From Clock ;
+-------+--------------+------------+-------------------------+---------+------------+
; N/A   ; None         ; 7.674 ns   ; circuit1:c1|D_FF:dff1|Q ; qout[7] ; clk        ;
; N/A   ; None         ; 7.671 ns   ; circuit1:c2|D_FF:dff1|Q ; qout[6] ; clk        ;
; N/A   ; None         ; 7.646 ns   ; circuit1:c6|D_FF:dff1|Q ; qout[2] ; clk        ;
; N/A   ; None         ; 7.467 ns   ; circuit1:c7|D_FF:dff1|Q ; qout[1] ; clk        ;
; N/A   ; None         ; 7.463 ns   ; circuit1:c8|D_FF:dff1|Q ; qout[0] ; clk        ;
; N/A   ; None         ; 7.457 ns   ; circuit1:c3|D_FF:dff1|Q ; qout[5] ; clk        ;
; N/A   ; None         ; 7.455 ns   ; circuit1:c4|D_FF:dff1|Q ; qout[4] ; clk        ;
; N/A   ; None         ; 7.439 ns   ; circuit1:c5|D_FF:dff1|Q ; qout[3] ; clk        ;
+-------+--------------+------------+-------------------------+---------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+-----------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                      ; To Clock ;
+---------------+-------------+-----------+-----------+-------------------------+----------+
; N/A           ; None        ; 0.928 ns  ; datain[3] ; circuit1:c5|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.921 ns  ; datain[2] ; circuit1:c6|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.865 ns  ; datain[1] ; circuit1:c7|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.817 ns  ; datain[4] ; circuit1:c4|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.664 ns  ; datain[5] ; circuit1:c3|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.552 ns  ; datain[6] ; circuit1:c2|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.435 ns  ; datain[0] ; circuit1:c8|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; 0.168 ns  ; datain[7] ; circuit1:c1|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c8|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c1|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c7|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c2|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c6|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c3|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c5|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.386 ns ; ploadn    ; circuit1:c4|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.410 ns ; rright    ; circuit1:c6|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.411 ns ; rright    ; circuit1:c8|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.421 ns ; rright    ; circuit1:c3|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.434 ns ; rright    ; circuit1:c4|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.442 ns ; rright    ; circuit1:c7|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.444 ns ; rright    ; circuit1:c2|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.444 ns ; rright    ; circuit1:c5|D_FF:dff1|Q ; clk      ;
; N/A           ; None        ; -0.884 ns ; rright    ; circuit1:c1|D_FF:dff1|Q ; clk      ;
+---------------+-------------+-----------+-----------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 18 21:55:27 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "circuit1:c2|D_FF:dff1|Q" and destination register "circuit1:c1|D_FF:dff1|Q"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.856 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y4_N21; Fanout = 3; REG Node = 'circuit1:c2|D_FF:dff1|Q'
            Info: 2: + IC(0.334 ns) + CELL(0.438 ns) = 0.772 ns; Loc. = LCCOMB_X63_Y4_N14; Fanout = 1; COMB Node = 'circuit1:c1|D_FF:dff1|Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.856 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1|D_FF:dff1|Q'
            Info: Total cell delay = 0.522 ns ( 60.98 % )
            Info: Total interconnect delay = 0.334 ns ( 39.02 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'
                Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1|D_FF:dff1|Q'
                Info: Total cell delay = 1.399 ns ( 38.06 % )
                Info: Total interconnect delay = 2.277 ns ( 61.94 % )
            Info: - Longest clock path from clock "clk" to source register is 3.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'
                Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N21; Fanout = 3; REG Node = 'circuit1:c2|D_FF:dff1|Q'
                Info: Total cell delay = 1.399 ns ( 38.06 % )
                Info: Total interconnect delay = 2.277 ns ( 61.94 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "circuit1:c1|D_FF:dff1|Q" (data pin = "rright", clock pin = "clk") is 1.114 ns
    Info: + Longest pin to register delay is 4.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 8; PIN Node = 'rright'
        Info: 2: + IC(3.350 ns) + CELL(0.393 ns) = 4.742 ns; Loc. = LCCOMB_X63_Y4_N14; Fanout = 1; COMB Node = 'circuit1:c1|D_FF:dff1|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.826 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1|D_FF:dff1|Q'
        Info: Total cell delay = 1.476 ns ( 30.58 % )
        Info: Total interconnect delay = 3.350 ns ( 69.42 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1|D_FF:dff1|Q'
        Info: Total cell delay = 1.399 ns ( 38.06 % )
        Info: Total interconnect delay = 2.277 ns ( 61.94 % )
Info: tco from clock "clk" to destination pin "qout[7]" through register "circuit1:c1|D_FF:dff1|Q" is 7.674 ns
    Info: + Longest clock path from clock "clk" to source register is 3.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1|D_FF:dff1|Q'
        Info: Total cell delay = 1.399 ns ( 38.06 % )
        Info: Total interconnect delay = 2.277 ns ( 61.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y4_N15; Fanout = 3; REG Node = 'circuit1:c1|D_FF:dff1|Q'
        Info: 2: + IC(0.950 ns) + CELL(2.798 ns) = 3.748 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'qout[7]'
        Info: Total cell delay = 2.798 ns ( 74.65 % )
        Info: Total interconnect delay = 0.950 ns ( 25.35 % )
Info: th for register "circuit1:c5|D_FF:dff1|Q" (data pin = "datain[3]", clock pin = "clk") is 0.928 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(2.277 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X63_Y4_N23; Fanout = 3; REG Node = 'circuit1:c5|D_FF:dff1|Q'
        Info: Total cell delay = 1.399 ns ( 38.06 % )
        Info: Total interconnect delay = 2.277 ns ( 61.94 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'datain[3]'
        Info: 2: + IC(1.649 ns) + CELL(0.366 ns) = 3.014 ns; Loc. = LCFF_X63_Y4_N23; Fanout = 3; REG Node = 'circuit1:c5|D_FF:dff1|Q'
        Info: Total cell delay = 1.365 ns ( 45.29 % )
        Info: Total interconnect delay = 1.649 ns ( 54.71 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Wed Oct 18 21:55:28 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


