#! /opt/local/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb76141f490 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fb761455700_0 .var "Clk", 0 0;
v0x7fb761451870_0 .var "Start", 0 0;
v0x7fb7614558c0_0 .var/i "counter", 31 0;
v0x7fb761455940_0 .var/i "flush", 31 0;
v0x7fb7614559c0_0 .var/i "i", 31 0;
v0x7fb761455a70_0 .var/i "outfile", 31 0;
v0x7fb761455af0_0 .var/i "stall", 31 0;
S_0x7fb76142cfd0 .scope module, "CPU" "CPU" 2 12, 3 1, S_0x7fb76141f490;
 .timescale 0 0;
v0x7fb761455540_0 .net "clk_i", 0 0, v0x7fb761455700_0; 1 drivers
v0x7fb7614555c0_0 .net "instruction", 31 0, L_0x7fb761456050; 1 drivers
v0x7fb761455680_0 .net "start_i", 0 0, v0x7fb761451870_0; 1 drivers
L_0x7fb7614561d0 .part L_0x7fb761456050, 0, 26;
L_0x7fb761456370 .part L_0x7fb761456050, 26, 6;
L_0x7fb761456400 .part L_0x7fb761456050, 21, 5;
L_0x7fb761456490 .part L_0x7fb761456050, 16, 5;
L_0x7fb761456610 .part L_0x7fb761456050, 26, 6;
L_0x7fb7614569b0 .part L_0x7fb761456050, 0, 16;
L_0x7fb761456d80 .part L_0x7fb761456050, 21, 5;
L_0x7fb761456e90 .part L_0x7fb761456050, 16, 5;
L_0x7fb761456f60 .part L_0x7fb761456050, 21, 5;
L_0x7fb761457040 .part L_0x7fb761456050, 16, 5;
L_0x7fb7614570d0 .part L_0x7fb761456050, 16, 5;
L_0x7fb7614571c0 .part L_0x7fb761456050, 11, 5;
L_0x7fb761457250 .part L_0x7fb761456050, 0, 6;
S_0x7fb761455260 .scope module, "Add_PC" "Adder" 3 10, 4 2, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761455340_0 .net "data1_i", 31 0, v0x7fb7614550a0_0; 1 drivers
v0x7fb761455400_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x7fb761455480_0 .net "data_o", 31 0, L_0x7fb761455bb0; 1 drivers
L_0x7fb761455bb0 .arith/sum 32, v0x7fb7614550a0_0, C4<00000000000000000000000000000100>;
S_0x7fb761454ea0 .scope module, "PC" "PC" 3 17, 5 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761454f80_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
v0x7fb761455000_0 .net "pc_i", 31 0, v0x7fb7614541a0_0; 1 drivers
v0x7fb7614550a0_0 .var "pc_o", 31 0;
v0x7fb761455140_0 .net "stall_i", 0 0, v0x7fb761453540_0; 1 drivers
v0x7fb7614551e0_0 .alias "start_i", 0 0, v0x7fb761455680_0;
S_0x7fb7614549d0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 26, 6 2, S_0x7fb76142cfd0;
 .timescale 0 0;
L_0x7fb761456050 .functor BUFZ 32, L_0x7fb761455ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb761454ab0_0 .net *"_s0", 31 0, L_0x7fb761455ce0; 1 drivers
v0x7fb761454b30_0 .net *"_s2", 31 0, L_0x7fb761455ee0; 1 drivers
v0x7fb761454bb0_0 .net *"_s4", 29 0, L_0x7fb761455d90; 1 drivers
v0x7fb761454c30_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x7fb761454cb0_0 .alias "addr_i", 31 0, v0x7fb761455340_0;
v0x7fb761454d60_0 .alias "instr_o", 31 0, v0x7fb7614555c0_0;
v0x7fb761454de0 .array "memory", 255 0, 31 0;
L_0x7fb761455ce0 .array/port v0x7fb761454de0, L_0x7fb761455ee0;
L_0x7fb761455d90 .part v0x7fb7614550a0_0, 2, 30;
L_0x7fb761455ee0 .concat [ 30 2 0 0], L_0x7fb761455d90, C4<00>;
S_0x7fb7614546d0 .scope module, "Brench_AND" "AND" 3 31, 7 2, S_0x7fb76142cfd0;
 .timescale 0 0;
L_0x7fb7614560f0 .functor AND 1, v0x7fb761451100_0, v0x7fb761452930_0, C4<1>, C4<1>;
v0x7fb7614547b0_0 .net "data1_i", 0 0, v0x7fb761451100_0; 1 drivers
v0x7fb761454850_0 .net "data2_i", 0 0, v0x7fb761452930_0; 1 drivers
v0x7fb7614548f0_0 .net "data_o", 0 0, L_0x7fb7614560f0; 1 drivers
S_0x7fb761454300 .scope module, "Brench_MUX" "MUX32" 3 37, 8 3, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761454420_0 .net "data1_i", 31 0, L_0x7fb7614567d0; 1 drivers
v0x7fb7614544d0_0 .alias "data2_i", 31 0, v0x7fb761455480_0;
v0x7fb761454570_0 .var "data_o", 31 0;
v0x7fb761454630_0 .alias "select_i", 0 0, v0x7fb7614548f0_0;
E_0x7fb7614543e0 .event edge, v0x7fb761453bc0_0, v0x7fb761451ff0_0, v0x7fb761453a80_0;
L_0x7fb7614562e0 .part v0x7fb761454570_0, 28, 4;
S_0x7fb761453f80 .scope module, "Jump_MUX" "MUX32" 3 44, 8 3, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761454080_0 .net "data1_i", 31 0, v0x7fb761453740_0; 1 drivers
v0x7fb761454120_0 .net "data2_i", 31 0, v0x7fb761454570_0; 1 drivers
v0x7fb7614541a0_0 .var "data_o", 31 0;
v0x7fb761454240_0 .net "select_i", 0 0, v0x7fb761452a20_0; 1 drivers
E_0x7fb761453d70 .event edge, v0x7fb761452a20_0, v0x7fb761453740_0, v0x7fb761454120_0;
S_0x7fb761453870 .scope module, "IF_ID" "IF_ID" 3 51, 9 9, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761453950_0 .net "Hazard_stall_i", 0 0, v0x7fb761453400_0; 1 drivers
v0x7fb761453a00_0 .var "addedPC", 31 0;
v0x7fb761453a80_0 .alias "addedPC_i", 31 0, v0x7fb761455480_0;
v0x7fb761453b20_0 .var "addedPC_o", 31 0;
v0x7fb761453bc0_0 .alias "brench_i", 0 0, v0x7fb7614548f0_0;
v0x7fb761453c70_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
v0x7fb761453cf0_0 .var "inst", 31 0;
v0x7fb761453db0_0 .alias "inst_i", 31 0, v0x7fb7614555c0_0;
v0x7fb761453e30_0 .var "inst_o", 31 0;
v0x7fb761453f00_0 .alias "jump_i", 0 0, v0x7fb761454240_0;
S_0x7fb7614535c0 .scope module, "JumpAddr" "Shift_Left2_Concat" 3 62, 10 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb7614536a0_0 .net "inst_i", 25 0, L_0x7fb7614561d0; 1 drivers
v0x7fb761453740_0 .var "jumpAddr_o", 31 0;
v0x7fb7614537d0_0 .net "jumpPC_i", 3 0, L_0x7fb7614562e0; 1 drivers
E_0x7fb7614533d0 .event edge, v0x7fb7614537d0_0, v0x7fb7614536a0_0;
S_0x7fb761452fe0 .scope module, "HD" "Hazard_Detection_Unit" 3 68, 11 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb7614530f0_0 .net "IDEX_MemRead_i", 0 0, L_0x7fb761456520; 1 drivers
v0x7fb761453170_0 .net "IDEX_RtAddr_i", 4 0, v0x7fb761450ae0_0; 1 drivers
v0x7fb761453230_0 .var "IDEX_stall_o", 0 0;
v0x7fb7614532d0_0 .net "IFID_RsAddr_i", 4 0, L_0x7fb761456400; 1 drivers
v0x7fb761453350_0 .net "IFID_RtAddr_i", 4 0, L_0x7fb761456490; 1 drivers
v0x7fb761453400_0 .var "IFID_stall_o", 0 0;
v0x7fb761453480_0 .net "Op_i", 5 0, L_0x7fb761456370; 1 drivers
v0x7fb761453540_0 .var "PC_stall_o", 0 0;
E_0x7fb761452e50/0 .event edge, v0x7fb7614530f0_0, v0x7fb761453480_0, v0x7fb7614532d0_0, v0x7fb76144eac0_0;
E_0x7fb761452e50/1 .event edge, v0x7fb761453350_0;
E_0x7fb761452e50 .event/or E_0x7fb761452e50/0, E_0x7fb761452e50/1;
S_0x7fb761452aa0 .scope module, "Flush_MUX" "Flush_MUX" 3 79, 12 3, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761452b80_0 .net "EX_i", 3 0, v0x7fb7614522c0_0; 1 drivers
v0x7fb761452c30_0 .var "EX_o", 2 0;
v0x7fb761452cb0_0 .net "MEM_i", 1 0, v0x7fb7614523f0_0; 1 drivers
v0x7fb761452d30_0 .var "MEM_o", 1 0;
v0x7fb761452dd0_0 .net "WB_i", 1 0, v0x7fb7614528b0_0; 1 drivers
v0x7fb761452e80_0 .var "WB_o", 1 0;
v0x7fb761452f20_0 .net "flush_i", 0 0, v0x7fb761453230_0; 1 drivers
E_0x7fb761452700 .event edge, v0x7fb761452f20_0, v0x7fb7614528b0_0, v0x7fb7614522c0_0, v0x7fb7614523f0_0;
S_0x7fb761452070 .scope module, "Control" "Control" 3 89, 13 2, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761452190_0 .var "ALUOp", 2 0;
v0x7fb761452230_0 .var "ALUSrc", 0 0;
v0x7fb7614522c0_0 .var "EX_o", 3 0;
v0x7fb761452360_0 .var "FlushMUX_o", 0 0;
v0x7fb7614523f0_0 .var "MEM_o", 1 0;
v0x7fb7614524b0_0 .var "MemRead", 0 0;
v0x7fb761452540_0 .var "MemWrite", 0 0;
v0x7fb761452600_0 .var "MemtoReg", 0 0;
v0x7fb761452680_0 .net "Op_i", 5 0, L_0x7fb761456610; 1 drivers
v0x7fb761452750_0 .var "RegDst", 0 0;
v0x7fb7614527d0_0 .var "RegWrite", 0 0;
v0x7fb7614528b0_0 .var "WB_o", 1 0;
v0x7fb761452930_0 .var "brenchCtrl_o", 0 0;
v0x7fb761452a20_0 .var "jumpCtrl_o", 0 0;
E_0x7fb761452150 .event edge, v0x7fb761452680_0;
L_0x7fb761456710 .part v0x7fb7614522c0_0, 0, 2;
S_0x7fb761451e10 .scope module, "Add_Jump" "Adder" 3 99, 4 2, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761451ef0_0 .net "data1_i", 31 0, v0x7fb761451d90_0; 1 drivers
v0x7fb761451f70_0 .net "data2_i", 31 0, v0x7fb761453b20_0; 1 drivers
v0x7fb761451ff0_0 .alias "data_o", 31 0, v0x7fb761454420_0;
L_0x7fb7614567d0 .arith/sum 32, v0x7fb761451d90_0, v0x7fb761453b20_0;
S_0x7fb761451c30 .scope module, "brenchx4" "Shift_Left2" 3 105, 14 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761451d10_0 .net "data_i", 31 0, L_0x7fb7614568a0; 1 drivers
v0x7fb761451d90_0 .var "data_o", 31 0;
E_0x7fb761451620 .event edge, v0x7fb761450a50_0;
S_0x7fb7614519d0 .scope module, "Signed_Extend" "Signed_Extend" 3 110, 15 2, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761451ab0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7fb761451b30_0 .net "data_i", 15 0, L_0x7fb7614569b0; 1 drivers
v0x7fb761451bb0_0 .alias "data_o", 31 0, v0x7fb761451d10_0;
L_0x7fb7614568a0 .concat [ 16 16 0 0], L_0x7fb7614569b0, C4<0000000000000000>;
S_0x7fb761451180 .scope module, "Registers" "Registers" 3 115, 16 2, S_0x7fb76142cfd0;
 .timescale 0 0;
L_0x7fb761456b10 .functor BUFZ 32, L_0x7fb761456a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb761456ca0 .functor BUFZ 32, L_0x7fb761456bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb761451260_0 .net "RDaddr_i", 4 0, v0x7fb76144c970_0; 1 drivers
v0x7fb761451320_0 .net "RDdata_i", 31 0, v0x7fb76144c100_0; 1 drivers
v0x7fb7614513a0_0 .net "RSaddr_i", 4 0, L_0x7fb761456d80; 1 drivers
v0x7fb761451420_0 .net "RSdata_o", 31 0, L_0x7fb761456b10; 1 drivers
v0x7fb7614514a0_0 .net "RTaddr_i", 4 0, L_0x7fb761456e90; 1 drivers
v0x7fb761451520_0 .net "RTdata_o", 31 0, L_0x7fb761456ca0; 1 drivers
v0x7fb7614515a0_0 .net "RegWrite_i", 0 0, v0x7fb76144c9f0_0; 1 drivers
v0x7fb7614516a0_0 .net *"_s0", 31 0, L_0x7fb761456a80; 1 drivers
v0x7fb761451720_0 .net *"_s4", 31 0, L_0x7fb761456bf0; 1 drivers
v0x7fb7614517f0_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
v0x7fb7614518f0 .array "register", 31 0, 31 0;
L_0x7fb761456a80 .array/port v0x7fb7614518f0, L_0x7fb761456d80;
L_0x7fb761456bf0 .array/port v0x7fb7614518f0, L_0x7fb761456e90;
S_0x7fb761450d40 .scope module, "Equal" "Equal" 3 126, 17 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761450e20_0 .alias "data1_i", 31 0, v0x7fb761451420_0;
v0x7fb761450ea0_0 .alias "data2_i", 31 0, v0x7fb761451520_0;
v0x7fb761451100_0 .var "data_o", 0 0;
E_0x7fb761450c00 .event edge, v0x7fb76144f200_0, v0x7fb76144f660_0;
S_0x7fb76144f9c0 .scope module, "ID_EX" "ID_EX" 3 132, 18 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144faa0_0 .var "ALU_OP_o", 1 0;
v0x7fb76144fb20_0 .var "ALU_Src_o", 0 0;
v0x7fb76144fbc0_0 .var "EX", 3 0;
v0x7fb76144fc60_0 .net "EX_i", 2 0, v0x7fb761452c30_0; 1 drivers
v0x7fb76144fce0_0 .var "MEM", 1 0;
v0x7fb76144fd90_0 .net "MEM_i", 1 0, v0x7fb761452d30_0; 1 drivers
v0x7fb76144fe10_0 .var "MEM_o", 1 0;
v0x7fb76144fed0_0 .var "RdAddr_WB", 4 0;
v0x7fb76144ff50_0 .net "RdAddr_WB_i", 4 0, L_0x7fb7614571c0; 1 drivers
v0x7fb761450020_0 .var "RdAddr_WB_o", 4 0;
v0x7fb7614500a0_0 .var "Reg_Dst_o", 0 0;
v0x7fb761450180_0 .var "Reg_data1", 31 0;
v0x7fb761450200_0 .alias "Reg_data1_i", 31 0, v0x7fb761451420_0;
v0x7fb7614502f0_0 .var "Reg_data1_o", 31 0;
v0x7fb761450370_0 .var "Reg_data2", 31 0;
v0x7fb761450470_0 .alias "Reg_data2_i", 31 0, v0x7fb761451520_0;
v0x7fb7614504f0_0 .var "Reg_data2_o", 31 0;
v0x7fb7614503f0_0 .var "RsAddr_FW", 4 0;
v0x7fb761450600_0 .net "RsAddr_FW_i", 4 0, L_0x7fb761456f60; 1 drivers
v0x7fb761450720_0 .var "RsAddr_FW_o", 4 0;
v0x7fb761450570_0 .var "RtAddr_FW", 4 0;
v0x7fb761450850_0 .net "RtAddr_FW_i", 4 0, L_0x7fb761457040; 1 drivers
v0x7fb7614508d0_0 .var "RtAddr_FW_o", 4 0;
v0x7fb761450680_0 .var "RtAddr_WB", 4 0;
v0x7fb7614507a0_0 .net "RtAddr_WB_i", 4 0, L_0x7fb7614570d0; 1 drivers
v0x7fb761450ae0_0 .var "RtAddr_WB_o", 4 0;
v0x7fb761450950_0 .var "WB", 1 0;
v0x7fb761450c40_0 .net "WB_i", 1 0, v0x7fb761452e80_0; 1 drivers
v0x7fb761450cc0_0 .var "WB_o", 1 0;
v0x7fb761450b60_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
v0x7fb7614509d0_0 .var "immd", 31 0;
v0x7fb761450a50_0 .alias "immd_i", 31 0, v0x7fb761451d10_0;
v0x7fb761450f30_0 .var "immd_o", 31 0;
L_0x7fb761456520 .part v0x7fb76144fe10_0, 0, 1;
S_0x7fb76144f550 .scope module, "MUX6" "ForwardMUX" 3 158, 19 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144f660_0 .alias "data0_i", 31 0, v0x7fb761451420_0;
v0x7fb76144f6e0_0 .alias "data1_i", 31 0, v0x7fb761451320_0;
v0x7fb76144f7a0_0 .net "data2_i", 31 0, v0x7fb76144d340_0; 1 drivers
v0x7fb76144f8a0_0 .var "data_o", 31 0;
v0x7fb76144f940_0 .net "select_i", 1 0, v0x7fb76144e130_0; 1 drivers
E_0x7fb76144f630 .event edge, v0x7fb76144e130_0, v0x7fb76144f660_0, v0x7fb76144c100_0, v0x7fb76144c440_0;
S_0x7fb76144f0d0 .scope module, "MUX7" "ForwardMUX" 3 166, 19 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144f200_0 .alias "data0_i", 31 0, v0x7fb761451520_0;
v0x7fb76144f2a0_0 .alias "data1_i", 31 0, v0x7fb761451320_0;
v0x7fb76144f340_0 .alias "data2_i", 31 0, v0x7fb76144f7a0_0;
v0x7fb76144f3e0_0 .var "data_o", 31 0;
v0x7fb76144f4a0_0 .net "select_i", 1 0, v0x7fb76144e1f0_0; 1 drivers
E_0x7fb76144f1b0 .event edge, v0x7fb76144e1f0_0, v0x7fb76144f200_0, v0x7fb76144c100_0, v0x7fb76144c440_0;
S_0x7fb76144ed30 .scope module, "MUX_ALUSrc" "MUX32" 3 174, 8 3, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144ee60_0 .net "data1_i", 31 0, v0x7fb76144f3e0_0; 1 drivers
v0x7fb76144ef10_0 .net "data2_i", 31 0, v0x7fb761450f30_0; 1 drivers
v0x7fb76144ef90_0 .var "data_o", 31 0;
v0x7fb76144f050_0 .net "select_i", 0 0, v0x7fb76144fb20_0; 1 drivers
E_0x7fb76144ee10 .event edge, v0x7fb76144f050_0, v0x7fb76144d670_0, v0x7fb76144ef10_0;
S_0x7fb76144e990 .scope module, "MUX_RegDst" "MUX5" 3 181, 20 3, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144eac0_0 .alias "data1_i", 4 0, v0x7fb761453170_0;
v0x7fb76144eb60_0 .net "data2_i", 4 0, v0x7fb761450020_0; 1 drivers
v0x7fb76144ebf0_0 .var "data_o", 4 0;
v0x7fb76144ecb0_0 .net "select_i", 0 0, v0x7fb7614500a0_0; 1 drivers
E_0x7fb76144ea70 .event edge, v0x7fb76144ecb0_0, v0x7fb76144eac0_0, v0x7fb76144eb60_0;
S_0x7fb76144e540 .scope module, "ALU" "ALU" 3 188, 21 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144e680_0 .net "ALUCtrl_i", 2 0, v0x7fb76144e370_0; 1 drivers
v0x7fb76144e730_0 .net "Zero_o", 0 0, C4<z>; 0 drivers
v0x7fb76144e7b0_0 .net "data1_i", 31 0, v0x7fb76144f8a0_0; 1 drivers
v0x7fb76144e850_0 .net "data2_i", 31 0, v0x7fb76144ef90_0; 1 drivers
v0x7fb76144e8e0_0 .var "data_o", 31 0;
E_0x7fb76144e620 .event edge, v0x7fb76144e370_0, v0x7fb76144e7b0_0, v0x7fb76144e850_0;
S_0x7fb76144e270 .scope module, "ALU_Control" "ALU_Control" 3 196, 22 2, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144e370_0 .var "ALUCtrl_o", 2 0;
v0x7fb76144e410_0 .net "ALUOp_i", 1 0, L_0x7fb761456710; 1 drivers
v0x7fb76144e4a0_0 .net "funct_i", 5 0, L_0x7fb761457250; 1 drivers
E_0x7fb76144e080 .event edge, v0x7fb76144e410_0, v0x7fb76144e4a0_0;
S_0x7fb76144dda0 .scope module, "Forward_Unit" "Forward_Unit" 3 202, 23 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144db90_0 .net "EXMEM_WB_i", 0 0, L_0x7fb7614574e0; 1 drivers
v0x7fb76144de80_0 .net "EXMEM_WriteAddr_i", 4 0, v0x7fb76144d9a0_0; 1 drivers
v0x7fb76144df00_0 .net "IDEX_RsAddr_i", 4 0, v0x7fb761450720_0; 1 drivers
v0x7fb76144df80_0 .net "IDEX_RtAddr_i", 4 0, v0x7fb7614508d0_0; 1 drivers
v0x7fb76144e000_0 .alias "MEMWB_WB_i", 0 0, v0x7fb7614515a0_0;
v0x7fb76144e0b0_0 .alias "MEMWB_WriteAddr_i", 4 0, v0x7fb761451260_0;
v0x7fb76144e130_0 .var "mux6_o", 1 0;
v0x7fb76144e1f0_0 .var "mux7_o", 1 0;
E_0x7fb76144d790/0 .event edge, v0x7fb76144db90_0, v0x7fb76144c8a0_0, v0x7fb76144df00_0, v0x7fb76144df80_0;
E_0x7fb76144d790/1 .event edge, v0x7fb76144c9f0_0, v0x7fb76144c970_0;
E_0x7fb76144d790 .event/or E_0x7fb76144d790/0, E_0x7fb76144d790/1;
S_0x7fb76144d160 .scope module, "EX_MEM" "EX_MEM" 3 213, 24 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144d240_0 .var "ALUout", 31 0;
v0x7fb76144d2c0_0 .net "ALUout_i", 31 0, v0x7fb76144e8e0_0; 1 drivers
v0x7fb76144d340_0 .var "ALUout_o", 31 0;
v0x7fb76144d400_0 .var "MEM", 1 0;
v0x7fb76144d480_0 .net "MEM_i", 1 0, v0x7fb76144fe10_0; 1 drivers
v0x7fb76144d530_0 .var "MemRead_o", 0 0;
v0x7fb76144d5b0_0 .var "MemWriteData", 31 0;
v0x7fb76144d670_0 .alias "MemWriteData_i", 31 0, v0x7fb76144ee60_0;
v0x7fb76144d6f0_0 .var "MemWriteData_o", 31 0;
v0x7fb76144d7c0_0 .var "MemWrite_o", 0 0;
v0x7fb76144d840_0 .var "RegWriteAddr", 4 0;
v0x7fb76144d920_0 .net "RegWriteAddr_i", 4 0, v0x7fb76144ebf0_0; 1 drivers
v0x7fb76144d9a0_0 .var "RegWriteAddr_o", 4 0;
v0x7fb76144da90_0 .var "WB", 1 0;
v0x7fb76144db10_0 .net "WB_i", 1 0, v0x7fb761450cc0_0; 1 drivers
v0x7fb76144dc10_0 .var "WB_o", 1 0;
v0x7fb76144dc90_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
L_0x7fb7614574e0 .part v0x7fb76144dc10_0, 1, 1;
S_0x7fb76144ccc0 .scope module, "Data_Memory" "Data_Memory" 3 228, 25 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144cda0_0 .net "MemRead_i", 0 0, v0x7fb76144d530_0; 1 drivers
v0x7fb76144ce20_0 .net "MemWrite_i", 0 0, v0x7fb76144d7c0_0; 1 drivers
v0x7fb76144cea0_0 .alias "addr_i", 31 0, v0x7fb76144f7a0_0;
v0x7fb76144cf20_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
v0x7fb76144cfa0_0 .var "data_o", 31 0;
v0x7fb76144d060 .array "memory", 31 0, 7 0;
v0x7fb76144d0e0_0 .net "write_data_i", 31 0, v0x7fb76144d6f0_0; 1 drivers
S_0x7fb76144c230 .scope module, "MEM_WB" "MEM_WB" 3 236, 26 1, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb76144c3a0_0 .var "ALU_data", 31 0;
v0x7fb76144c440_0 .alias "ALU_data_i", 31 0, v0x7fb76144f7a0_0;
v0x7fb76144c4d0_0 .var "ALU_data_o", 31 0;
v0x7fb76144c590_0 .var "MEM_data", 31 0;
v0x7fb76144c610_0 .net "MEM_data_i", 31 0, v0x7fb76144cfa0_0; 1 drivers
v0x7fb76144c6c0_0 .var "MemToReg_o", 0 0;
v0x7fb76144c760_0 .var "Mem_data_o", 31 0;
v0x7fb76144c820_0 .var "RegWriteAddr", 5 0;
v0x7fb76144c8a0_0 .alias "RegWriteAddr_i", 4 0, v0x7fb76144de80_0;
v0x7fb76144c970_0 .var "RegWriteAddr_o", 4 0;
v0x7fb76144c9f0_0 .var "RegWrite_o", 0 0;
v0x7fb76144cad0_0 .var "WB", 1 0;
v0x7fb76144cb50_0 .net "WB_i", 1 0, v0x7fb76144dc10_0; 1 drivers
v0x7fb76144cc40_0 .alias "clk_i", 0 0, v0x7fb761455540_0;
E_0x7fb76144c310 .event negedge, v0x7fb76144cc40_0;
E_0x7fb76144c360 .event posedge, v0x7fb76144cc40_0;
S_0x7fb76141a4b0 .scope module, "DataToReg" "MUX32" 3 249, 8 3, S_0x7fb76142cfd0;
 .timescale 0 0;
v0x7fb761437cc0_0 .alias "data1_i", 31 0, v0x7fb76144c610_0;
v0x7fb76144c070_0 .net "data2_i", 31 0, v0x7fb76144c4d0_0; 1 drivers
v0x7fb76144c100_0 .var "data_o", 31 0;
v0x7fb76144c1a0_0 .net "select_i", 0 0, v0x7fb76144c6c0_0; 1 drivers
E_0x7fb761428110 .event edge, v0x7fb76144c1a0_0, v0x7fb761437cc0_0, v0x7fb76144c070_0;
    .scope S_0x7fb761454ea0;
T_0 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb7614551e0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v0x7fb761455140_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x7fb7614550a0_0, 32;
    %set/v v0x7fb7614550a0_0, 8, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x7fb761455000_0, 32;
    %set/v v0x7fb7614550a0_0, 8, 32;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %set/v v0x7fb7614550a0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb761454300;
T_1 ;
    %wait E_0x7fb7614543e0;
    %load/v 8, v0x7fb761454630_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x7fb761454420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761454570_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fb7614544d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761454570_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb761453f80;
T_2 ;
    %wait E_0x7fb761453d70;
    %load/v 8, v0x7fb761454240_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x7fb761454080_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb7614541a0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x7fb761454120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb7614541a0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb761453870;
T_3 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb761453a80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761453a00_0, 0, 8;
    %load/v 8, v0x7fb761453db0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761453cf0_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb761453870;
T_4 ;
    %wait E_0x7fb76144c310;
    %load/v 8, v0x7fb761453950_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x7fb761453bc0_0, 1;
    %load/v 10, v0x7fb761453f00_0, 1;
    %or 9, 10, 1;
    %cmpi/u 9, 0, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761453b20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761453e30_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7fb761453a00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761453b20_0, 0, 8;
    %load/v 8, v0x7fb761453cf0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761453e30_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb7614535c0;
T_5 ;
    %wait E_0x7fb7614533d0;
    %load/v 8, v0x7fb7614536a0_0, 26;
    %mov 34, 0, 6;
    %ix/load 0, 2, 0;
    %load/vp0 40, v0x7fb7614537d0_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %ix/load 0, 28, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x7fb761453740_0, 8, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb761452fe0;
T_6 ;
    %wait E_0x7fb761452e50;
    %load/v 8, v0x7fb7614530f0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x7fb761453480_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7fb7614532d0_0, 5;
    %load/v 14, v0x7fb761453170_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453400_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453230_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0x7fb761453480_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x7fb761453480_0, 6;
    %cmpi/u 9, 0, 6;
    %or 8, 4, 1;
    %load/v 9, v0x7fb7614532d0_0, 5;
    %load/v 14, v0x7fb761453170_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x7fb761453350_0, 5;
    %load/v 15, v0x7fb761453170_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453400_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453230_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453230_0, 0, 1;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761453230_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb761452aa0;
T_7 ;
    %wait E_0x7fb761452700;
    %load/v 8, v0x7fb761452f20_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x7fb761452dd0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb761452e80_0, 0, 8;
    %load/v 8, v0x7fb761452b80_0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452c30_0, 0, 8;
    %load/v 8, v0x7fb761452cb0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb761452d30_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb761452e80_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452c30_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb761452d30_0, 0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb761452070;
T_8 ;
    %wait E_0x7fb761452150;
    %load/v 8, v0x7fb761452680_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_8.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452230_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452190_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452750_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614524b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614527d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452930_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x7fb761452680_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_8.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452230_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452750_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614524b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614527d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452930_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x7fb761452680_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_8.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452230_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452750_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614524b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614527d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452930_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x7fb761452680_0, 6;
    %cmpi/u 8, 43, 6;
    %jmp/0xz  T_8.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452230_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452750_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614524b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614527d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452930_0, 0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v0x7fb761452680_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_8.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452230_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452190_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452750_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614524b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614527d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452a20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452930_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %load/v 8, v0x7fb761452680_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_8.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452230_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb761452190_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452750_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614524b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614527d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452a20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761452930_0, 0, 0;
T_8.10 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0x7fb761452230_0, 1;
    %mov 9, 0, 3;
    %ix/load 0, 3, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 4;
    %load/v 12, v0x7fb761452190_0, 3;
    %mov 15, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  12, 4;
    %add 8, 12, 4;
    %load/v 12, v0x7fb761452750_0, 1;
    %mov 13, 0, 3;
    %add 8, 12, 4;
    %set/v v0x7fb7614522c0_0, 8, 4;
    %load/v 8, v0x7fb761452540_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7fb7614524b0_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7fb7614523f0_0, 8, 2;
    %load/v 8, v0x7fb7614527d0_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x7fb761452600_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x7fb7614528b0_0, 8, 2;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb761451c30;
T_9 ;
    %wait E_0x7fb761451620;
    %load/v 8, v0x7fb761451d10_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x7fb761451d90_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb761451180;
T_10 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb7614515a0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x7fb761451320_0, 32;
    %ix/getv 3, v0x7fb761451260_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7fb7614518f0, 0, 8;
t_0 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb761450d40;
T_11 ;
    %wait E_0x7fb761450c00;
    %load/v 8, v0x7fb761450e20_0, 32;
    %load/v 40, v0x7fb761450ea0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb761451100_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb76144f9c0;
T_12 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb761450200_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761450180_0, 0, 8;
    %load/v 8, v0x7fb761450470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761450370_0, 0, 8;
    %load/v 8, v0x7fb761450a50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb7614509d0_0, 0, 8;
    %load/v 8, v0x7fb761450600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb7614503f0_0, 0, 8;
    %load/v 8, v0x7fb761450850_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb761450570_0, 0, 8;
    %load/v 8, v0x7fb7614507a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb761450680_0, 0, 8;
    %load/v 8, v0x7fb76144ff50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb76144fed0_0, 0, 8;
    %load/v 8, v0x7fb76144fc60_0, 3;
    %mov 11, 0, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7fb76144fbc0_0, 0, 8;
    %load/v 8, v0x7fb761450c40_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb761450950_0, 0, 8;
    %load/v 8, v0x7fb76144fd90_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144fce0_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb76144f9c0;
T_13 ;
    %wait E_0x7fb76144c310;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.0, 4;
    %load/x1p 8, v0x7fb76144fbc0_0, 1;
    %jmp T_13.1;
T_13.0 ;
    %mov 8, 2, 1;
T_13.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb76144fb20_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.2, 4;
    %load/x1p 8, v0x7fb76144fbc0_0, 2;
    %jmp T_13.3;
T_13.2 ;
    %mov 8, 2, 2;
T_13.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144faa0_0, 0, 8;
    %load/v 8, v0x7fb76144fbc0_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb7614500a0_0, 0, 8;
    %load/v 8, v0x7fb761450180_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb7614502f0_0, 0, 8;
    %load/v 8, v0x7fb761450370_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb7614504f0_0, 0, 8;
    %load/v 8, v0x7fb7614509d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb761450f30_0, 0, 8;
    %load/v 8, v0x7fb7614503f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb761450720_0, 0, 8;
    %load/v 8, v0x7fb761450570_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb7614508d0_0, 0, 8;
    %load/v 8, v0x7fb761450680_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb761450ae0_0, 0, 8;
    %load/v 8, v0x7fb76144fed0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb761450020_0, 0, 8;
    %load/v 8, v0x7fb761450950_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb761450cc0_0, 0, 8;
    %load/v 8, v0x7fb76144fce0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144fe10_0, 0, 8;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb76144f550;
T_14 ;
    %wait E_0x7fb76144f630;
    %load/v 8, v0x7fb76144f940_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x7fb76144f660_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144f8a0_0, 0, 8;
T_14.0 ;
    %load/v 8, v0x7fb76144f940_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v0x7fb76144f6e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144f8a0_0, 0, 8;
T_14.2 ;
    %load/v 8, v0x7fb76144f940_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_14.4, 4;
    %load/v 8, v0x7fb76144f7a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144f8a0_0, 0, 8;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb76144f0d0;
T_15 ;
    %wait E_0x7fb76144f1b0;
    %load/v 8, v0x7fb76144f4a0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x7fb76144f200_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144f3e0_0, 0, 8;
T_15.0 ;
    %load/v 8, v0x7fb76144f4a0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_15.2, 4;
    %load/v 8, v0x7fb76144f2a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144f3e0_0, 0, 8;
T_15.2 ;
    %load/v 8, v0x7fb76144f4a0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_15.4, 4;
    %load/v 8, v0x7fb76144f340_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144f3e0_0, 0, 8;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb76144ed30;
T_16 ;
    %wait E_0x7fb76144ee10;
    %load/v 8, v0x7fb76144f050_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x7fb76144ee60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144ef90_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x7fb76144ef10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144ef90_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fb76144e990;
T_17 ;
    %wait E_0x7fb76144ea70;
    %load/v 8, v0x7fb76144ecb0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x7fb76144eac0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb76144ebf0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x7fb76144eb60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb76144ebf0_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb76144e540;
T_18 ;
    %wait E_0x7fb76144e620;
    %load/v 8, v0x7fb76144e680_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.0 ;
    %load/v 8, v0x7fb76144e7b0_0, 32;
    %load/v 40, v0x7fb76144e850_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144e8e0_0, 0, 8;
    %jmp T_18.5;
T_18.1 ;
    %load/v 8, v0x7fb76144e7b0_0, 32;
    %load/v 40, v0x7fb76144e850_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144e8e0_0, 0, 8;
    %jmp T_18.5;
T_18.2 ;
    %load/v 8, v0x7fb76144e7b0_0, 32;
    %load/v 40, v0x7fb76144e850_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144e8e0_0, 0, 8;
    %jmp T_18.5;
T_18.3 ;
    %load/v 8, v0x7fb76144e7b0_0, 32;
    %load/v 40, v0x7fb76144e850_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144e8e0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v0x7fb76144e7b0_0, 32;
    %load/v 40, v0x7fb76144e850_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144e8e0_0, 0, 8;
    %jmp T_18.5;
T_18.5 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb76144e270;
T_19 ;
    %wait E_0x7fb76144e080;
    %load/v 8, v0x7fb76144e410_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x7fb76144e4a0_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb76144e370_0, 0, 0;
    %jmp T_19.7;
T_19.3 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb76144e370_0, 0, 8;
    %jmp T_19.7;
T_19.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb76144e370_0, 0, 8;
    %jmp T_19.7;
T_19.5 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb76144e370_0, 0, 8;
    %jmp T_19.7;
T_19.6 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb76144e370_0, 0, 8;
    %jmp T_19.7;
T_19.7 ;
    %jmp T_19.1;
T_19.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fb76144e370_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fb76144dda0;
T_20 ;
    %wait E_0x7fb76144d790;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144e130_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144e1f0_0, 0, 0;
    %load/v 8, v0x7fb76144db90_0, 1;
    %load/v 9, v0x7fb76144de80_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x7fb76144de80_0, 5;
    %load/v 13, v0x7fb76144df00_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.2, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144e130_0, 0, 8;
T_20.2 ;
    %load/v 8, v0x7fb76144de80_0, 5;
    %load/v 13, v0x7fb76144df80_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144e1f0_0, 0, 8;
T_20.4 ;
T_20.0 ;
    %load/v 8, v0x7fb76144e000_0, 1;
    %load/v 9, v0x7fb76144e0b0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fb76144db90_0, 1;
    %load/v 10, v0x7fb76144de80_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v0x7fb76144de80_0, 5;
    %load/v 15, v0x7fb76144df00_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v0x7fb76144de80_0, 5;
    %load/v 16, v0x7fb76144df80_0, 5;
    %cmp/u 11, 16, 5;
    %or 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.6, 8;
    %load/v 8, v0x7fb76144e0b0_0, 5;
    %load/v 13, v0x7fb76144df00_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144e130_0, 0, 8;
T_20.8 ;
    %load/v 8, v0x7fb76144e0b0_0, 5;
    %load/v 13, v0x7fb76144df80_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.10, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144e1f0_0, 0, 8;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb76144d160;
T_21 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb76144d2c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144d240_0, 0, 8;
    %load/v 8, v0x7fb76144d670_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144d5b0_0, 0, 8;
    %load/v 8, v0x7fb76144d920_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb76144d840_0, 0, 8;
    %load/v 8, v0x7fb76144db10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144da90_0, 0, 8;
    %load/v 8, v0x7fb76144d480_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144d400_0, 0, 8;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb76144d160;
T_22 ;
    %wait E_0x7fb76144c310;
    %load/v 8, v0x7fb76144d240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144d340_0, 0, 8;
    %load/v 8, v0x7fb76144d5b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144d6f0_0, 0, 8;
    %load/v 8, v0x7fb76144d840_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x7fb76144d9a0_0, 0, 8;
    %load/v 8, v0x7fb76144da90_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7fb76144dc10_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.0, 4;
    %load/x1p 8, v0x7fb76144d480_0, 1;
    %jmp T_22.1;
T_22.0 ;
    %mov 8, 2, 1;
T_22.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb76144d7c0_0, 0, 8;
    %load/v 8, v0x7fb76144d480_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb76144d530_0, 0, 8;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb76144ccc0;
T_23 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb76144cda0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/getv 3, v0x7fb76144cea0_0;
    %load/av 8, v0x7fb76144d060, 8;
    %mov 16, 0, 24;
    %ix/load 0, 1, 0;
    %load/vp0 72, v0x7fb76144cea0_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7fb76144d060, 8;
    %mov 48, 0, 24;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %load/vp0 72, v0x7fb76144cea0_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7fb76144d060, 8;
    %mov 48, 0, 24;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 3, 0;
    %load/vp0 72, v0x7fb76144cea0_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x7fb76144d060, 8;
    %mov 48, 0, 24;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144cfa0_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fb76144ccc0;
T_24 ;
    %wait E_0x7fb76144c310;
    %load/v 8, v0x7fb76144ce20_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x7fb76144d0e0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0 16, v0x7fb76144cea0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb76144d060, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.2, 4;
    %load/x1p 8, v0x7fb76144d0e0_0, 8;
    %jmp T_24.3;
T_24.2 ;
    %mov 8, 2, 8;
T_24.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x7fb76144cea0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb76144d060, 8, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.4, 4;
    %load/x1p 8, v0x7fb76144d0e0_0, 8;
    %jmp T_24.5;
T_24.4 ;
    %mov 8, 2, 8;
T_24.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x7fb76144cea0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb76144d060, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.6, 4;
    %load/x1p 8, v0x7fb76144d0e0_0, 8;
    %jmp T_24.7;
T_24.6 ;
    %mov 8, 2, 8;
T_24.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x7fb76144cea0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb76144d060, 8, 8;
t_4 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb76144c230;
T_25 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb76144cb50_0, 2;
    %set/v v0x7fb76144cad0_0, 8, 2;
    %load/v 8, v0x7fb76144c610_0, 32;
    %set/v v0x7fb76144c590_0, 8, 32;
    %load/v 8, v0x7fb76144c440_0, 32;
    %set/v v0x7fb76144c3a0_0, 8, 32;
    %load/v 8, v0x7fb76144c8a0_0, 5;
    %mov 13, 0, 1;
    %set/v v0x7fb76144c820_0, 8, 6;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb76144c230;
T_26 ;
    %wait E_0x7fb76144c310;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.0, 4;
    %load/x1p 8, v0x7fb76144cad0_0, 1;
    %jmp T_26.1;
T_26.0 ;
    %mov 8, 2, 1;
T_26.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fb76144c9f0_0, 8, 1;
    %load/v 8, v0x7fb76144cad0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fb76144c6c0_0, 8, 1;
    %load/v 8, v0x7fb76144c590_0, 32;
    %set/v v0x7fb76144c760_0, 8, 32;
    %load/v 8, v0x7fb76144c3a0_0, 32;
    %set/v v0x7fb76144c4d0_0, 8, 32;
    %load/v 8, v0x7fb76144c820_0, 6;
    %set/v v0x7fb76144c970_0, 8, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fb76141a4b0;
T_27 ;
    %wait E_0x7fb761428110;
    %load/v 8, v0x7fb76144c1a0_0, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x7fb761437cc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144c100_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x7fb76144c070_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb76144c100_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fb76141f490;
T_28 ;
    %delay 25, 0;
    %load/v 8, v0x7fb761455700_0, 1;
    %inv 8, 1;
    %set/v v0x7fb761455700_0, 8, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fb76141f490;
T_29 ;
    %vpi_call 2 19 "$dumpfile", "TestBench.vcd";
    %vpi_call 2 20 "$dumpvars", 1'sb0, S_0x7fb76141f490;
    %set/v v0x7fb7614558c0_0, 0, 32;
    %set/v v0x7fb761455af0_0, 0, 32;
    %set/v v0x7fb761455940_0, 0, 32;
    %set/v v0x7fb7614559c0_0, 0, 32;
T_29.0 ;
    %load/v 8, v0x7fb7614559c0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_29.1, 5;
    %ix/getv/s 3, v0x7fb7614559c0_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb761454de0, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fb7614559c0_0, 32;
    %set/v v0x7fb7614559c0_0, 8, 32;
    %jmp T_29.0;
T_29.1 ;
    %set/v v0x7fb7614559c0_0, 0, 32;
T_29.2 ;
    %load/v 8, v0x7fb7614559c0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_29.3, 5;
    %ix/getv/s 3, v0x7fb7614559c0_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb76144d060, 0, 8;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fb7614559c0_0, 32;
    %set/v v0x7fb7614559c0_0, 8, 32;
    %jmp T_29.2;
T_29.3 ;
    %set/v v0x7fb7614559c0_0, 0, 32;
T_29.4 ;
    %load/v 8, v0x7fb7614559c0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_29.5, 5;
    %ix/getv/s 3, v0x7fb7614559c0_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7fb7614518f0, 0, 32;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7fb7614559c0_0, 32;
    %set/v v0x7fb7614559c0_0, 8, 32;
    %jmp T_29.4;
T_29.5 ;
    %vpi_call 2 42 "$readmemb", "instruction.txt", v0x7fb761454de0;
    %vpi_func 2 45 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x7fb761455a70_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7fb76144d060, 8, 8;
    %set/v v0x7fb761455700_0, 1, 1;
    %set/v v0x7fb761451870_0, 0, 1;
    %delay 12, 0;
    %set/v v0x7fb761451870_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_0x7fb76141f490;
T_30 ;
    %wait E_0x7fb76144c360;
    %load/v 8, v0x7fb7614558c0_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 2 63 "$finish";
T_30.0 ;
    %load/v 8, v0x7fb761453230_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x7fb761452a20_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fb761452930_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x7fb761455af0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7fb761455af0_0, 8, 32;
T_30.2 ;
    %load/v 8, v0x7fb761453400_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_30.4, 4;
    %load/v 8, v0x7fb761455940_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7fb761455940_0, 8, 32;
T_30.4 ;
    %vpi_call 2 68 "$fdisplay", v0x7fb761455a70_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fb7614558c0_0, v0x7fb761451870_0, v0x7fb761455af0_0, v0x7fb761455940_0, v0x7fb7614550a0_0;
    %vpi_call 2 71 "$fdisplay", v0x7fb761455a70_0, "Registers";
    %vpi_call 2 72 "$fdisplay", v0x7fb761455a70_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fb7614518f0, 0>, &A<v0x7fb7614518f0, 8>, &A<v0x7fb7614518f0, 16>, &A<v0x7fb7614518f0, 24>;
    %vpi_call 2 73 "$fdisplay", v0x7fb761455a70_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fb7614518f0, 1>, &A<v0x7fb7614518f0, 9>, &A<v0x7fb7614518f0, 17>, &A<v0x7fb7614518f0, 25>;
    %vpi_call 2 74 "$fdisplay", v0x7fb761455a70_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fb7614518f0, 2>, &A<v0x7fb7614518f0, 10>, &A<v0x7fb7614518f0, 18>, &A<v0x7fb7614518f0, 26>;
    %vpi_call 2 75 "$fdisplay", v0x7fb761455a70_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fb7614518f0, 3>, &A<v0x7fb7614518f0, 11>, &A<v0x7fb7614518f0, 19>, &A<v0x7fb7614518f0, 27>;
    %vpi_call 2 76 "$fdisplay", v0x7fb761455a70_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fb7614518f0, 4>, &A<v0x7fb7614518f0, 12>, &A<v0x7fb7614518f0, 20>, &A<v0x7fb7614518f0, 28>;
    %vpi_call 2 77 "$fdisplay", v0x7fb761455a70_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fb7614518f0, 5>, &A<v0x7fb7614518f0, 13>, &A<v0x7fb7614518f0, 21>, &A<v0x7fb7614518f0, 29>;
    %vpi_call 2 78 "$fdisplay", v0x7fb761455a70_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fb7614518f0, 6>, &A<v0x7fb7614518f0, 14>, &A<v0x7fb7614518f0, 22>, &A<v0x7fb7614518f0, 30>;
    %vpi_call 2 79 "$fdisplay", v0x7fb761455a70_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fb7614518f0, 7>, &A<v0x7fb7614518f0, 15>, &A<v0x7fb7614518f0, 23>, &A<v0x7fb7614518f0, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 82 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 83 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 84 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 85 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 86 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 87 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 88 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb76144d060, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x7fb76144d060, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x7fb76144d060, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x7fb76144d060, 8;
    %vpi_call 2 89 "$fdisplay", v0x7fb761455a70_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 91 "$fdisplay", v0x7fb761455a70_0, "\012";
    %load/v 8, v0x7fb7614558c0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x7fb7614558c0_0, 8, 32;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "AND.v";
    "MUX32.v";
    "IF_ID.v";
    "Shift_Left2_Concat.v";
    "Hazard_Detection_Unit.v";
    "Flush_MUX.v";
    "Control.v";
    "Shift_Left2.v";
    "Signed_Extend.v";
    "Registers.v";
    "Equal.v";
    "ID_EX.v";
    "ForwardMUX.v";
    "MUX5.v";
    "ALU.v";
    "ALU_Control.v";
    "Forward_Unit.v";
    "EX_MEM.v";
    "Data_Memory.v";
    "MEM_WB.v";
