// Seed: 2599331443
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6
);
endmodule
module module_1 #(
    parameter id_0 = 32'd68
) (
    output supply1 _id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output supply0 id_4,
    input tri0 id_5
);
  logic id_7[1  !=  id_0 : 1];
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_3,
      id_5
  );
  assign modCall_1.id_6 = 0;
  assign id_7[-1==-1]   = -1'h0;
endmodule
