#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 13 20:05:22 2021
# Process ID: 12468
# Current directory: C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.runs/synth_1/top.vds
# Journal file: C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.090 ; gain = 98.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.runs/synth_1/.Xil/Vivado-12468-DESKTOP-8PEBONS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.runs/synth_1/.Xil/Vivado-12468-DESKTOP-8PEBONS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'keypad' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/keypad.v:1]
	Parameter CLK_KHZ bound to: 25175 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keypad' (2#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/keypad.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/debounce.v:1]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter BTN_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'graph_mod' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/graph_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'table_mod' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/table.v:1]
INFO: [Synth 8-6155] done synthesizing module 'table_mod' (4#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/table.v:1]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:3]
	Parameter BA_START_X bound to: 213 - type: integer 
	Parameter BA_START_Y bound to: 240 - type: integer 
	Parameter BB_START_X bound to: 426 - type: integer 
	Parameter BB_START_Y bound to: 240 - type: integer 
	Parameter MAX_HIT_FORCE bound to: 12 - type: integer 
	Parameter MAT_HIT_ANGLE bound to: 360 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'deg_set' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:321]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:396]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:471]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:546]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:621]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:696]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:771]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:846]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:921]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:20]
INFO: [Synth 8-6155] done synthesizing module 'deg_set' (5#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'R' does not match port width (10) of module 'deg_set' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:200]
WARNING: [Synth 8-689] width (9) of port connection 'DEG' does not match port width (10) of module 'deg_set' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:200]
WARNING: [Synth 8-689] width (5) of port connection 'Vx' does not match port width (10) of module 'deg_set' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:200]
WARNING: [Synth 8-689] width (5) of port connection 'Vy' does not match port width (10) of module 'deg_set' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:200]
WARNING: [Synth 8-5788] Register hit_force_t_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:138]
WARNING: [Synth 8-5788] Register cnt1_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:138]
WARNING: [Synth 8-5788] Register cnt2_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:146]
WARNING: [Synth 8-5788] Register hit_angle_t_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:167]
WARNING: [Synth 8-5788] Register cnt3_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:166]
WARNING: [Synth 8-5788] Register ratio_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:327]
WARNING: [Synth 8-5788] Register flag_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:328]
WARNING: [Synth 8-5788] Register cnt4_reg in module ball is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:340]
INFO: [Synth 8-6155] done synthesizing module 'ball' (6#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:3]
INFO: [Synth 8-6155] done synthesizing module 'graph_mod' (7#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/graph_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'sync_mod' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/sync_mod.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_mod' (8#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/sync_mod.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design table_mod has unconnected port clk
WARNING: [Synth 8-3331] design table_mod has unconnected port rst
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 432.148 ; gain = 161.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 432.148 ; gain = 161.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 432.148 ; gain = 161.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst'
Finished Parsing XDC File [c:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst'
Parsing XDC File [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 806.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 806.094 ; gain = 535.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 806.094 ; gain = 535.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  c:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  c:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 806.094 ; gain = 535.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "keypad_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Vx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'vbx_new_reg' and it is trimmed from '10' to '5' bits. [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:100]
WARNING: [Synth 8-3936] Found unconnected internal register 'vby_new_reg' and it is trimmed from '10' to '5' bits. [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:102]
INFO: [Synth 8-5546] ROM "hit_force" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_angle_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_angle_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_force" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_angle_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_angle_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dby" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_rgb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ball_rgb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ba_bb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "refr_tick" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ba_left" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ba_right" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ba_top" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ba_bottom" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bb_left" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bb_right" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bb_top" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bb_bottom" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Vx_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Vy_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Dx_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'Dy_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/deg_set.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'vby_new_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'vbx_new_reg' [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 806.094 ; gain = 535.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 6     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  74 Input     10 Bit        Muxes := 21    
	   4 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  74 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	  74 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 10    
	  14 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	  74 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module keypad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module deg_set 
Detailed RTL Component Info : 
+---Muxes : 
	  74 Input     10 Bit        Muxes := 21    
	   4 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  74 Input      3 Bit        Muxes := 1     
	  74 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 2     
	  74 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module ball 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module graph_mod 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
Module sync_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ball_inst/deg_set_inst/Vx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:388]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:388]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:389]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:389]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:79]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:79]
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ball_rgb4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: operator ball_inst/ball_rgb4 is absorbed into DSP ball_inst/ball_rgb4.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/ba_bb3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: operator ball_inst/ba_bb3 is absorbed into DSP ball_inst/ba_bb3.
DSP Report: Generating DSP ball_inst/vbx_new4, operation Mode is: A*B.
DSP Report: operator ball_inst/vbx_new4 is absorbed into DSP ball_inst/vbx_new4.
DSP Report: Generating DSP ball_inst/vbx_new3, operation Mode is: C+A*B.
DSP Report: operator ball_inst/vbx_new3 is absorbed into DSP ball_inst/vbx_new3.
DSP Report: operator ball_inst/vbx_new4 is absorbed into DSP ball_inst/vbx_new3.
DSP Report: Generating DSP ball_inst/vby_new2, operation Mode is: A*B.
DSP Report: operator ball_inst/vby_new2 is absorbed into DSP ball_inst/vby_new2.
DSP Report: Generating DSP ball_inst/vbx_new4, operation Mode is: A*B.
DSP Report: operator ball_inst/vbx_new4 is absorbed into DSP ball_inst/vbx_new4.
DSP Report: Generating DSP ball_inst/vbx_new3, operation Mode is: C-A*B.
DSP Report: operator ball_inst/vbx_new3 is absorbed into DSP ball_inst/vbx_new3.
DSP Report: operator ball_inst/vbx_new4 is absorbed into DSP ball_inst/vbx_new3.
DSP Report: Generating DSP ball_inst/vby_new1, operation Mode is: C+A*B.
DSP Report: operator ball_inst/vby_new1 is absorbed into DSP ball_inst/vby_new1.
DSP Report: operator ball_inst/vby_new2 is absorbed into DSP ball_inst/vby_new1.
DSP Report: Generating DSP ball_inst/vbx_new2, operation Mode is: A*B.
DSP Report: operator ball_inst/vbx_new2 is absorbed into DSP ball_inst/vbx_new2.
DSP Report: Generating DSP ball_inst/vbx_new1, operation Mode is: C-A*B.
DSP Report: operator ball_inst/vbx_new1 is absorbed into DSP ball_inst/vbx_new1.
DSP Report: operator ball_inst/vbx_new2 is absorbed into DSP ball_inst/vbx_new1.
INFO: [Synth 8-5546] ROM "c_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/deg_set_inst/Vx_reg[4]' (LD) to 'graph_inst/ball_inst/deg_set_inst/Vy_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graph_inst/ball_inst/flag_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graph_inst/ball_inst/deg_set_inst/Vy_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\graph_inst/ball_inst/deg_set_inst/Dy_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\graph_inst/ball_inst/dbx_reg[0] )
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vax1_reg[4]' (FDC) to 'graph_inst/ball_inst/vay1_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\graph_inst/ball_inst/dby_reg[0] )
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vbx_reg_reg[6]' (FDC) to 'graph_inst/ball_inst/vbx_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vbx_reg_reg[7]' (FDC) to 'graph_inst/ball_inst/vbx_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vbx_reg_reg[8]' (FDC) to 'graph_inst/ball_inst/vbx_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vax_reg_reg[6]' (FDC) to 'graph_inst/ball_inst/vax_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vax_reg_reg[7]' (FDC) to 'graph_inst/ball_inst/vax_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vax_reg_reg[8]' (FDC) to 'graph_inst/ball_inst/vax_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vby_reg_reg[6]' (FDC) to 'graph_inst/ball_inst/vby_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vby_reg_reg[7]' (FDC) to 'graph_inst/ball_inst/vby_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vby_reg_reg[8]' (FDC) to 'graph_inst/ball_inst/vby_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vay_reg_reg[6]' (FDC) to 'graph_inst/ball_inst/vay_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vay_reg_reg[7]' (FDC) to 'graph_inst/ball_inst/vay_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vay_reg_reg[8]' (FDC) to 'graph_inst/ball_inst/vay_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vax_reg_reg[5]' (FDC) to 'graph_inst/ball_inst/vax_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vay_reg_reg[5]' (FDC) to 'graph_inst/ball_inst/vay_reg_reg[9]'
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vx_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vx_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vx_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vx_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vx_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vy_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vy_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vy_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vy_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vy_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Dy_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/dby_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/dbx_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/flag_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/vay1_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/deg_set_inst/Vy_reg[4]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/cnt3_reg[5]' (FDE) to 'graph_inst/ball_inst/cnt3_reg[3]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/cnt3_reg[6]' (FDE) to 'graph_inst/ball_inst/cnt3_reg[3]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/cnt3_reg[4]' (FDE) to 'graph_inst/ball_inst/cnt3_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graph_inst/ball_inst/cnt3_reg[3] )
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vbx_reg_reg[5]' (FDC) to 'graph_inst/ball_inst/vbx_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_inst/ball_inst/vby_reg_reg[5]' (FDC) to 'graph_inst/ball_inst/vby_reg_reg[9]'
WARNING: [Synth 8-3332] Sequential element (graph_inst/ball_inst/cnt3_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 806.094 ; gain = 535.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|graph_mod   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|graph_mod   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball        | A*B            | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball        | C+A*B          | 10     | 7      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ball        | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball        | A*B            | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball        | C-A*B          | 10     | 7      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ball        | C+A*B          | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ball        | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ball        | C-A*B          | 10     | 10     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:320]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:319]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_inst/clk_out1' to pin 'clk_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 842.742 ; gain = 572.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 941.598 ; gain = 671.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:320]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.srcs/sources_1/new/ball.v:319]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |   112|
|3     |DSP48E1   |    22|
|4     |DSP48E1_1 |     4|
|5     |LUT1      |    11|
|6     |LUT2      |   397|
|7     |LUT3      |    87|
|8     |LUT4      |    94|
|9     |LUT5      |   141|
|10    |LUT6      |   564|
|11    |MUXF7     |     7|
|12    |FDCE      |   164|
|13    |FDPE      |    19|
|14    |FDRE      |    64|
|15    |LD        |    21|
|16    |LDP       |     1|
|17    |IBUF      |     5|
|18    |OBUF      |    18|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |  1733|
|2     |  debounce_inst    |debounce  |    73|
|3     |  graph_inst       |graph_mod |  1316|
|4     |    ball_inst      |ball      |  1316|
|5     |      deg_set_inst |deg_set   |   447|
|6     |  keypad_inst      |keypad    |   175|
|7     |  sync_inst        |sync_mod  |   144|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 966.246 ; gain = 321.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 966.246 ; gain = 695.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 21 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 966.246 ; gain = 702.949
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jongsang/.Xilinx/DigitalSystem/Dang9_FPGA/Dang9_project/Dang9_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 966.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 20:06:18 2021...
