<!--
Topology:
            Core  Core
             L1    L1
                Bus
                L2
              DRAMSim
 
1000 writes/reads

-->

<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase>1ns</timebase>

<variables>
	<lat> 1ns </lat>
	<buslat> 10 ns </buslat>
</variables>


<param_include>
    <cpuParams>
        <workPerCycle> 1000 </workPerCycle>
        <commFreq> 100 </commFreq>
        <memSize> 0x1000 </memSize>
        <num_loadstore> 1000 </num_loadstore>
        <do_write> 1 </do_write>
    </cpuParams>

    <l1Params>
        <cache_frequency> 2 Ghz  </cache_frequency>
        <cache_size> 1 KB </cache_size>
        <coherence_protocol> MSI </coherence_protocol>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 2 </associativity>
        <access_latency_cycles> 3  </access_latency_cycles>
        <low_network_links> 1 </low_network_links>
        <cache_line_size> 64 </cache_line_size>
        <L1> 1 </L1>
        <debug> ${MEM_DEBUG} </debug>
        <debug_level> 6 </debug_level>
        <statistics> 1 </statistics>
    </l1Params>

    <l2Params>
        <cache_frequency> 2 Ghz  </cache_frequency>
        <cache_size> 2 KB </cache_size>
        <coherence_protocol> MSI </coherence_protocol>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 8 </associativity>
        <access_latency_cycles> 20  </access_latency_cycles>
        <high_network_links> 1 </high_network_links>
        <low_network_links> 1 </low_network_links>
        <cache_line_size> 64 </cache_line_size>
        <debug_level> 6 </debug_level>
        <debug> ${MEM_DEBUG} </debug>
        <statistics> 1 </statistics>
    </l2Params>

    <busParams>
        <bus_frequency> 2 Ghz </bus_frequency>
    </busParams>

    <memControllerParams>
        <coherence_protocol> MSI </coherence_protocol>
        <access_time> 100 ns </access_time>
        <mem_size> 512 </mem_size>
        <clock> 1GHz </clock>
        <backend> memHierarchy.dramsim </backend>
        <device_ini> DDR3_micron_32M_8B_x4_sg125.ini </device_ini>
        <system_ini> system.ini </system_ini>
        <debug> ${MEM_DEBUG} </debug>
    </memControllerParams>
</param_include>


<sst>
	<component name="cpu0" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu0_l1cache_link port=mem_link latency=$lat />
	</component>

	<component name="c0.l1cache" type="memHierarchy.Cache">
        <params include=l1Params />
		<link name=cpu0_l1cache_link port=high_network_0 latency=$lat />
		<link name=c0.l1_l2_link port=low_network_0 latency=$lat />
	</component>

	<component name="cpu1" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu1_l1cache_link port=mem_link latency=$lat />
	</component>

	<component name="c1.l1cache" type="memHierarchy.Cache">
        <params include=l1Params />
		<link name=cpu1_l1cache_link port=high_network_0 latency=$lat />
		<link name=c1.l1_l2_link port=low_network_0 latency=$lat />
	</component>

    <component name="bus" type="memHierarchy.Bus">
        <params include=busParams />
		<link name=c0.l1_l2_link port=high_network_0 latency=$buslat />
		<link name=c1.l1_l2_link port=high_network_1 latency=$buslat />
		<link name=bus_l2cache  port=low_network_0 latency=$buslat />
    </component>

	<component name="l2cache" type="memHierarchy.Cache">
        <params include=l2Params />
		<link name=bus_l2cache port=high_network_0 latency=$lat />
		<link name=mem_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="memory" type="memHierarchy.MemController">
        <params include=memControllerParams />
		<link name=mem_bus_link port=direct_link latency=$buslat />
	</component>


</sst>


