/dts-v1/;

/include/ "zynq-zc706.dtsi"

/ {
	clocks {
		ad9517_ref_clk: clock@0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <30720000>;
			clock-output-names = "refclk";
		};
		ad9517_clkin: clock@1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <250000000>;
			clock-output-names = "clkin";
		};
	};

	fpga_axi: fpga-axi@0 {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		i2c@41600000 {
			compatible = "xlnx,axi-iic-1.02.a", "xlnx,xps-iic-2.00.a";
			interrupt-parent = <&gic>;
			interrupts = <0 58 4>;
			reg = <0x41600000 0x10000>;
			bus-id = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			i2cswitch@74 {
				compatible = "nxp,pca9548";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x74>;

				i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
					osc@5d {
						compatible = "si570";
						reg = <0x5d>;
						factory-fout = <156250000>;
						initial-fout = <148500000>;
					};
				};

				i2c@1 {
				    #address-cells = <1>;
				    #size-cells = <0>;
				    reg = <1>;

				    adv7511: adv7511 {
						compatible = "adi,adv7511";
						reg = <0x39>;

						adi,input-id = <0x00>;
						adi,input-style = <0x01>;
						adi,bit-justification = <0x00>;
						adi,input-color-depth = <0x3>;
						adi,sync-pulse = <0x03>;
						adi,up-conversion = <0x00>;
						adi,timing-generation-sequence = <0x00>;
						adi,vsync-polarity = <0x02>;
						adi,hsync-polarity = <0x02>;
						adi,tdms-clock-inversion;
						adi,clock-delay = <0x03>;
				    };
				};

				i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
					eeprom@54 {
						compatible = "at,24c08";
						reg = <0x54>;
					};
				};

				i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
					gpio@21 {
						compatible = "ti,tca6416";
						reg = <0x21>;
						gpio-controller;
						#gpio-cells = <2>;
					};
				};

				i2c@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <4>;
					rtc@54 {
						compatible = "nxp,pcf8563";
						reg = <0x51>;
					};
				};

				i2c@5 { /* HPC IIC */
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <5>;

					ad7291@2f {
						compatible = "ad7291";
						reg = <0x2f>;
					};

					eeprom@50 {
						compatible = "at24,24c02";
						reg = <0x50>;
					};

					eeprom@54 {
						compatible = "at24,24c02";
						reg = <0x54>;
					};
				};

				i2c@6 { /* LPC IIC */
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <6>;
					eeprom@50 {
						compatible = "at24,24c02";
						reg = <0x50>;
					};

					eeprom@54 {
						compatible = "at24,24c02";
						reg = <0x54>;
					};
				};

			};
		};

		axi_vdma_0: axivdma@43020000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-vdma";
//			reg = <0x43020000 0x1000>;

			ranges = <0x43040000 0x43040000 0x10000>;
			reg = <0x43040000 0x10000>;

			xlnx,include-sg = <0x0>;
			xlnx,num-fstores = <0x3>;
			dma-channel@43020000 {
				compatible = "xlnx,axi-vdma-mm2s-channel";
				interrupts = <0 59 4>;
				xlnx,datawidth = <0x40>;
				xlnx,genlock-mode = <0x0>;
				xlnx,include-dre = <0x0>;
			};
		};

		hdmi_clock: axi-clkgen@79000000 {
			compatible = "adi,axi-clkgen-2.00.a";
			reg = <0x79060000 0x10000>;
			#clock-cells = <0>;
			clocks = <&clkc 17>;
		};

		axi_hdmi@70e00000 {
			compatible = "adi,axi-hdmi-tx-1.00.a";
			reg = <0x70e00000 0x10000>;
			encoder-slave = <&adv7511>;
			dmas = <&axi_vdma_0 0>;
			dma-names = "video";
			clocks = <&hdmi_clock>;
			adi,is-rgb;
		};

		axi_dma_0: axidma@40420000 {
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = <0x40420000 0x10000>;
//			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@41e20030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupt-parent = <&gic>;
				interrupts = <0 57 4>;
				xlnx,datawidth = <0x40>;
				xlnx,include-dre = <0x0>;
			};
		};

		axi_dma_1: axidma@40400000{
			#address-cells = <1>;
			#size-cells = <1>;
			#dma-cells = <1>;
			compatible = "xlnx,axi-dma";
			reg = <0x40400000 0x10000>;
//			xlnx,sg-include-stscntrl-strm = <0x0>;
			dma-channel@41e00030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				interrupt-parent = <&gic>;
				interrupts = <0 56 4>;
				xlnx,datawidth = <0x40>;
				xlnx,include-dre = <0x0>;
			};
		};

		axi_jesd204b_rx4_0: axi-jesd204b-rx4@6f400000 {
			compatible = "xlnx,axi-jesd204b-rx4-1.00.a";
			reg = <0x6f400000 0x10000>;
			jesd,lanesync_en;
			jesd,scramble_en;
			jesd,frames-per-multiframe = <32>;
			jesd,bytes-per-frame = <2>;
			xlnx,cf-buftype = <0x0>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x20>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
			clocks = <&clk_ad9517 0>;
			clock-names = "out0";
		};

		axi_spi_0: spi@42000000 {
			compatible = "xlnx,axi-spi-1.02.a", "xlnx,xps-spi-2.00.a";
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&gic>;
			interrupts = <0 55 4>;
			reg = <0x42000000 0x10000>;
			xlnx,family = "zynq";
			xlnx,fifo-exist = <0x1>;
			xlnx,instance = "axi_spi_0";
			xlnx,num-ss-bits = <0x1>;
			xlnx,num-transfer-bits = <0x8>;
			xlnx,sck-ratio = <0x10>;
			spi_fmc176: spi-fmc176@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				compatible = "spi-ad9250";
				reg = <0>;
				spi-max-frequency = <10000000>;
				clk_ad9517: ad9517@4 {
					#address-cells = <1>;
					#size-cells = <0>;
					#clock-cells = <1>;
					compatible = "ad9517-1";
					reg = <1>;
					spi-max-frequency = <10000000>;
					spi-3wire;
					clocks = <&ad9517_ref_clk>, <&ad9517_clkin>;
					clock-names = "refclk", "clkin";
					clock-output-names = "out0", "out1", "out2", "out3", "out4", "out5", "out6", "out7";

				};
				adc0_ad9250: ad9250@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "ad9250";
					reg = <2>;
					spi-max-frequency = <10000000>;
					clocks = <&clk_ad9517 0>;
					clock-names = "out0";

				};
				adc1_ad9250: ad9250@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "ad9250";
					reg = <3>;
					spi-max-frequency = <10000000>;
					clocks = <&clk_ad9517 1>;
					clock-names = "out1";

				};
			};
		};

		axi_ad9250_0: cf-ad9250-1@79020000 {
			compatible = "xlnx,axi-ad9250-1.00.a";
			reg = <0x79020000 0x10000>;
			dmas = <&axi_dma_0 0>;
			dma-names = "rx";
			spibus-connected = <&adc0_ad9250>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		};

		axi_ad9250_1: cf-ad9250-2@79000000 {
			compatible = "xlnx,axi-ad9250-1.00.a";
			reg = <0x79000000 0x10000>;
			dmas = <&axi_dma_1 0>;
			dma-names = "rx";
			spibus-connected = <&adc1_ad9250>;
			xlnx,dphase-timeout = <0x8>;
			xlnx,family = "zynq";
			xlnx,num-mem = <0x1>;
			xlnx,num-reg = <0x1>;
			xlnx,s-axi-min-size = <0x1ff>;
			xlnx,slv-awidth = <0x20>;
			xlnx,slv-dwidth = <0x20>;
			xlnx,use-wstrb = <0x0>;
		};

	};
};
