// /home/dchen/lynx_utils/dsp_releases/070311_trunk/scripts/UseCase2a/LynxRegSetupFiles

const u8 Lynx_UC2_trans_13MHz_SR44_1k_MasterMode[] = {
//***********************************			
//System clock & DAI config			
0x50, 0xea,//48k 0x45,
0x51, 0x07, //48k 0x19,
0x52, 0x1e,//48k 0x1b,
0x53, 0x82, //13->26M 0x81,
0x54, 0xbb, //bsw 48 khz 0xaa,
0x60, 0x10, //bsw 0x14,
0x61, 0x80, //master mode 16bit
//0x61, 0x02,
//***************************************			
//Enable DAC to HP path			
0x5b, 0x0f,
0x2e, 0x1f,
D1981_REG_MICBIAS2,0x82,
0x5d, 0x11,
0x1b, 0x3f,
// Seb's ADC startup sequence
0x1a, 0x00,
0x13, 0x1f, //bsw volume max 0x80,
0x15, 0x1f, //bsw volume max 
0x1d, 0x50,
//0x9b,0x88, voice filtering
0x9b, 0x08,
0x90, 0x0c, //AUX
0x94, 0x88, //AUX
0x98, 0x0c,
0x9c, 0x88,
0x90, 0x3f,
0x98, 0x3f,
0x12, 0x07, //bsw pre max 0x06,
0x14, 0x07, //bsw pre max
0x13, 0x80,
0x62, 0x00,
0x63, 0x88, //0x63, 0x8c	//kg
0x6a, 0x00
};
const u16 Lynx_UC2_trans_13MHz_SR44_1k_MasterMode_SIZE = 29;

const u8 Lynx_UC2b_trans_13MHz_SR44_1k_MasterMode[] = {
//***********************************			
//System clock & DAI config			
0x50, 0xea,//48k 0x45,
0x51, 0x07, //48k 0x19,
0x52, 0x1e,//48k 0x1b,
0x53, 0x82, //13->26M 0x81,
0x54, 0xbb, //bsw 48 khz 0xaa,
0x60, 0x10,
0x61, 0x80,
//************************************			
//Enable DAC to HP path			
0x5b, 0x0f,
0x2e, 0x1f,
D1981_REG_MICBIAS1, 0x82,
0x5d, 0x11,
0x1b, 0x3f,
//NB MICL needs to be enabled due to bug in LYNX HW wereby right channel ADC
//doesnt work without the left channel enabled
// Seb's ADC startup sequence
0x1a, 0x00,
0x13, 0xc0,
0x15, 0x80,
0x1d, 0x50,
//E0  8B  0
0x90, 0x0c,
0x94, 0x88,
0x98, 0x0c,
0x9c, 0x88,
0x90, 0x3f,
0x98, 0x3f,
0x14, 0x07,
0x15, 0x80,
0x62, 0x00,
0x63, 0x88, //0x63, 0x8c	//kg
0x6a, 0x00
};
const u16 Lynx_UC2b_trans_13MHz_SR44_1k_MasterMode_SIZE = 27;

