{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608174855487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608174855495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 19:14:15 2020 " "Processing started: Wed Dec 16 19:14:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608174855495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174855495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RemoteLab -c RemoteLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off RemoteLab -c RemoteLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174855495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608174856400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608174856400 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "internal_pin_if.qsys " "Elaborating Platform Designer system entity \"internal_pin_if.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608174868189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:33 Progress: Loading hdl/internal_pin_if.qsys " "2020.12.16.19:14:33 Progress: Loading hdl/internal_pin_if.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174873075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:34 Progress: Reading input file " "2020.12.16.19:14:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174874137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:34 Progress: Adding CLK_IP \[clock_source 18.1\] " "2020.12.16.19:14:34 Progress: Adding CLK_IP \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174874265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module CLK_IP " "2020.12.16.19:14:35 Progress: Parameterizing module CLK_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding JTAG_2_Avalon_IP \[altera_jtag_avalon_master 18.1\] " "2020.12.16.19:14:35 Progress: Adding JTAG_2_Avalon_IP \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module JTAG_2_Avalon_IP " "2020.12.16.19:14:35 Progress: Parameterizing module JTAG_2_Avalon_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding LED_IP_0 \[altera_avalon_pio 18.1\] " "2020.12.16.19:14:35 Progress: Adding LED_IP_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module LED_IP_0 " "2020.12.16.19:14:35 Progress: Parameterizing module LED_IP_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding LED_IP_1 \[altera_avalon_pio 18.1\] " "2020.12.16.19:14:35 Progress: Adding LED_IP_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module LED_IP_1 " "2020.12.16.19:14:35 Progress: Parameterizing module LED_IP_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding SW_IP \[altera_avalon_pio 18.1\] " "2020.12.16.19:14:35 Progress: Adding SW_IP \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module SW_IP " "2020.12.16.19:14:35 Progress: Parameterizing module SW_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding param1 \[altera_avalon_pio 18.1\] " "2020.12.16.19:14:35 Progress: Adding param1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module param1 " "2020.12.16.19:14:35 Progress: Parameterizing module param1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding param2 \[altera_avalon_pio 18.1\] " "2020.12.16.19:14:35 Progress: Adding param2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module param2 " "2020.12.16.19:14:35 Progress: Parameterizing module param2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Adding param3 \[altera_avalon_pio 18.1\] " "2020.12.16.19:14:35 Progress: Adding param3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing module param3 " "2020.12.16.19:14:35 Progress: Parameterizing module param3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Building connections " "2020.12.16.19:14:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Parameterizing connections " "2020.12.16.19:14:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:35 Progress: Validating " "2020.12.16.19:14:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174875696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:14:38 Progress: Done reading input file " "2020.12.16.19:14:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174878267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174879972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174879972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if: Generating internal_pin_if \"internal_pin_if\" for QUARTUS_SYNTH " "Internal_pin_if: Generating internal_pin_if \"internal_pin_if\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174880797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP: \"internal_pin_if\" instantiated altera_jtag_avalon_master \"JTAG_2_Avalon_IP\" " "JTAG_2_Avalon_IP: \"internal_pin_if\" instantiated altera_jtag_avalon_master \"JTAG_2_Avalon_IP\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0' " "LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0002_LED_IP_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  \] " "LED_IP_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0002_LED_IP_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0' " "LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: \"internal_pin_if\" instantiated altera_avalon_pio \"LED_IP_0\" " "LED_IP_0: \"internal_pin_if\" instantiated altera_avalon_pio \"LED_IP_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP' " "SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0003_SW_IP_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  \] " "SW_IP:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0003_SW_IP_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP' " "SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: \"internal_pin_if\" instantiated altera_avalon_pio \"SW_IP\" " "SW_IP: \"internal_pin_if\" instantiated altera_avalon_pio \"SW_IP\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: Starting RTL generation for module 'internal_pin_if_param1' " "Param1: Starting RTL generation for module 'internal_pin_if_param1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0004_param1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  \] " "Param1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0004_param1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_3194968186966466382.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174890976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: Done RTL generation for module 'internal_pin_if_param1' " "Param1: Done RTL generation for module 'internal_pin_if_param1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174891240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: \"internal_pin_if\" instantiated altera_avalon_pio \"param1\" " "Param1: \"internal_pin_if\" instantiated altera_avalon_pio \"param1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174891259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174897589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174898283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174898978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174899660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174900352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174901063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"internal_pin_if\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"internal_pin_if\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174905999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"internal_pin_if\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"internal_pin_if\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_2_Avalon_IP\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_2_Avalon_IP\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_2_Avalon_IP\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_2_Avalon_IP\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_2_Avalon_IP_master_translator\" " "JTAG_2_Avalon_IP_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_2_Avalon_IP_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_IP_0_s1_translator\" " "LED_IP_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_IP_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_2_Avalon_IP_master_agent\" " "JTAG_2_Avalon_IP_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_2_Avalon_IP_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_IP_0_s1_agent\" " "LED_IP_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_IP_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_2_Avalon_IP_master_limiter\" " "JTAG_2_Avalon_IP_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_2_Avalon_IP_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174906176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174907493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174907503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if: Done \"internal_pin_if\" with 28 modules, 43 files " "Internal_pin_if: Done \"internal_pin_if\" with 28 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174907503 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "internal_pin_if.qsys " "Finished elaborating Platform Designer system entity \"internal_pin_if.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608174908423 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/Lab5.v " "Can't analyze file -- file ../hdl/Lab5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608174908606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/378/engr852/hdl/userdesign.v 0 0 " "Found 0 design units, including 0 entities, in source file /intelfpga_lite/18.1/378/engr852/hdl/userdesign.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/378/engr852/hdl/top.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/18.1/378/engr852/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pin_ip " "Found entity 1: pin_ip" {  } { { "../hdl/pin_ip.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/pin_ip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908672 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/378/engr852/hdl/motionestimator.v 8 8 " "Found 8 design units, including 8 entities, in source file /intelfpga_lite/18.1/378/engr852/hdl/motionestimator.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotionEstimator " "Found entity 1: MotionEstimator" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM_R " "Found entity 2: ROM_R" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "3 ROM_S " "Found entity 3: ROM_S" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "4 PE " "Found entity 4: PE" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "5 PEend " "Found entity 5: PEend" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "7 Comparator " "Found entity 7: Comparator" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""} { "Info" "ISGN_ENTITY_NAME" "8 PEtotal " "Found entity 8: PEtotal" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/internal_pin_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/internal_pin_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if " "Found entity 1: internal_pin_if" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908846 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908846 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908890 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908936 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174908988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174908988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_timing_adt " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_timing_adt" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_LED_IP_0 " "Found entity 1: internal_pin_if_LED_IP_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_SW_IP " "Found entity 1: internal_pin_if_SW_IP" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0 " "Found entity 1: internal_pin_if_mm_interconnect_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_avalon_st_adapter " "Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_cmd_demux " "Found entity 1: internal_pin_if_mm_interconnect_0_cmd_demux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_cmd_mux " "Found entity 1: internal_pin_if_mm_interconnect_0_cmd_mux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel internal_pin_if_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608174909169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel internal_pin_if_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608174909170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_router_default_decode " "Found entity 1: internal_pin_if_mm_interconnect_0_router_default_decode" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909175 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_pin_if_mm_interconnect_0_router " "Found entity 2: internal_pin_if_mm_interconnect_0_router" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel internal_pin_if_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608174909183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel internal_pin_if_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608174909184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_router_001_default_decode " "Found entity 1: internal_pin_if_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909189 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_pin_if_mm_interconnect_0_router_001 " "Found entity 2: internal_pin_if_mm_interconnect_0_router_001" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_rsp_demux " "Found entity 1: internal_pin_if_mm_interconnect_0_rsp_demux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_rsp_mux " "Found entity 1: internal_pin_if_mm_interconnect_0_rsp_mux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_param1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_param1 " "Found entity 1: internal_pin_if_param1" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608174909229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KEYSp top.v(75) " "Verilog HDL Implicit Net warning at top.v(75): created implicit net for \"KEYSp\"" {  } { { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1608174909230 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "shiftR top.v(50) " "Verilog HDL error at top.v(50): object \"shiftR\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608174909241 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "shiftS top.v(51) " "Verilog HDL error at top.v(51): object \"shiftS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608174909241 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEYTemp top.v(75) " "Verilog HDL error at top.v(75): object \"KEYTemp\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1608174909242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/output_files/RemoteLab.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/output_files/RemoteLab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608174909443 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 16 19:15:09 2020 " "Processing ended: Wed Dec 16 19:15:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608174909443 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608174909443 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608174909443 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174909443 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608174910116 ""}
