<root><simulation><result_generated_time />2023-05-13 01:51:29<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 57, 'IX': 57, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 144}<im2col_enable />False<total_MAC_operation />1016064<total_data_size_element />{'W': 1296, 'I': 467856, 'O': 112896}<total_data_reuse />{'W': 784, 'I': 2.1717451523545708, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OY_16']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />60</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [28, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 28)]], [[('C', 1)], [('C', 1)]], [], []]<I />[[], [[('C', 1)], [('C', 1), ('OY', 28)]], [], []]<O />[[[('C', 1)], [('C', 1)]], [[], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FY', 3), ('OX', 2), ('FX', 3), ('OX', 2)], [], []]<I />[[('OX', 7), ('FY', 3), ('OX', 2)], [('FX', 3), ('OX', 2)], []]<O />[[('OX', 7), ('FY', 3), ('OX', 2), ('FX', 3), ('OX', 2)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 28, 1, 1], 'I': [1.0, 2.17, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [336, 25992, 25992], 'O': [224, 6272, 6272], 'O_partial': [224, 0, 0], 'O_final': [0, 6272, 6272]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.66, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.66, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [336, 25992, 25992], 'O': [112, 6272, 6272], 'O_partial': [112, 0, 0], 'O_final': [0, 6272, 6272]}<total_unit_count />{'W': [28, 1, 1, 1], 'I': [28, 28, 1, 1], 'O': [28, 28, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [28, 28, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5184, 1296], [1296, 1296], [1296, 0]]<I />[[1016064, 467856], [467856, 467856], [467856, 0]]<O />[[(903168, 1016064), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(903168, 1016064), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[648, 162], [20, 20], [5, 0]]<I />[[127008, 58482], [7310, 7310], [1828, 0]]<O />[[(112896, 127008), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([112896, 127008], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />1016064<idle />36142848</mac_count></basic_info><energy><total_energy />4033242.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[57.6, 1454.3999999999999, 2433.6]<O />[86.39999999999999, 345.59999999999997, 590.4]</mem_energy_breakdown><MAC_energy><active_MAC />2221115.9<idle_MAC />1807142.4<total />4028258.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0225<utilization_without_data_loading />0.0273<utilization_spatial />0.0273<utilization_temporal_with_data_loading />0.8235<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />44064<latency_cycle_without_data_loading />36288<ideal_computing_cycle />36288<data_loading><load_cycle_total />7776<load_cycle_individual />{'W': [288, 144, 0], 'I': [2736, 7344, 0]}<load_cycle_combined />{'W': 432, 'I': 7344}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-36144], [-36288, -36288], [-36288, -36288]], 'I': [[-36144], [-26640, -17280], [-36288, -36288]], 'O': [[-36288], [-35712, -34560], [-34560, -35856]]}<mem_stall_cycle_shared />{'W': [[-36144], [-36288, 0], [0, 0]], 'I': [[-36144], [-26640, 0], [0, 0]], 'O': [[-36288], [-35712, -34560], [-34560, -35856]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [336, 25992, 25992], 'O': [224, 6272, 6272], 'O_partial': [224, 0, 0], 'O_final': [0, 6272, 6272]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [9408, 25992, 25992], 'O': [6272, 6272, 6272]}<loop_cycles_each_level />{'W': [252, 252, 252], 'I': [42, 252, 252], 'O': [252, 252, 252]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.3], [0.3, 0.3]], 'I': [[8.0, 8.0], [224.0, 103.1], [103.1, 103.1]], 'O': [[8.0, 0.9], [24.9, 24.9], [24.9, 24.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.3], [0.3, 0.3]], 'I': [[8.0, 8.0], [224.0, 103.1], [103.1, 103.1]], 'O': [[8.0, 0.9], [24.9, 24.9], [24.9, 24.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [0.3, 0.3], [0.3, 0]], 'I': [[8.0, 8.0], [224.0, 103.1], [103.1, 0]], 'O': [[8.0, 0.9], [24.9, 24.9], [24.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [249.2, 128.3], [103.4, 24.9]], 'I': [[8.0, 8.0], [249.2, 128.3], [103.4, 24.9]], 'O': [[8.0, 0.9], [249.2, 128.3], [103.4, 24.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 252], [252, 252, 1], [252, 252, 1]], 'I': [[1, 1, 252], [42, 42, 6], [252, 252, 1]], 'O': [[1, 1, 252], [252, 252, 1], [252, 252, 1]]}<trans_time_real />{'W': [[0, 1, 252], [[1, 252, 1], [0, 252, 1]], [[0, 252, 1], [0, 252, 1]]], 'I': [[0, 1, 252], [[5, 42, 6], [18, 42, 6]], [[51, 252, 1], [13, 252, 1]]], 'O': [[0, 1, 252], [[4, 252, 1], [12, 252, 1]], [[12, 252, 1], [3, 252, 1]]]}<single_stall_cycle />{'W': [[-1], [-251, -252], [-252, -252]], 'I': [[-1], [-37, -24], [-201, -239]], 'O': [[-1], [-248, -240], [-240, -249]]}<single_stall_count />{'W': [251, 0, 0], 'I': [251, 5, 0], 'O': [252, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12, 0]}, 1: {'W': [0, 0], 'I': [90, 0], 'O': [12, 12]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-252, -252], [-240, -252]], 1: [[-162, -252], [-240, -240]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.3<mem_area_percentage />98.9 %</area></results><elapsed_time_second />0</simulation></root>