
BuczekSumowskiBluePillProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080074d0  080074d0  000174d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074f8  080074f8  000202cc  2**0
                  CONTENTS
  4 .ARM          00000000  080074f8  080074f8  000202cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080074f8  080074f8  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074f8  080074f8  000174f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080074fc  080074fc  000174fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  08007500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  200002cc  080077cc  000202cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  080077cc  00020558  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f12a  00000000  00000000  000202f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bca  00000000  00000000  0002f41f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  00030ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b28  00000000  00000000  00031bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001813a  00000000  00000000  000326f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d86e  00000000  00000000  0004a82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088a35  00000000  00000000  00058098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0acd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031a4  00000000  00000000  000e0b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200002cc 	.word	0x200002cc
 8000128:	00000000 	.word	0x00000000
 800012c:	080074b8 	.word	0x080074b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200002d0 	.word	0x200002d0
 8000148:	080074b8 	.word	0x080074b8

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa21 	bl	8000598 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f895 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8fd 	bl	8000358 <MX_GPIO_Init>
  MX_I2C1_Init();
 800015e:	f000 f8cd 	bl	80002fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  	//MessageLen = sprintf((char*)Message, "msalamon.pl VL53L0X test\n\r");
	//HAL_UART_Transmit(&huart2, Message, MessageLen, 100);

	Dev->I2cHandle = &hi2c1;
 8000162:	4b42      	ldr	r3, [pc, #264]	; (800026c <main+0x120>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a42      	ldr	r2, [pc, #264]	; (8000270 <main+0x124>)
 8000168:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	Dev->I2cDevAddr = 0x52;
 800016c:	4b3f      	ldr	r3, [pc, #252]	; (800026c <main+0x120>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	2252      	movs	r2, #82	; 0x52
 8000172:	f883 2184 	strb.w	r2, [r3, #388]	; 0x184

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // Disable XSHUT
 8000176:	2200      	movs	r2, #0
 8000178:	2180      	movs	r1, #128	; 0x80
 800017a:	483e      	ldr	r0, [pc, #248]	; (8000274 <main+0x128>)
 800017c:	f000 fcfa 	bl	8000b74 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000180:	2064      	movs	r0, #100	; 0x64
 8000182:	f000 fa6b 	bl	800065c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // Enable XSHUT
 8000186:	2201      	movs	r2, #1
 8000188:	2180      	movs	r1, #128	; 0x80
 800018a:	483a      	ldr	r0, [pc, #232]	; (8000274 <main+0x128>)
 800018c:	f000 fcf2 	bl	8000b74 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000190:	2064      	movs	r0, #100	; 0x64
 8000192:	f000 fa63 	bl	800065c <HAL_Delay>

	//
	// VL53L0X init for Single Measurement
	//

	VL53L0X_WaitDeviceBooted( Dev );
 8000196:	4b35      	ldr	r3, [pc, #212]	; (800026c <main+0x120>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	4618      	mov	r0, r3
 800019c:	f002 fbf4 	bl	8002988 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 80001a0:	4b32      	ldr	r3, [pc, #200]	; (800026c <main+0x120>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	4618      	mov	r0, r3
 80001a6:	f002 f8e5 	bl	8002374 <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 80001aa:	4b30      	ldr	r3, [pc, #192]	; (800026c <main+0x120>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4618      	mov	r0, r3
 80001b0:	f002 fa66 	bl	8002680 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 80001b4:	4b2d      	ldr	r3, [pc, #180]	; (800026c <main+0x120>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	1c7a      	adds	r2, r7, #1
 80001ba:	1cb9      	adds	r1, r7, #2
 80001bc:	4618      	mov	r0, r3
 80001be:	f003 f921 	bl	8003404 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 80001c2:	4b2a      	ldr	r3, [pc, #168]	; (800026c <main+0x120>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	1cfa      	adds	r2, r7, #3
 80001c8:	1d39      	adds	r1, r7, #4
 80001ca:	4618      	mov	r0, r3
 80001cc:	f003 fe34 	bl	8003e38 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80001d0:	4b26      	ldr	r3, [pc, #152]	; (800026c <main+0x120>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	2100      	movs	r1, #0
 80001d6:	4618      	mov	r0, r3
 80001d8:	f002 fc98 	bl	8002b0c <VL53L0X_SetDeviceMode>

	// Enable/Disable Sigma and Signal check
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 80001dc:	4b23      	ldr	r3, [pc, #140]	; (800026c <main+0x120>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	2201      	movs	r2, #1
 80001e2:	2100      	movs	r1, #0
 80001e4:	4618      	mov	r0, r3
 80001e6:	f002 ff09 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80001ea:	4b20      	ldr	r3, [pc, #128]	; (800026c <main+0x120>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	2201      	movs	r2, #1
 80001f0:	2101      	movs	r1, #1
 80001f2:	4618      	mov	r0, r3
 80001f4:	f002 ff02 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 80001f8:	4b1c      	ldr	r3, [pc, #112]	; (800026c <main+0x120>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	f641 1299 	movw	r2, #6553	; 0x1999
 8000200:	2101      	movs	r1, #1
 8000202:	4618      	mov	r0, r3
 8000204:	f002 ffa8 	bl	8003158 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8000208:	4b18      	ldr	r3, [pc, #96]	; (800026c <main+0x120>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f002 ffa0 	bl	8003158 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8000218:	4b14      	ldr	r3, [pc, #80]	; (800026c <main+0x120>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8000220:	4618      	mov	r0, r3
 8000222:	f002 fcce 	bl	8002bc2 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8000226:	4b11      	ldr	r3, [pc, #68]	; (800026c <main+0x120>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	2212      	movs	r2, #18
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f002 fced 	bl	8002c0e <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8000234:	4b0d      	ldr	r3, [pc, #52]	; (800026c <main+0x120>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	220e      	movs	r2, #14
 800023a:	2101      	movs	r1, #1
 800023c:	4618      	mov	r0, r3
 800023e:	f002 fce6 	bl	8002c0e <VL53L0X_SetVcselPulsePeriod>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8000242:	4b0a      	ldr	r3, [pc, #40]	; (800026c <main+0x120>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	490c      	ldr	r1, [pc, #48]	; (8000278 <main+0x12c>)
 8000248:	4618      	mov	r0, r3
 800024a:	f003 fc09 	bl	8003a60 <VL53L0X_PerformSingleRangingMeasurement>

	  if(RangingData.RangeStatus == 0)
 800024e:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <main+0x12c>)
 8000250:	7e1b      	ldrb	r3, [r3, #24]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d1f5      	bne.n	8000242 <main+0xf6>
	  {
		  measument = RangingData.RangeMilliMeter;
 8000256:	4b08      	ldr	r3, [pc, #32]	; (8000278 <main+0x12c>)
 8000258:	891a      	ldrh	r2, [r3, #8]
 800025a:	4b08      	ldr	r3, [pc, #32]	; (800027c <main+0x130>)
 800025c:	801a      	strh	r2, [r3, #0]
		  i++;
 800025e:	4b08      	ldr	r3, [pc, #32]	; (8000280 <main+0x134>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	3301      	adds	r3, #1
 8000264:	4a06      	ldr	r2, [pc, #24]	; (8000280 <main+0x134>)
 8000266:	6013      	str	r3, [r2, #0]
	  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8000268:	e7eb      	b.n	8000242 <main+0xf6>
 800026a:	bf00      	nop
 800026c:	20000000 	.word	0x20000000
 8000270:	200002e8 	.word	0x200002e8
 8000274:	40010c00 	.word	0x40010c00
 8000278:	2000033c 	.word	0x2000033c
 800027c:	2000050c 	.word	0x2000050c
 8000280:	20000510 	.word	0x20000510

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b090      	sub	sp, #64	; 0x40
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	f107 0318 	add.w	r3, r7, #24
 800028e:	2228      	movs	r2, #40	; 0x28
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f007 f900 	bl	8007498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]
 80002a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a6:	2302      	movs	r3, #2
 80002a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002aa:	2301      	movs	r3, #1
 80002ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ae:	2310      	movs	r3, #16
 80002b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002b2:	2300      	movs	r3, #0
 80002b4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b6:	f107 0318 	add.w	r3, r7, #24
 80002ba:	4618      	mov	r0, r3
 80002bc:	f001 fc40 	bl	8001b40 <HAL_RCC_OscConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002c6:	f000 f89b 	bl	8000400 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	230f      	movs	r3, #15
 80002cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002da:	2300      	movs	r3, #0
 80002dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f001 feae 	bl	8002044 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ee:	f000 f887 	bl	8000400 <Error_Handler>
  }
}
 80002f2:	bf00      	nop
 80002f4:	3740      	adds	r7, #64	; 0x40
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}
	...

080002fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000300:	4b12      	ldr	r3, [pc, #72]	; (800034c <MX_I2C1_Init+0x50>)
 8000302:	4a13      	ldr	r2, [pc, #76]	; (8000350 <MX_I2C1_Init+0x54>)
 8000304:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000306:	4b11      	ldr	r3, [pc, #68]	; (800034c <MX_I2C1_Init+0x50>)
 8000308:	4a12      	ldr	r2, [pc, #72]	; (8000354 <MX_I2C1_Init+0x58>)
 800030a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800030c:	4b0f      	ldr	r3, [pc, #60]	; (800034c <MX_I2C1_Init+0x50>)
 800030e:	2200      	movs	r2, #0
 8000310:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000312:	4b0e      	ldr	r3, [pc, #56]	; (800034c <MX_I2C1_Init+0x50>)
 8000314:	2200      	movs	r2, #0
 8000316:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000318:	4b0c      	ldr	r3, [pc, #48]	; (800034c <MX_I2C1_Init+0x50>)
 800031a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800031e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000320:	4b0a      	ldr	r3, [pc, #40]	; (800034c <MX_I2C1_Init+0x50>)
 8000322:	2200      	movs	r2, #0
 8000324:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000326:	4b09      	ldr	r3, [pc, #36]	; (800034c <MX_I2C1_Init+0x50>)
 8000328:	2200      	movs	r2, #0
 800032a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800032c:	4b07      	ldr	r3, [pc, #28]	; (800034c <MX_I2C1_Init+0x50>)
 800032e:	2200      	movs	r2, #0
 8000330:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000332:	4b06      	ldr	r3, [pc, #24]	; (800034c <MX_I2C1_Init+0x50>)
 8000334:	2200      	movs	r2, #0
 8000336:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000338:	4804      	ldr	r0, [pc, #16]	; (800034c <MX_I2C1_Init+0x50>)
 800033a:	f000 fc33 	bl	8000ba4 <HAL_I2C_Init>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000344:	f000 f85c 	bl	8000400 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000348:	bf00      	nop
 800034a:	bd80      	pop	{r7, pc}
 800034c:	200002e8 	.word	0x200002e8
 8000350:	40005400 	.word	0x40005400
 8000354:	000186a0 	.word	0x000186a0

08000358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b086      	sub	sp, #24
 800035c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035e:	f107 0308 	add.w	r3, r7, #8
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800036c:	4b21      	ldr	r3, [pc, #132]	; (80003f4 <MX_GPIO_Init+0x9c>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a20      	ldr	r2, [pc, #128]	; (80003f4 <MX_GPIO_Init+0x9c>)
 8000372:	f043 0310 	orr.w	r3, r3, #16
 8000376:	6193      	str	r3, [r2, #24]
 8000378:	4b1e      	ldr	r3, [pc, #120]	; (80003f4 <MX_GPIO_Init+0x9c>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	f003 0310 	and.w	r3, r3, #16
 8000380:	607b      	str	r3, [r7, #4]
 8000382:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000384:	4b1b      	ldr	r3, [pc, #108]	; (80003f4 <MX_GPIO_Init+0x9c>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	4a1a      	ldr	r2, [pc, #104]	; (80003f4 <MX_GPIO_Init+0x9c>)
 800038a:	f043 0308 	orr.w	r3, r3, #8
 800038e:	6193      	str	r3, [r2, #24]
 8000390:	4b18      	ldr	r3, [pc, #96]	; (80003f4 <MX_GPIO_Init+0x9c>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	f003 0308 	and.w	r3, r3, #8
 8000398:	603b      	str	r3, [r7, #0]
 800039a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003a2:	4815      	ldr	r0, [pc, #84]	; (80003f8 <MX_GPIO_Init+0xa0>)
 80003a4:	f000 fbe6 	bl	8000b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2180      	movs	r1, #128	; 0x80
 80003ac:	4813      	ldr	r0, [pc, #76]	; (80003fc <MX_GPIO_Init+0xa4>)
 80003ae:	f000 fbe1 	bl	8000b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80003b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b8:	2301      	movs	r3, #1
 80003ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003bc:	2300      	movs	r3, #0
 80003be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c0:	2302      	movs	r3, #2
 80003c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003c4:	f107 0308 	add.w	r3, r7, #8
 80003c8:	4619      	mov	r1, r3
 80003ca:	480b      	ldr	r0, [pc, #44]	; (80003f8 <MX_GPIO_Init+0xa0>)
 80003cc:	f000 fa4e 	bl	800086c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80003d0:	2380      	movs	r3, #128	; 0x80
 80003d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d4:	2301      	movs	r3, #1
 80003d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003dc:	2302      	movs	r3, #2
 80003de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e0:	f107 0308 	add.w	r3, r7, #8
 80003e4:	4619      	mov	r1, r3
 80003e6:	4805      	ldr	r0, [pc, #20]	; (80003fc <MX_GPIO_Init+0xa4>)
 80003e8:	f000 fa40 	bl	800086c <HAL_GPIO_Init>

}
 80003ec:	bf00      	nop
 80003ee:	3718      	adds	r7, #24
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	40021000 	.word	0x40021000
 80003f8:	40011000 	.word	0x40011000
 80003fc:	40010c00 	.word	0x40010c00

08000400 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000404:	b672      	cpsid	i
}
 8000406:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000408:	e7fe      	b.n	8000408 <Error_Handler+0x8>
	...

0800040c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000412:	4b0e      	ldr	r3, [pc, #56]	; (800044c <HAL_MspInit+0x40>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	4a0d      	ldr	r2, [pc, #52]	; (800044c <HAL_MspInit+0x40>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6193      	str	r3, [r2, #24]
 800041e:	4b0b      	ldr	r3, [pc, #44]	; (800044c <HAL_MspInit+0x40>)
 8000420:	699b      	ldr	r3, [r3, #24]
 8000422:	f003 0301 	and.w	r3, r3, #1
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800042a:	4b08      	ldr	r3, [pc, #32]	; (800044c <HAL_MspInit+0x40>)
 800042c:	69db      	ldr	r3, [r3, #28]
 800042e:	4a07      	ldr	r2, [pc, #28]	; (800044c <HAL_MspInit+0x40>)
 8000430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000434:	61d3      	str	r3, [r2, #28]
 8000436:	4b05      	ldr	r3, [pc, #20]	; (800044c <HAL_MspInit+0x40>)
 8000438:	69db      	ldr	r3, [r3, #28]
 800043a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800043e:	603b      	str	r3, [r7, #0]
 8000440:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000442:	bf00      	nop
 8000444:	370c      	adds	r7, #12
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	40021000 	.word	0x40021000

08000450 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b08a      	sub	sp, #40	; 0x28
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000458:	f107 0314 	add.w	r3, r7, #20
 800045c:	2200      	movs	r2, #0
 800045e:	601a      	str	r2, [r3, #0]
 8000460:	605a      	str	r2, [r3, #4]
 8000462:	609a      	str	r2, [r3, #8]
 8000464:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a1d      	ldr	r2, [pc, #116]	; (80004e0 <HAL_I2C_MspInit+0x90>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d132      	bne.n	80004d6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000470:	4b1c      	ldr	r3, [pc, #112]	; (80004e4 <HAL_I2C_MspInit+0x94>)
 8000472:	699b      	ldr	r3, [r3, #24]
 8000474:	4a1b      	ldr	r2, [pc, #108]	; (80004e4 <HAL_I2C_MspInit+0x94>)
 8000476:	f043 0308 	orr.w	r3, r3, #8
 800047a:	6193      	str	r3, [r2, #24]
 800047c:	4b19      	ldr	r3, [pc, #100]	; (80004e4 <HAL_I2C_MspInit+0x94>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	f003 0308 	and.w	r3, r3, #8
 8000484:	613b      	str	r3, [r7, #16]
 8000486:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000488:	f44f 7340 	mov.w	r3, #768	; 0x300
 800048c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800048e:	2312      	movs	r3, #18
 8000490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000492:	2303      	movs	r3, #3
 8000494:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000496:	f107 0314 	add.w	r3, r7, #20
 800049a:	4619      	mov	r1, r3
 800049c:	4812      	ldr	r0, [pc, #72]	; (80004e8 <HAL_I2C_MspInit+0x98>)
 800049e:	f000 f9e5 	bl	800086c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80004a2:	4b12      	ldr	r3, [pc, #72]	; (80004ec <HAL_I2C_MspInit+0x9c>)
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	627b      	str	r3, [r7, #36]	; 0x24
 80004a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004aa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80004ae:	627b      	str	r3, [r7, #36]	; 0x24
 80004b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004b2:	f043 0302 	orr.w	r3, r3, #2
 80004b6:	627b      	str	r3, [r7, #36]	; 0x24
 80004b8:	4a0c      	ldr	r2, [pc, #48]	; (80004ec <HAL_I2C_MspInit+0x9c>)
 80004ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004bc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004be:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <HAL_I2C_MspInit+0x94>)
 80004c0:	69db      	ldr	r3, [r3, #28]
 80004c2:	4a08      	ldr	r2, [pc, #32]	; (80004e4 <HAL_I2C_MspInit+0x94>)
 80004c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004c8:	61d3      	str	r3, [r2, #28]
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <HAL_I2C_MspInit+0x94>)
 80004cc:	69db      	ldr	r3, [r3, #28]
 80004ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80004d6:	bf00      	nop
 80004d8:	3728      	adds	r7, #40	; 0x28
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	40005400 	.word	0x40005400
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010c00 	.word	0x40010c00
 80004ec:	40010000 	.word	0x40010000

080004f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <NMI_Handler+0x4>

080004f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004f6:	b480      	push	{r7}
 80004f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004fa:	e7fe      	b.n	80004fa <HardFault_Handler+0x4>

080004fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000500:	e7fe      	b.n	8000500 <MemManage_Handler+0x4>

08000502 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000502:	b480      	push	{r7}
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000506:	e7fe      	b.n	8000506 <BusFault_Handler+0x4>

08000508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800050c:	e7fe      	b.n	800050c <UsageFault_Handler+0x4>

0800050e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800050e:	b480      	push	{r7}
 8000510:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000512:	bf00      	nop
 8000514:	46bd      	mov	sp, r7
 8000516:	bc80      	pop	{r7}
 8000518:	4770      	bx	lr

0800051a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800051a:	b480      	push	{r7}
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800051e:	bf00      	nop
 8000520:	46bd      	mov	sp, r7
 8000522:	bc80      	pop	{r7}
 8000524:	4770      	bx	lr

08000526 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000526:	b480      	push	{r7}
 8000528:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800052a:	bf00      	nop
 800052c:	46bd      	mov	sp, r7
 800052e:	bc80      	pop	{r7}
 8000530:	4770      	bx	lr

08000532 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000532:	b580      	push	{r7, lr}
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000536:	f000 f875 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}

0800053e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800053e:	b480      	push	{r7}
 8000540:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr
	...

0800054c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800054c:	480c      	ldr	r0, [pc, #48]	; (8000580 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800054e:	490d      	ldr	r1, [pc, #52]	; (8000584 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000550:	4a0d      	ldr	r2, [pc, #52]	; (8000588 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000552:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000554:	e002      	b.n	800055c <LoopCopyDataInit>

08000556 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000556:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000558:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800055a:	3304      	adds	r3, #4

0800055c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800055c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800055e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000560:	d3f9      	bcc.n	8000556 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000562:	4a0a      	ldr	r2, [pc, #40]	; (800058c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000564:	4c0a      	ldr	r4, [pc, #40]	; (8000590 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000566:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000568:	e001      	b.n	800056e <LoopFillZerobss>

0800056a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800056a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800056c:	3204      	adds	r2, #4

0800056e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800056e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000570:	d3fb      	bcc.n	800056a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000572:	f7ff ffe4 	bl	800053e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000576:	f006 ff5d 	bl	8007434 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800057a:	f7ff fde7 	bl	800014c <main>
  bx lr
 800057e:	4770      	bx	lr
  ldr r0, =_sdata
 8000580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000584:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8000588:	08007500 	.word	0x08007500
  ldr r2, =_sbss
 800058c:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8000590:	20000558 	.word	0x20000558

08000594 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000594:	e7fe      	b.n	8000594 <ADC1_2_IRQHandler>
	...

08000598 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059c:	4b08      	ldr	r3, [pc, #32]	; (80005c0 <HAL_Init+0x28>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a07      	ldr	r2, [pc, #28]	; (80005c0 <HAL_Init+0x28>)
 80005a2:	f043 0310 	orr.w	r3, r3, #16
 80005a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 f92b 	bl	8000804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ae:	200f      	movs	r0, #15
 80005b0:	f000 f808 	bl	80005c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b4:	f7ff ff2a 	bl	800040c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40022000 	.word	0x40022000

080005c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005cc:	4b12      	ldr	r3, [pc, #72]	; (8000618 <HAL_InitTick+0x54>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <HAL_InitTick+0x58>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005da:	fbb3 f3f1 	udiv	r3, r3, r1
 80005de:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 f935 	bl	8000852 <HAL_SYSTICK_Config>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	e00e      	b.n	8000610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b0f      	cmp	r3, #15
 80005f6:	d80a      	bhi.n	800060e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f8:	2200      	movs	r2, #0
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000600:	f000 f90b 	bl	800081a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000604:	4a06      	ldr	r2, [pc, #24]	; (8000620 <HAL_InitTick+0x5c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
 800060c:	e000      	b.n	8000610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000004 	.word	0x20000004
 800061c:	2000000c 	.word	0x2000000c
 8000620:	20000008 	.word	0x20000008

08000624 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <HAL_IncTick+0x1c>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_IncTick+0x20>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4413      	add	r3, r2
 8000634:	4a03      	ldr	r2, [pc, #12]	; (8000644 <HAL_IncTick+0x20>)
 8000636:	6013      	str	r3, [r2, #0]
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	bc80      	pop	{r7}
 800063e:	4770      	bx	lr
 8000640:	2000000c 	.word	0x2000000c
 8000644:	20000514 	.word	0x20000514

08000648 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;
 800064c:	4b02      	ldr	r3, [pc, #8]	; (8000658 <HAL_GetTick+0x10>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	20000514 	.word	0x20000514

0800065c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000664:	f7ff fff0 	bl	8000648 <HAL_GetTick>
 8000668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000674:	d005      	beq.n	8000682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000676:	4b0a      	ldr	r3, [pc, #40]	; (80006a0 <HAL_Delay+0x44>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	461a      	mov	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4413      	add	r3, r2
 8000680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000682:	bf00      	nop
 8000684:	f7ff ffe0 	bl	8000648 <HAL_GetTick>
 8000688:	4602      	mov	r2, r0
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	429a      	cmp	r2, r3
 8000692:	d8f7      	bhi.n	8000684 <HAL_Delay+0x28>
  {
  }
}
 8000694:	bf00      	nop
 8000696:	bf00      	nop
 8000698:	3710      	adds	r7, #16
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	2000000c 	.word	0x2000000c

080006a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c0:	4013      	ands	r3, r2
 80006c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d6:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	60d3      	str	r3, [r2, #12]
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <__NVIC_GetPriorityGrouping+0x18>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	0a1b      	lsrs	r3, r3, #8
 80006f6:	f003 0307 	and.w	r3, r3, #7
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bc80      	pop	{r7}
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	6039      	str	r1, [r7, #0]
 8000712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000718:	2b00      	cmp	r3, #0
 800071a:	db0a      	blt.n	8000732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	b2da      	uxtb	r2, r3
 8000720:	490c      	ldr	r1, [pc, #48]	; (8000754 <__NVIC_SetPriority+0x4c>)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	0112      	lsls	r2, r2, #4
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	440b      	add	r3, r1
 800072c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000730:	e00a      	b.n	8000748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	b2da      	uxtb	r2, r3
 8000736:	4908      	ldr	r1, [pc, #32]	; (8000758 <__NVIC_SetPriority+0x50>)
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	f003 030f 	and.w	r3, r3, #15
 800073e:	3b04      	subs	r3, #4
 8000740:	0112      	lsls	r2, r2, #4
 8000742:	b2d2      	uxtb	r2, r2
 8000744:	440b      	add	r3, r1
 8000746:	761a      	strb	r2, [r3, #24]
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	e000e100 	.word	0xe000e100
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800075c:	b480      	push	{r7}
 800075e:	b089      	sub	sp, #36	; 0x24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f003 0307 	and.w	r3, r3, #7
 800076e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	f1c3 0307 	rsb	r3, r3, #7
 8000776:	2b04      	cmp	r3, #4
 8000778:	bf28      	it	cs
 800077a:	2304      	movcs	r3, #4
 800077c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	3304      	adds	r3, #4
 8000782:	2b06      	cmp	r3, #6
 8000784:	d902      	bls.n	800078c <NVIC_EncodePriority+0x30>
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	3b03      	subs	r3, #3
 800078a:	e000      	b.n	800078e <NVIC_EncodePriority+0x32>
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000794:	69bb      	ldr	r3, [r7, #24]
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	43da      	mvns	r2, r3
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	401a      	ands	r2, r3
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	fa01 f303 	lsl.w	r3, r1, r3
 80007ae:	43d9      	mvns	r1, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b4:	4313      	orrs	r3, r2
         );
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3724      	adds	r7, #36	; 0x24
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr

080007c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3b01      	subs	r3, #1
 80007cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007d0:	d301      	bcc.n	80007d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007d2:	2301      	movs	r3, #1
 80007d4:	e00f      	b.n	80007f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007d6:	4a0a      	ldr	r2, [pc, #40]	; (8000800 <SysTick_Config+0x40>)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	3b01      	subs	r3, #1
 80007dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007de:	210f      	movs	r1, #15
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007e4:	f7ff ff90 	bl	8000708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007e8:	4b05      	ldr	r3, [pc, #20]	; (8000800 <SysTick_Config+0x40>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ee:	4b04      	ldr	r3, [pc, #16]	; (8000800 <SysTick_Config+0x40>)
 80007f0:	2207      	movs	r2, #7
 80007f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	e000e010 	.word	0xe000e010

08000804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f7ff ff49 	bl	80006a4 <__NVIC_SetPriorityGrouping>
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800081a:	b580      	push	{r7, lr}
 800081c:	b086      	sub	sp, #24
 800081e:	af00      	add	r7, sp, #0
 8000820:	4603      	mov	r3, r0
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	607a      	str	r2, [r7, #4]
 8000826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800082c:	f7ff ff5e 	bl	80006ec <__NVIC_GetPriorityGrouping>
 8000830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	68b9      	ldr	r1, [r7, #8]
 8000836:	6978      	ldr	r0, [r7, #20]
 8000838:	f7ff ff90 	bl	800075c <NVIC_EncodePriority>
 800083c:	4602      	mov	r2, r0
 800083e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000842:	4611      	mov	r1, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff5f 	bl	8000708 <__NVIC_SetPriority>
}
 800084a:	bf00      	nop
 800084c:	3718      	adds	r7, #24
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff ffb0 	bl	80007c0 <SysTick_Config>
 8000860:	4603      	mov	r3, r0
}
 8000862:	4618      	mov	r0, r3
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800086c:	b480      	push	{r7}
 800086e:	b08b      	sub	sp, #44	; 0x2c
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800087a:	2300      	movs	r3, #0
 800087c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800087e:	e169      	b.n	8000b54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000880:	2201      	movs	r2, #1
 8000882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000884:	fa02 f303 	lsl.w	r3, r2, r3
 8000888:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	69fa      	ldr	r2, [r7, #28]
 8000890:	4013      	ands	r3, r2
 8000892:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000894:	69ba      	ldr	r2, [r7, #24]
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	429a      	cmp	r2, r3
 800089a:	f040 8158 	bne.w	8000b4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	4a9a      	ldr	r2, [pc, #616]	; (8000b0c <HAL_GPIO_Init+0x2a0>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d05e      	beq.n	8000966 <HAL_GPIO_Init+0xfa>
 80008a8:	4a98      	ldr	r2, [pc, #608]	; (8000b0c <HAL_GPIO_Init+0x2a0>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d875      	bhi.n	800099a <HAL_GPIO_Init+0x12e>
 80008ae:	4a98      	ldr	r2, [pc, #608]	; (8000b10 <HAL_GPIO_Init+0x2a4>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d058      	beq.n	8000966 <HAL_GPIO_Init+0xfa>
 80008b4:	4a96      	ldr	r2, [pc, #600]	; (8000b10 <HAL_GPIO_Init+0x2a4>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d86f      	bhi.n	800099a <HAL_GPIO_Init+0x12e>
 80008ba:	4a96      	ldr	r2, [pc, #600]	; (8000b14 <HAL_GPIO_Init+0x2a8>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d052      	beq.n	8000966 <HAL_GPIO_Init+0xfa>
 80008c0:	4a94      	ldr	r2, [pc, #592]	; (8000b14 <HAL_GPIO_Init+0x2a8>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d869      	bhi.n	800099a <HAL_GPIO_Init+0x12e>
 80008c6:	4a94      	ldr	r2, [pc, #592]	; (8000b18 <HAL_GPIO_Init+0x2ac>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d04c      	beq.n	8000966 <HAL_GPIO_Init+0xfa>
 80008cc:	4a92      	ldr	r2, [pc, #584]	; (8000b18 <HAL_GPIO_Init+0x2ac>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d863      	bhi.n	800099a <HAL_GPIO_Init+0x12e>
 80008d2:	4a92      	ldr	r2, [pc, #584]	; (8000b1c <HAL_GPIO_Init+0x2b0>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d046      	beq.n	8000966 <HAL_GPIO_Init+0xfa>
 80008d8:	4a90      	ldr	r2, [pc, #576]	; (8000b1c <HAL_GPIO_Init+0x2b0>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d85d      	bhi.n	800099a <HAL_GPIO_Init+0x12e>
 80008de:	2b12      	cmp	r3, #18
 80008e0:	d82a      	bhi.n	8000938 <HAL_GPIO_Init+0xcc>
 80008e2:	2b12      	cmp	r3, #18
 80008e4:	d859      	bhi.n	800099a <HAL_GPIO_Init+0x12e>
 80008e6:	a201      	add	r2, pc, #4	; (adr r2, 80008ec <HAL_GPIO_Init+0x80>)
 80008e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ec:	08000967 	.word	0x08000967
 80008f0:	08000941 	.word	0x08000941
 80008f4:	08000953 	.word	0x08000953
 80008f8:	08000995 	.word	0x08000995
 80008fc:	0800099b 	.word	0x0800099b
 8000900:	0800099b 	.word	0x0800099b
 8000904:	0800099b 	.word	0x0800099b
 8000908:	0800099b 	.word	0x0800099b
 800090c:	0800099b 	.word	0x0800099b
 8000910:	0800099b 	.word	0x0800099b
 8000914:	0800099b 	.word	0x0800099b
 8000918:	0800099b 	.word	0x0800099b
 800091c:	0800099b 	.word	0x0800099b
 8000920:	0800099b 	.word	0x0800099b
 8000924:	0800099b 	.word	0x0800099b
 8000928:	0800099b 	.word	0x0800099b
 800092c:	0800099b 	.word	0x0800099b
 8000930:	08000949 	.word	0x08000949
 8000934:	0800095d 	.word	0x0800095d
 8000938:	4a79      	ldr	r2, [pc, #484]	; (8000b20 <HAL_GPIO_Init+0x2b4>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d013      	beq.n	8000966 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800093e:	e02c      	b.n	800099a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	623b      	str	r3, [r7, #32]
          break;
 8000946:	e029      	b.n	800099c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	3304      	adds	r3, #4
 800094e:	623b      	str	r3, [r7, #32]
          break;
 8000950:	e024      	b.n	800099c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	3308      	adds	r3, #8
 8000958:	623b      	str	r3, [r7, #32]
          break;
 800095a:	e01f      	b.n	800099c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	330c      	adds	r3, #12
 8000962:	623b      	str	r3, [r7, #32]
          break;
 8000964:	e01a      	b.n	800099c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	689b      	ldr	r3, [r3, #8]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d102      	bne.n	8000974 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800096e:	2304      	movs	r3, #4
 8000970:	623b      	str	r3, [r7, #32]
          break;
 8000972:	e013      	b.n	800099c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	689b      	ldr	r3, [r3, #8]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d105      	bne.n	8000988 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800097c:	2308      	movs	r3, #8
 800097e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	69fa      	ldr	r2, [r7, #28]
 8000984:	611a      	str	r2, [r3, #16]
          break;
 8000986:	e009      	b.n	800099c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000988:	2308      	movs	r3, #8
 800098a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	69fa      	ldr	r2, [r7, #28]
 8000990:	615a      	str	r2, [r3, #20]
          break;
 8000992:	e003      	b.n	800099c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000994:	2300      	movs	r3, #0
 8000996:	623b      	str	r3, [r7, #32]
          break;
 8000998:	e000      	b.n	800099c <HAL_GPIO_Init+0x130>
          break;
 800099a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	2bff      	cmp	r3, #255	; 0xff
 80009a0:	d801      	bhi.n	80009a6 <HAL_GPIO_Init+0x13a>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	e001      	b.n	80009aa <HAL_GPIO_Init+0x13e>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	3304      	adds	r3, #4
 80009aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	2bff      	cmp	r3, #255	; 0xff
 80009b0:	d802      	bhi.n	80009b8 <HAL_GPIO_Init+0x14c>
 80009b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	e002      	b.n	80009be <HAL_GPIO_Init+0x152>
 80009b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ba:	3b08      	subs	r3, #8
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	210f      	movs	r1, #15
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	fa01 f303 	lsl.w	r3, r1, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	401a      	ands	r2, r3
 80009d0:	6a39      	ldr	r1, [r7, #32]
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	fa01 f303 	lsl.w	r3, r1, r3
 80009d8:	431a      	orrs	r2, r3
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	f000 80b1 	beq.w	8000b4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009ec:	4b4d      	ldr	r3, [pc, #308]	; (8000b24 <HAL_GPIO_Init+0x2b8>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	4a4c      	ldr	r2, [pc, #304]	; (8000b24 <HAL_GPIO_Init+0x2b8>)
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	6193      	str	r3, [r2, #24]
 80009f8:	4b4a      	ldr	r3, [pc, #296]	; (8000b24 <HAL_GPIO_Init+0x2b8>)
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	60bb      	str	r3, [r7, #8]
 8000a02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a04:	4a48      	ldr	r2, [pc, #288]	; (8000b28 <HAL_GPIO_Init+0x2bc>)
 8000a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a08:	089b      	lsrs	r3, r3, #2
 8000a0a:	3302      	adds	r3, #2
 8000a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a14:	f003 0303 	and.w	r3, r3, #3
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	220f      	movs	r2, #15
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	43db      	mvns	r3, r3
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	4013      	ands	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4a40      	ldr	r2, [pc, #256]	; (8000b2c <HAL_GPIO_Init+0x2c0>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d013      	beq.n	8000a58 <HAL_GPIO_Init+0x1ec>
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a3f      	ldr	r2, [pc, #252]	; (8000b30 <HAL_GPIO_Init+0x2c4>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d00d      	beq.n	8000a54 <HAL_GPIO_Init+0x1e8>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a3e      	ldr	r2, [pc, #248]	; (8000b34 <HAL_GPIO_Init+0x2c8>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d007      	beq.n	8000a50 <HAL_GPIO_Init+0x1e4>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a3d      	ldr	r2, [pc, #244]	; (8000b38 <HAL_GPIO_Init+0x2cc>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d101      	bne.n	8000a4c <HAL_GPIO_Init+0x1e0>
 8000a48:	2303      	movs	r3, #3
 8000a4a:	e006      	b.n	8000a5a <HAL_GPIO_Init+0x1ee>
 8000a4c:	2304      	movs	r3, #4
 8000a4e:	e004      	b.n	8000a5a <HAL_GPIO_Init+0x1ee>
 8000a50:	2302      	movs	r3, #2
 8000a52:	e002      	b.n	8000a5a <HAL_GPIO_Init+0x1ee>
 8000a54:	2301      	movs	r3, #1
 8000a56:	e000      	b.n	8000a5a <HAL_GPIO_Init+0x1ee>
 8000a58:	2300      	movs	r3, #0
 8000a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a5c:	f002 0203 	and.w	r2, r2, #3
 8000a60:	0092      	lsls	r2, r2, #2
 8000a62:	4093      	lsls	r3, r2
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a6a:	492f      	ldr	r1, [pc, #188]	; (8000b28 <HAL_GPIO_Init+0x2bc>)
 8000a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	3302      	adds	r3, #2
 8000a72:	68fa      	ldr	r2, [r7, #12]
 8000a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d006      	beq.n	8000a92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a84:	4b2d      	ldr	r3, [pc, #180]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	492c      	ldr	r1, [pc, #176]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	600b      	str	r3, [r1, #0]
 8000a90:	e006      	b.n	8000aa0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a92:	4b2a      	ldr	r3, [pc, #168]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	69bb      	ldr	r3, [r7, #24]
 8000a98:	43db      	mvns	r3, r3
 8000a9a:	4928      	ldr	r1, [pc, #160]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d006      	beq.n	8000aba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000aac:	4b23      	ldr	r3, [pc, #140]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000aae:	685a      	ldr	r2, [r3, #4]
 8000ab0:	4922      	ldr	r1, [pc, #136]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	604b      	str	r3, [r1, #4]
 8000ab8:	e006      	b.n	8000ac8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aba:	4b20      	ldr	r3, [pc, #128]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000abc:	685a      	ldr	r2, [r3, #4]
 8000abe:	69bb      	ldr	r3, [r7, #24]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	491e      	ldr	r1, [pc, #120]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d006      	beq.n	8000ae2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ad4:	4b19      	ldr	r3, [pc, #100]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000ad6:	689a      	ldr	r2, [r3, #8]
 8000ad8:	4918      	ldr	r1, [pc, #96]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	608b      	str	r3, [r1, #8]
 8000ae0:	e006      	b.n	8000af0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ae2:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000ae4:	689a      	ldr	r2, [r3, #8]
 8000ae6:	69bb      	ldr	r3, [r7, #24]
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	4914      	ldr	r1, [pc, #80]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000aec:	4013      	ands	r3, r2
 8000aee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d021      	beq.n	8000b40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000afc:	4b0f      	ldr	r3, [pc, #60]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000afe:	68da      	ldr	r2, [r3, #12]
 8000b00:	490e      	ldr	r1, [pc, #56]	; (8000b3c <HAL_GPIO_Init+0x2d0>)
 8000b02:	69bb      	ldr	r3, [r7, #24]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	60cb      	str	r3, [r1, #12]
 8000b08:	e021      	b.n	8000b4e <HAL_GPIO_Init+0x2e2>
 8000b0a:	bf00      	nop
 8000b0c:	10320000 	.word	0x10320000
 8000b10:	10310000 	.word	0x10310000
 8000b14:	10220000 	.word	0x10220000
 8000b18:	10210000 	.word	0x10210000
 8000b1c:	10120000 	.word	0x10120000
 8000b20:	10110000 	.word	0x10110000
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40010000 	.word	0x40010000
 8000b2c:	40010800 	.word	0x40010800
 8000b30:	40010c00 	.word	0x40010c00
 8000b34:	40011000 	.word	0x40011000
 8000b38:	40011400 	.word	0x40011400
 8000b3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <HAL_GPIO_Init+0x304>)
 8000b42:	68da      	ldr	r2, [r3, #12]
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	43db      	mvns	r3, r3
 8000b48:	4909      	ldr	r1, [pc, #36]	; (8000b70 <HAL_GPIO_Init+0x304>)
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b50:	3301      	adds	r3, #1
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	f47f ae8e 	bne.w	8000880 <HAL_GPIO_Init+0x14>
  }
}
 8000b64:	bf00      	nop
 8000b66:	bf00      	nop
 8000b68:	372c      	adds	r7, #44	; 0x2c
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr
 8000b70:	40010400 	.word	0x40010400

08000b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	807b      	strh	r3, [r7, #2]
 8000b80:	4613      	mov	r3, r2
 8000b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b84:	787b      	ldrb	r3, [r7, #1]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d003      	beq.n	8000b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b8a:	887a      	ldrh	r2, [r7, #2]
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b90:	e003      	b.n	8000b9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b92:	887b      	ldrh	r3, [r7, #2]
 8000b94:	041a      	lsls	r2, r3, #16
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	611a      	str	r2, [r3, #16]
}
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr

08000ba4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d101      	bne.n	8000bb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	e12b      	b.n	8000e0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d106      	bne.n	8000bd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f7ff fc40 	bl	8000450 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2224      	movs	r2, #36	; 0x24
 8000bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f022 0201 	bic.w	r2, r2, #1
 8000be6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000bf6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000c08:	f001 fb6e 	bl	80022e8 <HAL_RCC_GetPCLK1Freq>
 8000c0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	4a81      	ldr	r2, [pc, #516]	; (8000e18 <HAL_I2C_Init+0x274>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d807      	bhi.n	8000c28 <HAL_I2C_Init+0x84>
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	4a80      	ldr	r2, [pc, #512]	; (8000e1c <HAL_I2C_Init+0x278>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	bf94      	ite	ls
 8000c20:	2301      	movls	r3, #1
 8000c22:	2300      	movhi	r3, #0
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	e006      	b.n	8000c36 <HAL_I2C_Init+0x92>
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4a7d      	ldr	r2, [pc, #500]	; (8000e20 <HAL_I2C_Init+0x27c>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	bf94      	ite	ls
 8000c30:	2301      	movls	r3, #1
 8000c32:	2300      	movhi	r3, #0
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e0e7      	b.n	8000e0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4a78      	ldr	r2, [pc, #480]	; (8000e24 <HAL_I2C_Init+0x280>)
 8000c42:	fba2 2303 	umull	r2, r3, r2, r3
 8000c46:	0c9b      	lsrs	r3, r3, #18
 8000c48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	68ba      	ldr	r2, [r7, #8]
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	6a1b      	ldr	r3, [r3, #32]
 8000c64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	4a6a      	ldr	r2, [pc, #424]	; (8000e18 <HAL_I2C_Init+0x274>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d802      	bhi.n	8000c78 <HAL_I2C_Init+0xd4>
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	3301      	adds	r3, #1
 8000c76:	e009      	b.n	8000c8c <HAL_I2C_Init+0xe8>
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c7e:	fb02 f303 	mul.w	r3, r2, r3
 8000c82:	4a69      	ldr	r2, [pc, #420]	; (8000e28 <HAL_I2C_Init+0x284>)
 8000c84:	fba2 2303 	umull	r2, r3, r2, r3
 8000c88:	099b      	lsrs	r3, r3, #6
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	687a      	ldr	r2, [r7, #4]
 8000c8e:	6812      	ldr	r2, [r2, #0]
 8000c90:	430b      	orrs	r3, r1
 8000c92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	69db      	ldr	r3, [r3, #28]
 8000c9a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000c9e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	495c      	ldr	r1, [pc, #368]	; (8000e18 <HAL_I2C_Init+0x274>)
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d819      	bhi.n	8000ce0 <HAL_I2C_Init+0x13c>
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	1e59      	subs	r1, r3, #1
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	fbb1 f3f3 	udiv	r3, r1, r3
 8000cba:	1c59      	adds	r1, r3, #1
 8000cbc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000cc0:	400b      	ands	r3, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d00a      	beq.n	8000cdc <HAL_I2C_Init+0x138>
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	1e59      	subs	r1, r3, #1
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cda:	e051      	b.n	8000d80 <HAL_I2C_Init+0x1dc>
 8000cdc:	2304      	movs	r3, #4
 8000cde:	e04f      	b.n	8000d80 <HAL_I2C_Init+0x1dc>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d111      	bne.n	8000d0c <HAL_I2C_Init+0x168>
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	1e58      	subs	r0, r3, #1
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6859      	ldr	r1, [r3, #4]
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	440b      	add	r3, r1
 8000cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	bf0c      	ite	eq
 8000d04:	2301      	moveq	r3, #1
 8000d06:	2300      	movne	r3, #0
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	e012      	b.n	8000d32 <HAL_I2C_Init+0x18e>
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	1e58      	subs	r0, r3, #1
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6859      	ldr	r1, [r3, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	440b      	add	r3, r1
 8000d1a:	0099      	lsls	r1, r3, #2
 8000d1c:	440b      	add	r3, r1
 8000d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d22:	3301      	adds	r3, #1
 8000d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	bf0c      	ite	eq
 8000d2c:	2301      	moveq	r3, #1
 8000d2e:	2300      	movne	r3, #0
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_I2C_Init+0x196>
 8000d36:	2301      	movs	r3, #1
 8000d38:	e022      	b.n	8000d80 <HAL_I2C_Init+0x1dc>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d10e      	bne.n	8000d60 <HAL_I2C_Init+0x1bc>
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	1e58      	subs	r0, r3, #1
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6859      	ldr	r1, [r3, #4]
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	440b      	add	r3, r1
 8000d50:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d54:	3301      	adds	r3, #1
 8000d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d5e:	e00f      	b.n	8000d80 <HAL_I2C_Init+0x1dc>
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	1e58      	subs	r0, r3, #1
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6859      	ldr	r1, [r3, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	440b      	add	r3, r1
 8000d6e:	0099      	lsls	r1, r3, #2
 8000d70:	440b      	add	r3, r1
 8000d72:	fbb0 f3f3 	udiv	r3, r0, r3
 8000d76:	3301      	adds	r3, #1
 8000d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d80:	6879      	ldr	r1, [r7, #4]
 8000d82:	6809      	ldr	r1, [r1, #0]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	69da      	ldr	r2, [r3, #28]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6a1b      	ldr	r3, [r3, #32]
 8000d9a:	431a      	orrs	r2, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	430a      	orrs	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000dae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	6911      	ldr	r1, [r2, #16]
 8000db6:	687a      	ldr	r2, [r7, #4]
 8000db8:	68d2      	ldr	r2, [r2, #12]
 8000dba:	4311      	orrs	r1, r2
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	6812      	ldr	r2, [r2, #0]
 8000dc0:	430b      	orrs	r3, r1
 8000dc2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	695a      	ldr	r2, [r3, #20]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	699b      	ldr	r3, [r3, #24]
 8000dd6:	431a      	orrs	r2, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f042 0201 	orr.w	r2, r2, #1
 8000dee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2200      	movs	r2, #0
 8000df4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2220      	movs	r2, #32
 8000dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2200      	movs	r2, #0
 8000e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	000186a0 	.word	0x000186a0
 8000e1c:	001e847f 	.word	0x001e847f
 8000e20:	003d08ff 	.word	0x003d08ff
 8000e24:	431bde83 	.word	0x431bde83
 8000e28:	10624dd3 	.word	0x10624dd3

08000e2c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b088      	sub	sp, #32
 8000e30:	af02      	add	r7, sp, #8
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	607a      	str	r2, [r7, #4]
 8000e36:	461a      	mov	r2, r3
 8000e38:	460b      	mov	r3, r1
 8000e3a:	817b      	strh	r3, [r7, #10]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8000e40:	f7ff fc02 	bl	8000648 <HAL_GetTick>
 8000e44:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b20      	cmp	r3, #32
 8000e50:	f040 80e0 	bne.w	8001014 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	2319      	movs	r3, #25
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	4970      	ldr	r1, [pc, #448]	; (8001020 <HAL_I2C_Master_Transmit+0x1f4>)
 8000e5e:	68f8      	ldr	r0, [r7, #12]
 8000e60:	f000 fc92 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	e0d3      	b.n	8001016 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d101      	bne.n	8000e7c <HAL_I2C_Master_Transmit+0x50>
 8000e78:	2302      	movs	r3, #2
 8000e7a:	e0cc      	b.n	8001016 <HAL_I2C_Master_Transmit+0x1ea>
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d007      	beq.n	8000ea2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f042 0201 	orr.w	r2, r2, #1
 8000ea0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000eb0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	2221      	movs	r2, #33	; 0x21
 8000eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	2210      	movs	r2, #16
 8000ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	893a      	ldrh	r2, [r7, #8]
 8000ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4a50      	ldr	r2, [pc, #320]	; (8001024 <HAL_I2C_Master_Transmit+0x1f8>)
 8000ee2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000ee4:	8979      	ldrh	r1, [r7, #10]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	6a3a      	ldr	r2, [r7, #32]
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f000 fafc 	bl	80014e8 <I2C_MasterRequestWrite>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e08d      	b.n	8001016 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	695b      	ldr	r3, [r3, #20]
 8000f04:	613b      	str	r3, [r7, #16]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	613b      	str	r3, [r7, #16]
 8000f0e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8000f10:	e066      	b.n	8000fe0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	6a39      	ldr	r1, [r7, #32]
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f000 fd0c 	bl	8001934 <I2C_WaitOnTXEFlagUntilTimeout>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d00d      	beq.n	8000f3e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	d107      	bne.n	8000f3a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e06b      	b.n	8001016 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f66:	3b01      	subs	r3, #1
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	695b      	ldr	r3, [r3, #20]
 8000f74:	f003 0304 	and.w	r3, r3, #4
 8000f78:	2b04      	cmp	r3, #4
 8000f7a:	d11b      	bne.n	8000fb4 <HAL_I2C_Master_Transmit+0x188>
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d017      	beq.n	8000fb4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f88:	781a      	ldrb	r2, [r3, #0]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f94:	1c5a      	adds	r2, r3, #1
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	3b01      	subs	r3, #1
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fac:	3b01      	subs	r3, #1
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fb4:	697a      	ldr	r2, [r7, #20]
 8000fb6:	6a39      	ldr	r1, [r7, #32]
 8000fb8:	68f8      	ldr	r0, [r7, #12]
 8000fba:	f000 fcfc 	bl	80019b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00d      	beq.n	8000fe0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	2b04      	cmp	r3, #4
 8000fca:	d107      	bne.n	8000fdc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fda:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e01a      	b.n	8001016 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d194      	bne.n	8000f12 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2220      	movs	r2, #32
 8000ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2200      	movs	r2, #0
 8001004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2200      	movs	r2, #0
 800100c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001010:	2300      	movs	r3, #0
 8001012:	e000      	b.n	8001016 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001014:	2302      	movs	r3, #2
  }
}
 8001016:	4618      	mov	r0, r3
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	00100002 	.word	0x00100002
 8001024:	ffff0000 	.word	0xffff0000

08001028 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08c      	sub	sp, #48	; 0x30
 800102c:	af02      	add	r7, sp, #8
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	461a      	mov	r2, r3
 8001034:	460b      	mov	r3, r1
 8001036:	817b      	strh	r3, [r7, #10]
 8001038:	4613      	mov	r3, r2
 800103a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001040:	f7ff fb02 	bl	8000648 <HAL_GetTick>
 8001044:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b20      	cmp	r3, #32
 8001050:	f040 823f 	bne.w	80014d2 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	2319      	movs	r3, #25
 800105a:	2201      	movs	r2, #1
 800105c:	497f      	ldr	r1, [pc, #508]	; (800125c <HAL_I2C_Master_Receive+0x234>)
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f000 fb92 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800106a:	2302      	movs	r3, #2
 800106c:	e232      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001074:	2b01      	cmp	r3, #1
 8001076:	d101      	bne.n	800107c <HAL_I2C_Master_Receive+0x54>
 8001078:	2302      	movs	r3, #2
 800107a:	e22b      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2201      	movs	r2, #1
 8001080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	2b01      	cmp	r3, #1
 8001090:	d007      	beq.n	80010a2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f042 0201 	orr.w	r2, r2, #1
 80010a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	2222      	movs	r2, #34	; 0x22
 80010b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2210      	movs	r2, #16
 80010be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2200      	movs	r2, #0
 80010c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	893a      	ldrh	r2, [r7, #8]
 80010d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010d8:	b29a      	uxth	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	4a5f      	ldr	r2, [pc, #380]	; (8001260 <HAL_I2C_Master_Receive+0x238>)
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80010e4:	8979      	ldrh	r1, [r7, #10]
 80010e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010ea:	68f8      	ldr	r0, [r7, #12]
 80010ec:	f000 fa7e 	bl	80015ec <I2C_MasterRequestRead>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e1ec      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d113      	bne.n	800112a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	61fb      	str	r3, [r7, #28]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	e1c0      	b.n	80014ac <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800112e:	2b01      	cmp	r3, #1
 8001130:	d11e      	bne.n	8001170 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001140:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001142:	b672      	cpsid	i
}
 8001144:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001146:	2300      	movs	r3, #0
 8001148:	61bb      	str	r3, [r7, #24]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	695b      	ldr	r3, [r3, #20]
 8001150:	61bb      	str	r3, [r7, #24]
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	61bb      	str	r3, [r7, #24]
 800115a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800116a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800116c:	b662      	cpsie	i
}
 800116e:	e035      	b.n	80011dc <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001174:	2b02      	cmp	r3, #2
 8001176:	d11e      	bne.n	80011b6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001186:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001188:	b672      	cpsid	i
}
 800118a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800118c:	2300      	movs	r3, #0
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80011b2:	b662      	cpsie	i
}
 80011b4:	e012      	b.n	80011dc <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80011c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80011c6:	2300      	movs	r3, #0
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80011dc:	e166      	b.n	80014ac <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	f200 811f 	bhi.w	8001426 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d123      	bne.n	8001238 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f000 fc1f 	bl	8001a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e167      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	691a      	ldr	r2, [r3, #16]
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001220:	3b01      	subs	r3, #1
 8001222:	b29a      	uxth	r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800122c:	b29b      	uxth	r3, r3
 800122e:	3b01      	subs	r3, #1
 8001230:	b29a      	uxth	r2, r3
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001236:	e139      	b.n	80014ac <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800123c:	2b02      	cmp	r3, #2
 800123e:	d152      	bne.n	80012e6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001246:	2200      	movs	r2, #0
 8001248:	4906      	ldr	r1, [pc, #24]	; (8001264 <HAL_I2C_Master_Receive+0x23c>)
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f000 fa9c 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d008      	beq.n	8001268 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e13c      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
 800125a:	bf00      	nop
 800125c:	00100002 	.word	0x00100002
 8001260:	ffff0000 	.word	0xffff0000
 8001264:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001268:	b672      	cpsid	i
}
 800126a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800127a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	691a      	ldr	r2, [r3, #16]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	b2d2      	uxtb	r2, r2
 8001288:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001298:	3b01      	subs	r3, #1
 800129a:	b29a      	uxth	r2, r3
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	3b01      	subs	r3, #1
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80012ae:	b662      	cpsie	i
}
 80012b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	691a      	ldr	r2, [r3, #16]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c4:	1c5a      	adds	r2, r3, #1
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012ce:	3b01      	subs	r3, #1
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012da:	b29b      	uxth	r3, r3
 80012dc:	3b01      	subs	r3, #1
 80012de:	b29a      	uxth	r2, r3
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80012e4:	e0e2      	b.n	80014ac <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80012e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ec:	2200      	movs	r2, #0
 80012ee:	497b      	ldr	r1, [pc, #492]	; (80014dc <HAL_I2C_Master_Receive+0x4b4>)
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	f000 fa49 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e0e9      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800130e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001310:	b672      	cpsid	i
}
 8001312:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	691a      	ldr	r2, [r3, #16]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	b2d2      	uxtb	r2, r2
 8001320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001326:	1c5a      	adds	r2, r3, #1
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001330:	3b01      	subs	r3, #1
 8001332:	b29a      	uxth	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800133c:	b29b      	uxth	r3, r3
 800133e:	3b01      	subs	r3, #1
 8001340:	b29a      	uxth	r2, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001346:	4b66      	ldr	r3, [pc, #408]	; (80014e0 <HAL_I2C_Master_Receive+0x4b8>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	08db      	lsrs	r3, r3, #3
 800134c:	4a65      	ldr	r2, [pc, #404]	; (80014e4 <HAL_I2C_Master_Receive+0x4bc>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0a1a      	lsrs	r2, r3, #8
 8001354:	4613      	mov	r3, r2
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4413      	add	r3, r2
 800135a:	00da      	lsls	r2, r3, #3
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8001360:	6a3b      	ldr	r3, [r7, #32]
 8001362:	3b01      	subs	r3, #1
 8001364:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8001366:	6a3b      	ldr	r3, [r7, #32]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d118      	bne.n	800139e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2200      	movs	r2, #0
 8001370:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	2220      	movs	r2, #32
 8001376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2200      	movs	r2, #0
 800137e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f043 0220 	orr.w	r2, r3, #32
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800138e:	b662      	cpsie	i
}
 8001390:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e09a      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	695b      	ldr	r3, [r3, #20]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	d1d9      	bne.n	8001360 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	691a      	ldr	r2, [r3, #16]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c6:	b2d2      	uxtb	r2, r2
 80013c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013d8:	3b01      	subs	r3, #1
 80013da:	b29a      	uxth	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	3b01      	subs	r3, #1
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80013ee:	b662      	cpsie	i
}
 80013f0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	691a      	ldr	r2, [r3, #16]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800140e:	3b01      	subs	r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800141a:	b29b      	uxth	r3, r3
 800141c:	3b01      	subs	r3, #1
 800141e:	b29a      	uxth	r2, r3
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001424:	e042      	b.n	80014ac <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001428:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800142a:	68f8      	ldr	r0, [r7, #12]
 800142c:	f000 fb04 	bl	8001a38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e04c      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	691a      	ldr	r2, [r3, #16]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001456:	3b01      	subs	r3, #1
 8001458:	b29a      	uxth	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001462:	b29b      	uxth	r3, r3
 8001464:	3b01      	subs	r3, #1
 8001466:	b29a      	uxth	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	f003 0304 	and.w	r3, r3, #4
 8001476:	2b04      	cmp	r3, #4
 8001478:	d118      	bne.n	80014ac <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	691a      	ldr	r2, [r3, #16]
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	b2d2      	uxtb	r2, r2
 8001486:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148c:	1c5a      	adds	r2, r3, #1
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001496:	3b01      	subs	r3, #1
 8001498:	b29a      	uxth	r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	3b01      	subs	r3, #1
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	f47f ae94 	bne.w	80011de <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2220      	movs	r2, #32
 80014ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80014ce:	2300      	movs	r3, #0
 80014d0:	e000      	b.n	80014d4 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 80014d2:	2302      	movs	r3, #2
  }
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3728      	adds	r7, #40	; 0x28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	00010004 	.word	0x00010004
 80014e0:	20000004 	.word	0x20000004
 80014e4:	14f8b589 	.word	0x14f8b589

080014e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	607a      	str	r2, [r7, #4]
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	460b      	mov	r3, r1
 80014f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2b08      	cmp	r3, #8
 8001502:	d006      	beq.n	8001512 <I2C_MasterRequestWrite+0x2a>
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d003      	beq.n	8001512 <I2C_MasterRequestWrite+0x2a>
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001510:	d108      	bne.n	8001524 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	e00b      	b.n	800153c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001528:	2b12      	cmp	r3, #18
 800152a:	d107      	bne.n	800153c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800153a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f000 f91d 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d00d      	beq.n	8001570 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001562:	d103      	bne.n	800156c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e035      	b.n	80015dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001578:	d108      	bne.n	800158c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800157a:	897b      	ldrh	r3, [r7, #10]
 800157c:	b2db      	uxtb	r3, r3
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001588:	611a      	str	r2, [r3, #16]
 800158a:	e01b      	b.n	80015c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800158c:	897b      	ldrh	r3, [r7, #10]
 800158e:	11db      	asrs	r3, r3, #7
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f003 0306 	and.w	r3, r3, #6
 8001596:	b2db      	uxtb	r3, r3
 8001598:	f063 030f 	orn	r3, r3, #15
 800159c:	b2da      	uxtb	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	490e      	ldr	r1, [pc, #56]	; (80015e4 <I2C_MasterRequestWrite+0xfc>)
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f000 f943 	bl	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e010      	b.n	80015dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80015ba:	897b      	ldrh	r3, [r7, #10]
 80015bc:	b2da      	uxtb	r2, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	4907      	ldr	r1, [pc, #28]	; (80015e8 <I2C_MasterRequestWrite+0x100>)
 80015ca:	68f8      	ldr	r0, [r7, #12]
 80015cc:	f000 f933 	bl	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e000      	b.n	80015dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	00010008 	.word	0x00010008
 80015e8:	00010002 	.word	0x00010002

080015ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b088      	sub	sp, #32
 80015f0:	af02      	add	r7, sp, #8
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	460b      	mov	r3, r1
 80015fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001600:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001610:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	2b08      	cmp	r3, #8
 8001616:	d006      	beq.n	8001626 <I2C_MasterRequestRead+0x3a>
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d003      	beq.n	8001626 <I2C_MasterRequestRead+0x3a>
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001624:	d108      	bne.n	8001638 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	e00b      	b.n	8001650 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163c:	2b11      	cmp	r3, #17
 800163e:	d107      	bne.n	8001650 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800164e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f000 f893 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d00d      	beq.n	8001684 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001672:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001676:	d103      	bne.n	8001680 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800167e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e079      	b.n	8001778 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800168c:	d108      	bne.n	80016a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800168e:	897b      	ldrh	r3, [r7, #10]
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	b2da      	uxtb	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	611a      	str	r2, [r3, #16]
 800169e:	e05f      	b.n	8001760 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80016a0:	897b      	ldrh	r3, [r7, #10]
 80016a2:	11db      	asrs	r3, r3, #7
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	f003 0306 	and.w	r3, r3, #6
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f063 030f 	orn	r3, r3, #15
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4930      	ldr	r1, [pc, #192]	; (8001780 <I2C_MasterRequestRead+0x194>)
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	f000 f8b9 	bl	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e054      	b.n	8001778 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80016ce:	897b      	ldrh	r3, [r7, #10]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	4929      	ldr	r1, [pc, #164]	; (8001784 <I2C_MasterRequestRead+0x198>)
 80016de:	68f8      	ldr	r0, [r7, #12]
 80016e0:	f000 f8a9 	bl	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e044      	b.n	8001778 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016ee:	2300      	movs	r3, #0
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	695b      	ldr	r3, [r3, #20]
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	613b      	str	r3, [r7, #16]
 8001702:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001712:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001720:	68f8      	ldr	r0, [r7, #12]
 8001722:	f000 f831 	bl	8001788 <I2C_WaitOnFlagUntilTimeout>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d00d      	beq.n	8001748 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001736:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800173a:	d103      	bne.n	8001744 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001742:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e017      	b.n	8001778 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001748:	897b      	ldrh	r3, [r7, #10]
 800174a:	11db      	asrs	r3, r3, #7
 800174c:	b2db      	uxtb	r3, r3
 800174e:	f003 0306 	and.w	r3, r3, #6
 8001752:	b2db      	uxtb	r3, r3
 8001754:	f063 030e 	orn	r3, r3, #14
 8001758:	b2da      	uxtb	r2, r3
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4907      	ldr	r1, [pc, #28]	; (8001784 <I2C_MasterRequestRead+0x198>)
 8001766:	68f8      	ldr	r0, [r7, #12]
 8001768:	f000 f865 	bl	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e000      	b.n	8001778 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	3718      	adds	r7, #24
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	00010008 	.word	0x00010008
 8001784:	00010002 	.word	0x00010002

08001788 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	603b      	str	r3, [r7, #0]
 8001794:	4613      	mov	r3, r2
 8001796:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001798:	e025      	b.n	80017e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017a0:	d021      	beq.n	80017e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017a2:	f7fe ff51 	bl	8000648 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d302      	bcc.n	80017b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d116      	bne.n	80017e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	2200      	movs	r2, #0
 80017bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2220      	movs	r2, #32
 80017c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	f043 0220 	orr.w	r2, r3, #32
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e023      	b.n	800182e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	0c1b      	lsrs	r3, r3, #16
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d10d      	bne.n	800180c <I2C_WaitOnFlagUntilTimeout+0x84>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	43da      	mvns	r2, r3
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4013      	ands	r3, r2
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	bf0c      	ite	eq
 8001802:	2301      	moveq	r3, #1
 8001804:	2300      	movne	r3, #0
 8001806:	b2db      	uxtb	r3, r3
 8001808:	461a      	mov	r2, r3
 800180a:	e00c      	b.n	8001826 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	43da      	mvns	r2, r3
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	4013      	ands	r3, r2
 8001818:	b29b      	uxth	r3, r3
 800181a:	2b00      	cmp	r3, #0
 800181c:	bf0c      	ite	eq
 800181e:	2301      	moveq	r3, #1
 8001820:	2300      	movne	r3, #0
 8001822:	b2db      	uxtb	r3, r3
 8001824:	461a      	mov	r2, r3
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	429a      	cmp	r2, r3
 800182a:	d0b6      	beq.n	800179a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b084      	sub	sp, #16
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
 8001842:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001844:	e051      	b.n	80018ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001854:	d123      	bne.n	800189e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001864:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800186e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2200      	movs	r2, #0
 8001874:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2220      	movs	r2, #32
 800187a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	f043 0204 	orr.w	r2, r3, #4
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e046      	b.n	800192c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018a4:	d021      	beq.n	80018ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018a6:	f7fe fecf 	bl	8000648 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d302      	bcc.n	80018bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d116      	bne.n	80018ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2220      	movs	r2, #32
 80018c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	f043 0220 	orr.w	r2, r3, #32
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e020      	b.n	800192c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	0c1b      	lsrs	r3, r3, #16
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d10c      	bne.n	800190e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	43da      	mvns	r2, r3
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4013      	ands	r3, r2
 8001900:	b29b      	uxth	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	bf14      	ite	ne
 8001906:	2301      	movne	r3, #1
 8001908:	2300      	moveq	r3, #0
 800190a:	b2db      	uxtb	r3, r3
 800190c:	e00b      	b.n	8001926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	43da      	mvns	r2, r3
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	4013      	ands	r3, r2
 800191a:	b29b      	uxth	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	bf14      	ite	ne
 8001920:	2301      	movne	r3, #1
 8001922:	2300      	moveq	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d18d      	bne.n	8001846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001940:	e02d      	b.n	800199e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	f000 f8ce 	bl	8001ae4 <I2C_IsAcknowledgeFailed>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e02d      	b.n	80019ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001958:	d021      	beq.n	800199e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800195a:	f7fe fe75 	bl	8000648 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	68ba      	ldr	r2, [r7, #8]
 8001966:	429a      	cmp	r2, r3
 8001968:	d302      	bcc.n	8001970 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d116      	bne.n	800199e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2220      	movs	r2, #32
 800197a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f043 0220 	orr.w	r2, r3, #32
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e007      	b.n	80019ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	695b      	ldr	r3, [r3, #20]
 80019a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019a8:	2b80      	cmp	r3, #128	; 0x80
 80019aa:	d1ca      	bne.n	8001942 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b084      	sub	sp, #16
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	60f8      	str	r0, [r7, #12]
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80019c2:	e02d      	b.n	8001a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80019c4:	68f8      	ldr	r0, [r7, #12]
 80019c6:	f000 f88d 	bl	8001ae4 <I2C_IsAcknowledgeFailed>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e02d      	b.n	8001a30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019da:	d021      	beq.n	8001a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019dc:	f7fe fe34 	bl	8000648 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	68ba      	ldr	r2, [r7, #8]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d302      	bcc.n	80019f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d116      	bne.n	8001a20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2200      	movs	r2, #0
 80019f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2220      	movs	r2, #32
 80019fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0c:	f043 0220 	orr.w	r2, r3, #32
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e007      	b.n	8001a30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d1ca      	bne.n	80019c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001a44:	e042      	b.n	8001acc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	f003 0310 	and.w	r3, r3, #16
 8001a50:	2b10      	cmp	r3, #16
 8001a52:	d119      	bne.n	8001a88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f06f 0210 	mvn.w	r2, #16
 8001a5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2200      	movs	r2, #0
 8001a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2220      	movs	r2, #32
 8001a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e029      	b.n	8001adc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a88:	f7fe fdde 	bl	8000648 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d302      	bcc.n	8001a9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d116      	bne.n	8001acc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2220      	movs	r2, #32
 8001aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	f043 0220 	orr.w	r2, r3, #32
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e007      	b.n	8001adc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ad6:	2b40      	cmp	r3, #64	; 0x40
 8001ad8:	d1b5      	bne.n	8001a46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001afa:	d11b      	bne.n	8001b34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001b04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b20:	f043 0204 	orr.w	r2, r3, #4
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e000      	b.n	8001b36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e272      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 8087 	beq.w	8001c6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b60:	4b92      	ldr	r3, [pc, #584]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f003 030c 	and.w	r3, r3, #12
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d00c      	beq.n	8001b86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b6c:	4b8f      	ldr	r3, [pc, #572]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f003 030c 	and.w	r3, r3, #12
 8001b74:	2b08      	cmp	r3, #8
 8001b76:	d112      	bne.n	8001b9e <HAL_RCC_OscConfig+0x5e>
 8001b78:	4b8c      	ldr	r3, [pc, #560]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b84:	d10b      	bne.n	8001b9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b86:	4b89      	ldr	r3, [pc, #548]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d06c      	beq.n	8001c6c <HAL_RCC_OscConfig+0x12c>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d168      	bne.n	8001c6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e24c      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ba6:	d106      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x76>
 8001ba8:	4b80      	ldr	r3, [pc, #512]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a7f      	ldr	r2, [pc, #508]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	e02e      	b.n	8001c14 <HAL_RCC_OscConfig+0xd4>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10c      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x98>
 8001bbe:	4b7b      	ldr	r3, [pc, #492]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a7a      	ldr	r2, [pc, #488]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	4b78      	ldr	r3, [pc, #480]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a77      	ldr	r2, [pc, #476]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	e01d      	b.n	8001c14 <HAL_RCC_OscConfig+0xd4>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001be0:	d10c      	bne.n	8001bfc <HAL_RCC_OscConfig+0xbc>
 8001be2:	4b72      	ldr	r3, [pc, #456]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a71      	ldr	r2, [pc, #452]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bec:	6013      	str	r3, [r2, #0]
 8001bee:	4b6f      	ldr	r3, [pc, #444]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a6e      	ldr	r2, [pc, #440]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e00b      	b.n	8001c14 <HAL_RCC_OscConfig+0xd4>
 8001bfc:	4b6b      	ldr	r3, [pc, #428]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a6a      	ldr	r2, [pc, #424]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c06:	6013      	str	r3, [r2, #0]
 8001c08:	4b68      	ldr	r3, [pc, #416]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a67      	ldr	r2, [pc, #412]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d013      	beq.n	8001c44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1c:	f7fe fd14 	bl	8000648 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c24:	f7fe fd10 	bl	8000648 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b64      	cmp	r3, #100	; 0x64
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e200      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c36:	4b5d      	ldr	r3, [pc, #372]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0xe4>
 8001c42:	e014      	b.n	8001c6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7fe fd00 	bl	8000648 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7fe fcfc 	bl	8000648 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1ec      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	4b53      	ldr	r3, [pc, #332]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x10c>
 8001c6a:	e000      	b.n	8001c6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d063      	beq.n	8001d42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c7a:	4b4c      	ldr	r3, [pc, #304]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00b      	beq.n	8001c9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c86:	4b49      	ldr	r3, [pc, #292]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f003 030c 	and.w	r3, r3, #12
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d11c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x18c>
 8001c92:	4b46      	ldr	r3, [pc, #280]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d116      	bne.n	8001ccc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9e:	4b43      	ldr	r3, [pc, #268]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x176>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d001      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e1c0      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb6:	4b3d      	ldr	r3, [pc, #244]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4939      	ldr	r1, [pc, #228]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cca:	e03a      	b.n	8001d42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	691b      	ldr	r3, [r3, #16]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d020      	beq.n	8001d16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cd4:	4b36      	ldr	r3, [pc, #216]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cda:	f7fe fcb5 	bl	8000648 <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce2:	f7fe fcb1 	bl	8000648 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e1a1      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf4:	4b2d      	ldr	r3, [pc, #180]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d00:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4927      	ldr	r1, [pc, #156]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	600b      	str	r3, [r1, #0]
 8001d14:	e015      	b.n	8001d42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d16:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <HAL_RCC_OscConfig+0x270>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7fe fc94 	bl	8000648 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d24:	f7fe fc90 	bl	8000648 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e180      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d03a      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d019      	beq.n	8001d8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d56:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7fe fc74 	bl	8000648 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d64:	f7fe fc70 	bl	8000648 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e160      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d76:	4b0d      	ldr	r3, [pc, #52]	; (8001dac <HAL_RCC_OscConfig+0x26c>)
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d82:	2001      	movs	r0, #1
 8001d84:	f000 fac4 	bl	8002310 <RCC_Delay>
 8001d88:	e01c      	b.n	8001dc4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d90:	f7fe fc5a 	bl	8000648 <HAL_GetTick>
 8001d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d96:	e00f      	b.n	8001db8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d98:	f7fe fc56 	bl	8000648 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d908      	bls.n	8001db8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e146      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
 8001daa:	bf00      	nop
 8001dac:	40021000 	.word	0x40021000
 8001db0:	42420000 	.word	0x42420000
 8001db4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	4b92      	ldr	r3, [pc, #584]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1e9      	bne.n	8001d98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80a6 	beq.w	8001f1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd6:	4b8b      	ldr	r3, [pc, #556]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10d      	bne.n	8001dfe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de2:	4b88      	ldr	r3, [pc, #544]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	4a87      	ldr	r2, [pc, #540]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dec:	61d3      	str	r3, [r2, #28]
 8001dee:	4b85      	ldr	r3, [pc, #532]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfe:	4b82      	ldr	r3, [pc, #520]	; (8002008 <HAL_RCC_OscConfig+0x4c8>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d118      	bne.n	8001e3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e0a:	4b7f      	ldr	r3, [pc, #508]	; (8002008 <HAL_RCC_OscConfig+0x4c8>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a7e      	ldr	r2, [pc, #504]	; (8002008 <HAL_RCC_OscConfig+0x4c8>)
 8001e10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e16:	f7fe fc17 	bl	8000648 <HAL_GetTick>
 8001e1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1e:	f7fe fc13 	bl	8000648 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b64      	cmp	r3, #100	; 0x64
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e103      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e30:	4b75      	ldr	r3, [pc, #468]	; (8002008 <HAL_RCC_OscConfig+0x4c8>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d0f0      	beq.n	8001e1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d106      	bne.n	8001e52 <HAL_RCC_OscConfig+0x312>
 8001e44:	4b6f      	ldr	r3, [pc, #444]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	4a6e      	ldr	r2, [pc, #440]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6213      	str	r3, [r2, #32]
 8001e50:	e02d      	b.n	8001eae <HAL_RCC_OscConfig+0x36e>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10c      	bne.n	8001e74 <HAL_RCC_OscConfig+0x334>
 8001e5a:	4b6a      	ldr	r3, [pc, #424]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	4a69      	ldr	r2, [pc, #420]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e60:	f023 0301 	bic.w	r3, r3, #1
 8001e64:	6213      	str	r3, [r2, #32]
 8001e66:	4b67      	ldr	r3, [pc, #412]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	4a66      	ldr	r2, [pc, #408]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	f023 0304 	bic.w	r3, r3, #4
 8001e70:	6213      	str	r3, [r2, #32]
 8001e72:	e01c      	b.n	8001eae <HAL_RCC_OscConfig+0x36e>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	2b05      	cmp	r3, #5
 8001e7a:	d10c      	bne.n	8001e96 <HAL_RCC_OscConfig+0x356>
 8001e7c:	4b61      	ldr	r3, [pc, #388]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	6a1b      	ldr	r3, [r3, #32]
 8001e80:	4a60      	ldr	r2, [pc, #384]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e82:	f043 0304 	orr.w	r3, r3, #4
 8001e86:	6213      	str	r3, [r2, #32]
 8001e88:	4b5e      	ldr	r3, [pc, #376]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	4a5d      	ldr	r2, [pc, #372]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	6213      	str	r3, [r2, #32]
 8001e94:	e00b      	b.n	8001eae <HAL_RCC_OscConfig+0x36e>
 8001e96:	4b5b      	ldr	r3, [pc, #364]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	4a5a      	ldr	r2, [pc, #360]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001e9c:	f023 0301 	bic.w	r3, r3, #1
 8001ea0:	6213      	str	r3, [r2, #32]
 8001ea2:	4b58      	ldr	r3, [pc, #352]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	4a57      	ldr	r2, [pc, #348]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001ea8:	f023 0304 	bic.w	r3, r3, #4
 8001eac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d015      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb6:	f7fe fbc7 	bl	8000648 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebc:	e00a      	b.n	8001ed4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f7fe fbc3 	bl	8000648 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e0b1      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed4:	4b4b      	ldr	r3, [pc, #300]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001ed6:	6a1b      	ldr	r3, [r3, #32]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0ee      	beq.n	8001ebe <HAL_RCC_OscConfig+0x37e>
 8001ee0:	e014      	b.n	8001f0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee2:	f7fe fbb1 	bl	8000648 <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee8:	e00a      	b.n	8001f00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eea:	f7fe fbad 	bl	8000648 <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e09b      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f00:	4b40      	ldr	r3, [pc, #256]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1ee      	bne.n	8001eea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f0c:	7dfb      	ldrb	r3, [r7, #23]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d105      	bne.n	8001f1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f12:	4b3c      	ldr	r3, [pc, #240]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	4a3b      	ldr	r2, [pc, #236]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f000 8087 	beq.w	8002036 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f28:	4b36      	ldr	r3, [pc, #216]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f003 030c 	and.w	r3, r3, #12
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	d061      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	69db      	ldr	r3, [r3, #28]
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d146      	bne.n	8001fca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f3c:	4b33      	ldr	r3, [pc, #204]	; (800200c <HAL_RCC_OscConfig+0x4cc>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f42:	f7fe fb81 	bl	8000648 <HAL_GetTick>
 8001f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f4a:	f7fe fb7d 	bl	8000648 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e06d      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f5c:	4b29      	ldr	r3, [pc, #164]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f0      	bne.n	8001f4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f70:	d108      	bne.n	8001f84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f72:	4b24      	ldr	r3, [pc, #144]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4921      	ldr	r1, [pc, #132]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f84:	4b1f      	ldr	r3, [pc, #124]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a19      	ldr	r1, [r3, #32]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f94:	430b      	orrs	r3, r1
 8001f96:	491b      	ldr	r1, [pc, #108]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f9c:	4b1b      	ldr	r3, [pc, #108]	; (800200c <HAL_RCC_OscConfig+0x4cc>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa2:	f7fe fb51 	bl	8000648 <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa8:	e008      	b.n	8001fbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001faa:	f7fe fb4d 	bl	8000648 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e03d      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f0      	beq.n	8001faa <HAL_RCC_OscConfig+0x46a>
 8001fc8:	e035      	b.n	8002036 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fca:	4b10      	ldr	r3, [pc, #64]	; (800200c <HAL_RCC_OscConfig+0x4cc>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd0:	f7fe fb3a 	bl	8000648 <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd8:	f7fe fb36 	bl	8000648 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e026      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fea:	4b06      	ldr	r3, [pc, #24]	; (8002004 <HAL_RCC_OscConfig+0x4c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f0      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x498>
 8001ff6:	e01e      	b.n	8002036 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69db      	ldr	r3, [r3, #28]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d107      	bne.n	8002010 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e019      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
 8002004:	40021000 	.word	0x40021000
 8002008:	40007000 	.word	0x40007000
 800200c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002010:	4b0b      	ldr	r3, [pc, #44]	; (8002040 <HAL_RCC_OscConfig+0x500>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	429a      	cmp	r2, r3
 8002022:	d106      	bne.n	8002032 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202e:	429a      	cmp	r2, r3
 8002030:	d001      	beq.n	8002036 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e000      	b.n	8002038 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3718      	adds	r7, #24
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40021000 	.word	0x40021000

08002044 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0d0      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002058:	4b6a      	ldr	r3, [pc, #424]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	d910      	bls.n	8002088 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002066:	4b67      	ldr	r3, [pc, #412]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f023 0207 	bic.w	r2, r3, #7
 800206e:	4965      	ldr	r1, [pc, #404]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	4313      	orrs	r3, r2
 8002074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002076:	4b63      	ldr	r3, [pc, #396]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d001      	beq.n	8002088 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0b8      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d020      	beq.n	80020d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	d005      	beq.n	80020ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020a0:	4b59      	ldr	r3, [pc, #356]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4a58      	ldr	r2, [pc, #352]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0308 	and.w	r3, r3, #8
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020b8:	4b53      	ldr	r3, [pc, #332]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	4a52      	ldr	r2, [pc, #328]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020c4:	4b50      	ldr	r3, [pc, #320]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	494d      	ldr	r1, [pc, #308]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d040      	beq.n	8002164 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d107      	bne.n	80020fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ea:	4b47      	ldr	r3, [pc, #284]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d115      	bne.n	8002122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e07f      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002102:	4b41      	ldr	r3, [pc, #260]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d109      	bne.n	8002122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e073      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002112:	4b3d      	ldr	r3, [pc, #244]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e06b      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002122:	4b39      	ldr	r3, [pc, #228]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f023 0203 	bic.w	r2, r3, #3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4936      	ldr	r1, [pc, #216]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002134:	f7fe fa88 	bl	8000648 <HAL_GetTick>
 8002138:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800213a:	e00a      	b.n	8002152 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800213c:	f7fe fa84 	bl	8000648 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f241 3288 	movw	r2, #5000	; 0x1388
 800214a:	4293      	cmp	r3, r2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e053      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002152:	4b2d      	ldr	r3, [pc, #180]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f003 020c 	and.w	r2, r3, #12
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	429a      	cmp	r2, r3
 8002162:	d1eb      	bne.n	800213c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d210      	bcs.n	8002194 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002172:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f023 0207 	bic.w	r2, r3, #7
 800217a:	4922      	ldr	r1, [pc, #136]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	4313      	orrs	r3, r2
 8002180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002182:	4b20      	ldr	r3, [pc, #128]	; (8002204 <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	683a      	ldr	r2, [r7, #0]
 800218c:	429a      	cmp	r2, r3
 800218e:	d001      	beq.n	8002194 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e032      	b.n	80021fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0304 	and.w	r3, r3, #4
 800219c:	2b00      	cmp	r3, #0
 800219e:	d008      	beq.n	80021b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	4916      	ldr	r1, [pc, #88]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d009      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021be:	4b12      	ldr	r3, [pc, #72]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	490e      	ldr	r1, [pc, #56]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021d2:	f000 f821 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 80021d6:	4602      	mov	r2, r0
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <HAL_RCC_ClockConfig+0x1c4>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	091b      	lsrs	r3, r3, #4
 80021de:	f003 030f 	and.w	r3, r3, #15
 80021e2:	490a      	ldr	r1, [pc, #40]	; (800220c <HAL_RCC_ClockConfig+0x1c8>)
 80021e4:	5ccb      	ldrb	r3, [r1, r3]
 80021e6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ea:	4a09      	ldr	r2, [pc, #36]	; (8002210 <HAL_RCC_ClockConfig+0x1cc>)
 80021ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021ee:	4b09      	ldr	r3, [pc, #36]	; (8002214 <HAL_RCC_ClockConfig+0x1d0>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe f9e6 	bl	80005c4 <HAL_InitTick>

  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40022000 	.word	0x40022000
 8002208:	40021000 	.word	0x40021000
 800220c:	080074e0 	.word	0x080074e0
 8002210:	20000004 	.word	0x20000004
 8002214:	20000008 	.word	0x20000008

08002218 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002218:	b490      	push	{r4, r7}
 800221a:	b08a      	sub	sp, #40	; 0x28
 800221c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800221e:	4b29      	ldr	r3, [pc, #164]	; (80022c4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002220:	1d3c      	adds	r4, r7, #4
 8002222:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002224:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002228:	f240 2301 	movw	r3, #513	; 0x201
 800222c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800222e:	2300      	movs	r3, #0
 8002230:	61fb      	str	r3, [r7, #28]
 8002232:	2300      	movs	r3, #0
 8002234:	61bb      	str	r3, [r7, #24]
 8002236:	2300      	movs	r3, #0
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002242:	4b21      	ldr	r3, [pc, #132]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b04      	cmp	r3, #4
 8002250:	d002      	beq.n	8002258 <HAL_RCC_GetSysClockFreq+0x40>
 8002252:	2b08      	cmp	r3, #8
 8002254:	d003      	beq.n	800225e <HAL_RCC_GetSysClockFreq+0x46>
 8002256:	e02b      	b.n	80022b0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002258:	4b1c      	ldr	r3, [pc, #112]	; (80022cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800225a:	623b      	str	r3, [r7, #32]
      break;
 800225c:	e02b      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	0c9b      	lsrs	r3, r3, #18
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	3328      	adds	r3, #40	; 0x28
 8002268:	443b      	add	r3, r7
 800226a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800226e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d012      	beq.n	80022a0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800227a:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	0c5b      	lsrs	r3, r3, #17
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	3328      	adds	r3, #40	; 0x28
 8002286:	443b      	add	r3, r7
 8002288:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800228c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	4a0e      	ldr	r2, [pc, #56]	; (80022cc <HAL_RCC_GetSysClockFreq+0xb4>)
 8002292:	fb03 f202 	mul.w	r2, r3, r2
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	fbb2 f3f3 	udiv	r3, r2, r3
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
 800229e:	e004      	b.n	80022aa <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	4a0b      	ldr	r2, [pc, #44]	; (80022d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022a4:	fb02 f303 	mul.w	r3, r2, r3
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80022aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ac:	623b      	str	r3, [r7, #32]
      break;
 80022ae:	e002      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <HAL_RCC_GetSysClockFreq+0xb4>)
 80022b2:	623b      	str	r3, [r7, #32]
      break;
 80022b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022b6:	6a3b      	ldr	r3, [r7, #32]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3728      	adds	r7, #40	; 0x28
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc90      	pop	{r4, r7}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	080074d0 	.word	0x080074d0
 80022c8:	40021000 	.word	0x40021000
 80022cc:	007a1200 	.word	0x007a1200
 80022d0:	003d0900 	.word	0x003d0900

080022d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022d8:	4b02      	ldr	r3, [pc, #8]	; (80022e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80022da:	681b      	ldr	r3, [r3, #0]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	20000004 	.word	0x20000004

080022e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022ec:	f7ff fff2 	bl	80022d4 <HAL_RCC_GetHCLKFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b05      	ldr	r3, [pc, #20]	; (8002308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	4903      	ldr	r1, [pc, #12]	; (800230c <HAL_RCC_GetPCLK1Freq+0x24>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40021000 	.word	0x40021000
 800230c:	080074f0 	.word	0x080074f0

08002310 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <RCC_Delay+0x34>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0a      	ldr	r2, [pc, #40]	; (8002348 <RCC_Delay+0x38>)
 800231e:	fba2 2303 	umull	r2, r3, r2, r3
 8002322:	0a5b      	lsrs	r3, r3, #9
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	fb02 f303 	mul.w	r3, r2, r3
 800232a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800232c:	bf00      	nop
  }
  while (Delay --);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	1e5a      	subs	r2, r3, #1
 8002332:	60fa      	str	r2, [r7, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1f9      	bne.n	800232c <RCC_Delay+0x1c>
}
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr
 8002344:	20000004 	.word	0x20000004
 8002348:	10624dd3 	.word	0x10624dd3

0800234c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002356:	2300      	movs	r3, #0
 8002358:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800235a:	6839      	ldr	r1, [r7, #0]
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f001 fd80 	bl	8003e62 <VL53L0X_get_offset_calibration_data_micro_meter>
 8002362:	4603      	mov	r3, r0
 8002364:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8002366:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b0a4      	sub	sp, #144	; 0x90
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800237c:	2300      	movs	r3, #0
 800237e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8002382:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002386:	2b00      	cmp	r3, #0
 8002388:	d107      	bne.n	800239a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800238a:	2200      	movs	r2, #0
 800238c:	2188      	movs	r1, #136	; 0x88
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f004 ff20 	bl	80071d4 <VL53L0X_WrByte>
 8002394:	4603      	mov	r3, r0
 8002396:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023a8:	f8a3 217e 	strh.w	r2, [r3, #382]	; 0x17e

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660
	 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	4aae      	ldr	r2, [pc, #696]	; (8002668 <VL53L0X_DataInit+0x2f4>)
 80023b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	619a      	str	r2, [r3, #24]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80023ba:	f107 0310 	add.w	r3, r7, #16
 80023be:	4619      	mov	r1, r3
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 faee 	bl	80029a2 <VL53L0X_GetDeviceParameters>
 80023c6:	4603      	mov	r3, r0
 80023c8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (Status == VL53L0X_ERROR_NONE) {
 80023cc:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d130      	bne.n	8002436 <VL53L0X_DataInit+0xc2>
		/* initialize PAL values */
		CurrentParameters.DeviceMode =
 80023d4:	2300      	movs	r3, #0
 80023d6:	743b      	strb	r3, [r7, #16]
					VL53L0X_DEVICEMODE_SINGLE_RANGING;
		CurrentParameters.HistogramMode =
 80023d8:	2300      	movs	r3, #0
 80023da:	747b      	strb	r3, [r7, #17]
					VL53L0X_HISTOGRAMMODE_DISABLED;

		/* Dmax lookup table */
	/* 0.0 */
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 80023dc:	2300      	movs	r3, #0
 80023de:	64fb      	str	r3, [r7, #76]	; 0x4c
	/* 1200 */
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 80023e0:	f04f 6396 	mov.w	r3, #78643200	; 0x4b00000
 80023e4:	66bb      	str	r3, [r7, #104]	; 0x68
	/* 0.7 */
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 80023e6:	f24b 3333 	movw	r3, #45875	; 0xb333
 80023ea:	653b      	str	r3, [r7, #80]	; 0x50
	/* 1100 */
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 80023ec:	4b9f      	ldr	r3, [pc, #636]	; (800266c <VL53L0X_DataInit+0x2f8>)
 80023ee:	66fb      	str	r3, [r7, #108]	; 0x6c
	/* 2 */
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 80023f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023f4:	657b      	str	r3, [r7, #84]	; 0x54
	/* 900 */
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 80023f6:	f04f 7361 	mov.w	r3, #58982400	; 0x3840000
 80023fa:	673b      	str	r3, [r7, #112]	; 0x70
	/* 3.8 */
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 80023fc:	4b9c      	ldr	r3, [pc, #624]	; (8002670 <VL53L0X_DataInit+0x2fc>)
 80023fe:	65bb      	str	r3, [r7, #88]	; 0x58
	/* 750 */
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 8002400:	4b9c      	ldr	r3, [pc, #624]	; (8002674 <VL53L0X_DataInit+0x300>)
 8002402:	677b      	str	r3, [r7, #116]	; 0x74
	/* 7.3 */
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 8002404:	4b9c      	ldr	r3, [pc, #624]	; (8002678 <VL53L0X_DataInit+0x304>)
 8002406:	65fb      	str	r3, [r7, #92]	; 0x5c
	/* 550 */
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 8002408:	4b9c      	ldr	r3, [pc, #624]	; (800267c <VL53L0X_DataInit+0x308>)
 800240a:	67bb      	str	r3, [r7, #120]	; 0x78
	/* 10 */
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 800240c:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8002410:	663b      	str	r3, [r7, #96]	; 0x60
	/* 500 */
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 8002412:	f04f 73fa 	mov.w	r3, #32768000	; 0x1f40000
 8002416:	67fb      	str	r3, [r7, #124]	; 0x7c
	/* 15 */
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 8002418:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 800241c:	667b      	str	r3, [r7, #100]	; 0x64
	/* 400 */
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 800241e:	f04f 73c8 	mov.w	r3, #26214400	; 0x1900000
 8002422:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3308      	adds	r3, #8
 800242a:	f107 0110 	add.w	r1, r7, #16
 800242e:	2278      	movs	r2, #120	; 0x78
 8002430:	4618      	mov	r0, r3
 8002432:	f005 f823 	bl	800747c <memcpy>
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2264      	movs	r2, #100	; 0x64
 800243a:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002444:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800244e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002458:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8002464:	2201      	movs	r2, #1
 8002466:	2180      	movs	r1, #128	; 0x80
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f004 feb3 	bl	80071d4 <VL53L0X_WrByte>
 800246e:	4603      	mov	r3, r0
 8002470:	461a      	mov	r2, r3
 8002472:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002476:	4313      	orrs	r3, r2
 8002478:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800247c:	2201      	movs	r2, #1
 800247e:	21ff      	movs	r1, #255	; 0xff
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f004 fea7 	bl	80071d4 <VL53L0X_WrByte>
 8002486:	4603      	mov	r3, r0
 8002488:	461a      	mov	r2, r3
 800248a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800248e:	4313      	orrs	r3, r2
 8002490:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8002494:	2200      	movs	r2, #0
 8002496:	2100      	movs	r1, #0
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f004 fe9b 	bl	80071d4 <VL53L0X_WrByte>
 800249e:	4603      	mov	r3, r0
 80024a0:	461a      	mov	r2, r3
 80024a2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 80024ac:	f107 030f 	add.w	r3, r7, #15
 80024b0:	461a      	mov	r2, r3
 80024b2:	2191      	movs	r1, #145	; 0x91
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f004 ff0f 	bl	80072d8 <VL53L0X_RdByte>
 80024ba:	4603      	mov	r3, r0
 80024bc:	461a      	mov	r2, r3
 80024be:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80024c2:	4313      	orrs	r3, r2
 80024c4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	PALDevDataSet(Dev, StopVariable, StopVariable);
 80024c8:	7bfa      	ldrb	r2, [r7, #15]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80024d0:	2201      	movs	r2, #1
 80024d2:	2100      	movs	r1, #0
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f004 fe7d 	bl	80071d4 <VL53L0X_WrByte>
 80024da:	4603      	mov	r3, r0
 80024dc:	461a      	mov	r2, r3
 80024de:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80024e2:	4313      	orrs	r3, r2
 80024e4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80024e8:	2200      	movs	r2, #0
 80024ea:	21ff      	movs	r1, #255	; 0xff
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f004 fe71 	bl	80071d4 <VL53L0X_WrByte>
 80024f2:	4603      	mov	r3, r0
 80024f4:	461a      	mov	r2, r3
 80024f6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80024fa:	4313      	orrs	r3, r2
 80024fc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8002500:	2200      	movs	r2, #0
 8002502:	2180      	movs	r1, #128	; 0x80
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f004 fe65 	bl	80071d4 <VL53L0X_WrByte>
 800250a:	4603      	mov	r3, r0
 800250c:	461a      	mov	r2, r3
 800250e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002512:	4313      	orrs	r3, r2
 8002514:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002518:	2300      	movs	r3, #0
 800251a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800251e:	e017      	b.n	8002550 <VL53L0X_DataInit+0x1dc>
		if (Status == VL53L0X_ERROR_NONE)
 8002520:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002524:	2b00      	cmp	r3, #0
 8002526:	d118      	bne.n	800255a <VL53L0X_DataInit+0x1e6>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8002528:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800252c:	b29b      	uxth	r3, r3
 800252e:	2201      	movs	r2, #1
 8002530:	4619      	mov	r1, r3
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 fd62 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
 8002538:	4603      	mov	r3, r0
 800253a:	461a      	mov	r2, r3
 800253c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002540:	4313      	orrs	r3, r2
 8002542:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002546:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800254a:	3301      	adds	r3, #1
 800254c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002550:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002554:	2b05      	cmp	r3, #5
 8002556:	dde3      	ble.n	8002520 <VL53L0X_DataInit+0x1ac>
 8002558:	e000      	b.n	800255c <VL53L0X_DataInit+0x1e8>
		else
			break;
 800255a:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800255c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002560:	2b00      	cmp	r3, #0
 8002562:	d107      	bne.n	8002574 <VL53L0X_DataInit+0x200>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002564:	2200      	movs	r2, #0
 8002566:	2102      	movs	r1, #2
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 fd47 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
 800256e:	4603      	mov	r3, r0
 8002570:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002574:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002578:	2b00      	cmp	r3, #0
 800257a:	d107      	bne.n	800258c <VL53L0X_DataInit+0x218>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800257c:	2200      	movs	r2, #0
 800257e:	2103      	movs	r1, #3
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 fd3b 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
 8002586:	4603      	mov	r3, r0
 8002588:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800258c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002590:	2b00      	cmp	r3, #0
 8002592:	d107      	bne.n	80025a4 <VL53L0X_DataInit+0x230>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002594:	2200      	movs	r2, #0
 8002596:	2104      	movs	r1, #4
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f000 fd2f 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
 800259e:	4603      	mov	r3, r0
 80025a0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80025a4:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d107      	bne.n	80025bc <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80025ac:	2200      	movs	r2, #0
 80025ae:	2105      	movs	r1, #5
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 fd23 	bl	8002ffc <VL53L0X_SetLimitCheckEnable>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 80025bc:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d108      	bne.n	80025d6 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80025c4:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 80025c8:	2100      	movs	r1, #0
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 fdc4 	bl	8003158 <VL53L0X_SetLimitCheckValue>
 80025d0:	4603      	mov	r3, r0
 80025d2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80025d6:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d108      	bne.n	80025f0 <VL53L0X_DataInit+0x27c>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80025de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025e2:	2101      	movs	r1, #1
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f000 fdb7 	bl	8003158 <VL53L0X_SetLimitCheckValue>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80025f0:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d108      	bne.n	800260a <VL53L0X_DataInit+0x296>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80025f8:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 80025fc:	2102      	movs	r1, #2
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 fdaa 	bl	8003158 <VL53L0X_SetLimitCheckValue>
 8002604:	4603      	mov	r3, r0
 8002606:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800260a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800260e:	2b00      	cmp	r3, #0
 8002610:	d107      	bne.n	8002622 <VL53L0X_DataInit+0x2ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002612:	2200      	movs	r2, #0
 8002614:	2103      	movs	r1, #3
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 fd9e 	bl	8003158 <VL53L0X_SetLimitCheckValue>
 800261c:	4603      	mov	r3, r0
 800261e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002622:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10f      	bne.n	800264a <VL53L0X_DataInit+0x2d6>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	22ff      	movs	r2, #255	; 0xff
 800262e:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002632:	22ff      	movs	r2, #255	; 0xff
 8002634:	2101      	movs	r1, #1
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f004 fdcc 	bl	80071d4 <VL53L0X_WrByte>
 800263c:	4603      	mov	r3, r0
 800263e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit
		 */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
	}

	if (Status == VL53L0X_ERROR_NONE)
 800264a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800264e:	2b00      	cmp	r3, #0
 8002650:	d103      	bne.n	800265a <VL53L0X_DataInit+0x2e6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141


	LOG_FUNCTION_END(Status);
	return Status;
 800265a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
}
 800265e:	4618      	mov	r0, r3
 8002660:	3790      	adds	r7, #144	; 0x90
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	000970a4 	.word	0x000970a4
 800266c:	044c0000 	.word	0x044c0000
 8002670:	0003cccc 	.word	0x0003cccc
 8002674:	02ee0000 	.word	0x02ee0000
 8002678:	00074ccc 	.word	0x00074ccc
 800267c:	02260000 	.word	0x02260000

08002680 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b0ac      	sub	sp, #176	; 0xb0
 8002684:	af02      	add	r7, sp, #8
 8002686:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002688:	2300      	movs	r3, #0
 800268a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800268e:	f107 031c 	add.w	r3, r7, #28
 8002692:	2278      	movs	r2, #120	; 0x78
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f004 fefe 	bl	8007498 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800269c:	2300      	movs	r3, #0
 800269e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint32_t count = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	uint8_t isApertureSpads = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 80026b8:	2300      	movs	r3, #0
 80026ba:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80026be:	2101      	movs	r1, #1
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f002 fb20 	bl	8004d06 <VL53L0X_get_info_from_device>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 80026d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 80026dc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80026e0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d80f      	bhi.n	8002708 <VL53L0X_StaticInit+0x88>
 80026e8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d103      	bne.n	80026f8 <VL53L0X_StaticInit+0x78>
		((ApertureSpads == 1) && (count > 32)) ||
 80026f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80026f4:	2b20      	cmp	r3, #32
 80026f6:	d807      	bhi.n	8002708 <VL53L0X_StaticInit+0x88>
 80026f8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10f      	bne.n	8002720 <VL53L0X_StaticInit+0xa0>
		((ApertureSpads == 0) && (count > 12)))
 8002700:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002704:	2b0c      	cmp	r3, #12
 8002706:	d90b      	bls.n	8002720 <VL53L0X_StaticInit+0xa0>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8002708:	f107 0218 	add.w	r2, r7, #24
 800270c:	f107 0314 	add.w	r3, r7, #20
 8002710:	4619      	mov	r1, r3
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f001 fd9f 	bl	8004256 <VL53L0X_perform_ref_spad_management>
 8002718:	4603      	mov	r3, r0
 800271a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800271e:	e00a      	b.n	8002736 <VL53L0X_StaticInit+0xb6>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8002720:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002724:	461a      	mov	r2, r3
 8002726:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f001 ff9f 	bl	800466e <VL53L0X_set_reference_spads>
 8002730:	4603      	mov	r3, r0
 8002732:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8002736:	4b93      	ldr	r3, [pc, #588]	; (8002984 <VL53L0X_StaticInit+0x304>)
 8002738:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800273c:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002740:	2b00      	cmp	r3, #0
 8002742:	d111      	bne.n	8002768 <VL53L0X_StaticInit+0xe8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 800274a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800274e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002752:	2b00      	cmp	r3, #0
 8002754:	d105      	bne.n	8002762 <VL53L0X_StaticInit+0xe2>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800275c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002760:	e002      	b.n	8002768 <VL53L0X_StaticInit+0xe8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8002762:	4b88      	ldr	r3, [pc, #544]	; (8002984 <VL53L0X_StaticInit+0x304>)
 8002764:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	}

	if (Status == VL53L0X_ERROR_NONE)
 8002768:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800276c:	2b00      	cmp	r3, #0
 800276e:	d107      	bne.n	8002780 <VL53L0X_StaticInit+0x100>
		Status = VL53L0X_load_tuning_settings(Dev,
 8002770:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f003 fe5d 	bl	8006434 <VL53L0X_load_tuning_settings>
 800277a:	4603      	mov	r3, r0
 800277c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
						      pTuningSettingBuffer);


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8002780:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002784:	2b00      	cmp	r3, #0
 8002786:	d10a      	bne.n	800279e <VL53L0X_StaticInit+0x11e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8002788:	2300      	movs	r3, #0
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	2304      	movs	r3, #4
 800278e:	2200      	movs	r2, #0
 8002790:	2100      	movs	r1, #0
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f001 f994 	bl	8003ac0 <VL53L0X_SetGpioConfig>
 8002798:	4603      	mov	r3, r0
 800279a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800279e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d121      	bne.n	80027ea <VL53L0X_StaticInit+0x16a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80027a6:	2201      	movs	r2, #1
 80027a8:	21ff      	movs	r1, #255	; 0xff
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f004 fd12 	bl	80071d4 <VL53L0X_WrByte>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80027b6:	f107 031a 	add.w	r3, r7, #26
 80027ba:	461a      	mov	r2, r3
 80027bc:	2184      	movs	r1, #132	; 0x84
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f004 fdb4 	bl	800732c <VL53L0X_RdWord>
 80027c4:	4603      	mov	r3, r0
 80027c6:	461a      	mov	r2, r3
 80027c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80027cc:	4313      	orrs	r3, r2
 80027ce:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80027d2:	2200      	movs	r2, #0
 80027d4:	21ff      	movs	r1, #255	; 0xff
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f004 fcfc 	bl	80071d4 <VL53L0X_WrByte>
 80027dc:	4603      	mov	r3, r0
 80027de:	461a      	mov	r2, r3
 80027e0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80027ea:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d105      	bne.n	80027fe <VL53L0X_StaticInit+0x17e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 80027f2:	8b7b      	ldrh	r3, [r7, #26]
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	461a      	mov	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}

	/* After static init, some device parameters may be changed,
	 * so update them
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80027fe:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002802:	2b00      	cmp	r3, #0
 8002804:	d108      	bne.n	8002818 <VL53L0X_StaticInit+0x198>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8002806:	f107 031c 	add.w	r3, r7, #28
 800280a:	4619      	mov	r1, r3
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 f8c8 	bl	80029a2 <VL53L0X_GetDeviceParameters>
 8002812:	4603      	mov	r3, r0
 8002814:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	if (Status == VL53L0X_ERROR_NONE) {
 8002818:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800281c:	2b00      	cmp	r3, #0
 800281e:	d110      	bne.n	8002842 <VL53L0X_StaticInit+0x1c2>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8002820:	f107 0319 	add.w	r3, r7, #25
 8002824:	4619      	mov	r1, r3
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f9ac 	bl	8002b84 <VL53L0X_GetFractionEnable>
 800282c:	4603      	mov	r3, r0
 800282e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (Status == VL53L0X_ERROR_NONE)
 8002832:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002836:	2b00      	cmp	r3, #0
 8002838:	d103      	bne.n	8002842 <VL53L0X_StaticInit+0x1c2>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800283a:	7e7a      	ldrb	r2, [r7, #25]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d

	}

	if (Status == VL53L0X_ERROR_NONE)
 8002842:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002846:	2b00      	cmp	r3, #0
 8002848:	d107      	bne.n	800285a <VL53L0X_StaticInit+0x1da>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	3308      	adds	r3, #8
 800284e:	f107 011c 	add.w	r1, r7, #28
 8002852:	2278      	movs	r2, #120	; 0x78
 8002854:	4618      	mov	r0, r3
 8002856:	f004 fe11 	bl	800747c <memcpy>


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800285a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800285e:	2b00      	cmp	r3, #0
 8002860:	d111      	bne.n	8002886 <VL53L0X_StaticInit+0x206>
		Status = VL53L0X_RdByte(Dev,
 8002862:	f107 0319 	add.w	r3, r7, #25
 8002866:	461a      	mov	r2, r3
 8002868:	2101      	movs	r1, #1
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f004 fd34 	bl	80072d8 <VL53L0X_RdByte>
 8002870:	4603      	mov	r3, r0
 8002872:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8002876:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800287a:	2b00      	cmp	r3, #0
 800287c:	d103      	bne.n	8002886 <VL53L0X_StaticInit+0x206>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800287e:	7e7a      	ldrb	r2, [r7, #25]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8002886:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800288a:	2b00      	cmp	r3, #0
 800288c:	d107      	bne.n	800289e <VL53L0X_StaticInit+0x21e>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800288e:	2200      	movs	r2, #0
 8002890:	2100      	movs	r1, #0
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f9ea 	bl	8002c6c <VL53L0X_SetSequenceStepEnable>
 8002898:	4603      	mov	r3, r0
 800289a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800289e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d107      	bne.n	80028b6 <VL53L0X_StaticInit+0x236>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80028a6:	2200      	movs	r2, #0
 80028a8:	2102      	movs	r1, #2
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f9de 	bl	8002c6c <VL53L0X_SetSequenceStepEnable>
 80028b0:	4603      	mov	r3, r0
 80028b2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80028b6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d103      	bne.n	80028c6 <VL53L0X_StaticInit+0x246>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2203      	movs	r2, #3
 80028c2:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80028c6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d109      	bne.n	80028e2 <VL53L0X_StaticInit+0x262>
		Status = VL53L0X_GetVcselPulsePeriod(
 80028ce:	f107 0313 	add.w	r3, r7, #19
 80028d2:	461a      	mov	r2, r3
 80028d4:	2100      	movs	r1, #0
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f9b1 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 80028dc:	4603      	mov	r3, r0
 80028de:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80028e2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d103      	bne.n	80028f2 <VL53L0X_StaticInit+0x272>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80028ea:	7cfa      	ldrb	r2, [r7, #19]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			PreRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 80028f2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d109      	bne.n	800290e <VL53L0X_StaticInit+0x28e>
		Status = VL53L0X_GetVcselPulsePeriod(
 80028fa:	f107 0313 	add.w	r3, r7, #19
 80028fe:	461a      	mov	r2, r3
 8002900:	2101      	movs	r1, #1
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f99b 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 8002908:	4603      	mov	r3, r0
 800290a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800290e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002912:	2b00      	cmp	r3, #0
 8002914:	d103      	bne.n	800291e <VL53L0X_StaticInit+0x29e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8002916:	7cfa      	ldrb	r2, [r7, #19]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
			FinalRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800291e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002922:	2b00      	cmp	r3, #0
 8002924:	d109      	bne.n	800293a <VL53L0X_StaticInit+0x2ba>
		Status = get_sequence_step_timeout(
 8002926:	f107 030c 	add.w	r3, r7, #12
 800292a:	461a      	mov	r2, r3
 800292c:	2103      	movs	r1, #3
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f002 ff68 	bl	8005804 <get_sequence_step_timeout>
 8002934:	4603      	mov	r3, r0
 8002936:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800293a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800293e:	2b00      	cmp	r3, #0
 8002940:	d103      	bne.n	800294a <VL53L0X_StaticInit+0x2ca>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800294a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800294e:	2b00      	cmp	r3, #0
 8002950:	d109      	bne.n	8002966 <VL53L0X_StaticInit+0x2e6>
		Status = get_sequence_step_timeout(
 8002952:	f107 030c 	add.w	r3, r7, #12
 8002956:	461a      	mov	r2, r3
 8002958:	2104      	movs	r1, #4
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f002 ff52 	bl	8005804 <get_sequence_step_timeout>
 8002960:	4603      	mov	r3, r0
 8002962:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002966:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800296a:	2b00      	cmp	r3, #0
 800296c:	d103      	bne.n	8002976 <VL53L0X_StaticInit+0x2f6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002976:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
}
 800297a:	4618      	mov	r0, r3
 800297c:	37a8      	adds	r7, #168	; 0xa8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000010 	.word	0x20000010

08002988 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8002990:	239d      	movs	r3, #157	; 0x9d
 8002992:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8002994:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b084      	sub	sp, #16
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	4619      	mov	r1, r3
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f8d3 	bl	8002b60 <VL53L0X_GetDeviceMode>
 80029ba:	4603      	mov	r3, r0
 80029bc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80029be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d107      	bne.n	80029d6 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	3308      	adds	r3, #8
 80029ca:	4619      	mov	r1, r3
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fa99 	bl	8002f04 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80029d2:	4603      	mov	r3, r0
 80029d4:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 80029d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d102      	bne.n	80029e4 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	2200      	movs	r2, #0
 80029e2:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 80029e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d107      	bne.n	80029fc <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	3310      	adds	r3, #16
 80029f0:	4619      	mov	r1, r3
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f000 face 	bl	8002f94 <VL53L0X_GetXTalkCompensationRateMegaCps>
 80029f8:	4603      	mov	r3, r0
 80029fa:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 80029fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d107      	bne.n	8002a14 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	3314      	adds	r3, #20
 8002a08:	4619      	mov	r1, r3
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff fc9e 	bl	800234c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8002a10:	4603      	mov	r3, r0
 8002a12:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8002a14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d134      	bne.n	8002a86 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	e02a      	b.n	8002a78 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8002a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d12a      	bne.n	8002a80 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	b299      	uxth	r1, r3
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	3308      	adds	r3, #8
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	4413      	add	r3, r2
 8002a38:	3304      	adds	r3, #4
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 fbed 	bl	800321c <VL53L0X_GetLimitCheckValue>
 8002a42:	4603      	mov	r3, r0
 8002a44:	461a      	mov	r2, r3
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8002a4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d117      	bne.n	8002a84 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	b299      	uxth	r1, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	3318      	adds	r3, #24
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	4413      	add	r3, r2
 8002a60:	461a      	mov	r2, r3
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 fb56 	bl	8003114 <VL53L0X_GetLimitCheckEnable>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	3301      	adds	r3, #1
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b05      	cmp	r3, #5
 8002a7c:	ddd1      	ble.n	8002a22 <VL53L0X_GetDeviceParameters+0x80>
 8002a7e:	e002      	b.n	8002a86 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8002a80:	bf00      	nop
 8002a82:	e000      	b.n	8002a86 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8002a84:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d107      	bne.n	8002a9e <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	3374      	adds	r3, #116	; 0x74
 8002a92:	4619      	mov	r1, r3
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 fc4f 	bl	8003338 <VL53L0X_GetWrapAroundCheckEnable>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8002a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d107      	bne.n	8002ab6 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	4619      	mov	r1, r3
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 f89b 	bl	8002be8 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d120      	bne.n	8002b00 <VL53L0X_GetDeviceParameters+0x15e>
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	e01a      	b.n	8002afa <VL53L0X_GetDeviceParameters+0x158>
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	3310      	adds	r3, #16
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	685a      	ldr	r2, [r3, #4]
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 8002ad0:	6839      	ldr	r1, [r7, #0]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	330e      	adds	r3, #14
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	440b      	add	r3, r1
 8002ada:	605a      	str	r2, [r3, #4]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	3316      	adds	r3, #22
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	689a      	ldr	r2, [r3, #8]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 8002ae8:	6839      	ldr	r1, [r7, #0]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	3314      	adds	r3, #20
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	609a      	str	r2, [r3, #8]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	3301      	adds	r3, #1
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b06      	cmp	r3, #6
 8002afe:	dde1      	ble.n	8002ac4 <VL53L0X_GetDeviceParameters+0x122>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
				    VL53L0X_DeviceModes DeviceMode)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	460b      	mov	r3, r1
 8002b16:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8002b1c:	78fb      	ldrb	r3, [r7, #3]
 8002b1e:	2b15      	cmp	r3, #21
 8002b20:	bf8c      	ite	hi
 8002b22:	2201      	movhi	r2, #1
 8002b24:	2200      	movls	r2, #0
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	2a00      	cmp	r2, #0
 8002b2a:	d10e      	bne.n	8002b4a <VL53L0X_SetDeviceMode+0x3e>
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	409a      	lsls	r2, r3
 8002b30:	4b0a      	ldr	r3, [pc, #40]	; (8002b5c <VL53L0X_SetDeviceMode+0x50>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	78fa      	ldrb	r2, [r7, #3]
 8002b46:	721a      	strb	r2, [r3, #8]
		break;
 8002b48:	e001      	b.n	8002b4e <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8002b4a:	23f8      	movs	r3, #248	; 0xf8
 8002b4c:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	0030000b 	.word	0x0030000b

08002b60 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7a1a      	ldrb	r2, [r3, #8]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8002b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	2109      	movs	r1, #9
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f004 fb9e 	bl	80072d8 <VL53L0X_RdByte>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8002ba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d106      	bne.n	8002bb6 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8002bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
 8002bca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8002bd0:	6839      	ldr	r1, [r7, #0]
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f003 faa9 	bl	800612a <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8002bdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8002bf6:	6839      	ldr	r1, [r7, #0]
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f003 fb69 	bl	80062d0 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8002c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b084      	sub	sp, #16
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	460b      	mov	r3, r1
 8002c18:	70fb      	strb	r3, [r7, #3]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8002c22:	78ba      	ldrb	r2, [r7, #2]
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	4619      	mov	r1, r3
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f002 ffbe 	bl	8005baa <VL53L0X_set_vcsel_pulse_period>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8002c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b086      	sub	sp, #24
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	460b      	mov	r3, r1
 8002c48:	607a      	str	r2, [r7, #4]
 8002c4a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8002c50:	7afb      	ldrb	r3, [r7, #11]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	4619      	mov	r1, r3
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f003 fa30 	bl	80060bc <VL53L0X_get_vcsel_pulse_period>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8002c60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b086      	sub	sp, #24
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	70fb      	strb	r3, [r7, #3]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8002c84:	2300      	movs	r3, #0
 8002c86:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002c88:	f107 030f 	add.w	r3, r7, #15
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	2101      	movs	r1, #1
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f004 fb21 	bl	80072d8 <VL53L0X_RdByte>
 8002c96:	4603      	mov	r3, r0
 8002c98:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8002c9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d15a      	bne.n	8002d5c <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8002ca6:	78bb      	ldrb	r3, [r7, #2]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d12b      	bne.n	8002d04 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8002cac:	78fb      	ldrb	r3, [r7, #3]
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d825      	bhi.n	8002cfe <VL53L0X_SetSequenceStepEnable+0x92>
 8002cb2:	a201      	add	r2, pc, #4	; (adr r2, 8002cb8 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8002cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb8:	08002ccd 	.word	0x08002ccd
 8002cbc:	08002cd7 	.word	0x08002cd7
 8002cc0:	08002ce1 	.word	0x08002ce1
 8002cc4:	08002ceb 	.word	0x08002ceb
 8002cc8:	08002cf5 	.word	0x08002cf5
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8002ccc:	7dbb      	ldrb	r3, [r7, #22]
 8002cce:	f043 0310 	orr.w	r3, r3, #16
 8002cd2:	75bb      	strb	r3, [r7, #22]
				break;
 8002cd4:	e043      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8002cd6:	7dbb      	ldrb	r3, [r7, #22]
 8002cd8:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8002cdc:	75bb      	strb	r3, [r7, #22]
				break;
 8002cde:	e03e      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8002ce0:	7dbb      	ldrb	r3, [r7, #22]
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	75bb      	strb	r3, [r7, #22]
				break;
 8002ce8:	e039      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8002cea:	7dbb      	ldrb	r3, [r7, #22]
 8002cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cf0:	75bb      	strb	r3, [r7, #22]
				break;
 8002cf2:	e034      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8002cf4:	7dbb      	ldrb	r3, [r7, #22]
 8002cf6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002cfa:	75bb      	strb	r3, [r7, #22]
				break;
 8002cfc:	e02f      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002cfe:	23fc      	movs	r3, #252	; 0xfc
 8002d00:	75fb      	strb	r3, [r7, #23]
 8002d02:	e02c      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8002d04:	78fb      	ldrb	r3, [r7, #3]
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d825      	bhi.n	8002d56 <VL53L0X_SetSequenceStepEnable+0xea>
 8002d0a:	a201      	add	r2, pc, #4	; (adr r2, 8002d10 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8002d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d10:	08002d25 	.word	0x08002d25
 8002d14:	08002d2f 	.word	0x08002d2f
 8002d18:	08002d39 	.word	0x08002d39
 8002d1c:	08002d43 	.word	0x08002d43
 8002d20:	08002d4d 	.word	0x08002d4d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8002d24:	7dbb      	ldrb	r3, [r7, #22]
 8002d26:	f023 0310 	bic.w	r3, r3, #16
 8002d2a:	75bb      	strb	r3, [r7, #22]
				break;
 8002d2c:	e017      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8002d2e:	7dbb      	ldrb	r3, [r7, #22]
 8002d30:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8002d34:	75bb      	strb	r3, [r7, #22]
				break;
 8002d36:	e012      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8002d38:	7dbb      	ldrb	r3, [r7, #22]
 8002d3a:	f023 0304 	bic.w	r3, r3, #4
 8002d3e:	75bb      	strb	r3, [r7, #22]
				break;
 8002d40:	e00d      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8002d42:	7dbb      	ldrb	r3, [r7, #22]
 8002d44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d48:	75bb      	strb	r3, [r7, #22]
				break;
 8002d4a:	e008      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8002d4c:	7dbb      	ldrb	r3, [r7, #22]
 8002d4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d52:	75bb      	strb	r3, [r7, #22]
				break;
 8002d54:	e003      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002d56:	23fc      	movs	r3, #252	; 0xfc
 8002d58:	75fb      	strb	r3, [r7, #23]
 8002d5a:	e000      	b.n	8002d5e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8002d5c:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
 8002d60:	7dba      	ldrb	r2, [r7, #22]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d01e      	beq.n	8002da4 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8002d66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d107      	bne.n	8002d7e <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 8002d6e:	7dbb      	ldrb	r3, [r7, #22]
 8002d70:	461a      	mov	r2, r3
 8002d72:	2101      	movs	r1, #1
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f004 fa2d 	bl	80071d4 <VL53L0X_WrByte>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8002d7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d103      	bne.n	8002d8e <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	7dba      	ldrb	r2, [r7, #22]
 8002d8a:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8002d8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8002d9c:	6939      	ldr	r1, [r7, #16]
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7ff ff0f 	bl	8002bc2 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8002da4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	607b      	str	r3, [r7, #4]
 8002dba:	460b      	mov	r3, r1
 8002dbc:	72fb      	strb	r3, [r7, #11]
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8002dcc:	7afb      	ldrb	r3, [r7, #11]
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d836      	bhi.n	8002e40 <sequence_step_enabled+0x90>
 8002dd2:	a201      	add	r2, pc, #4	; (adr r2, 8002dd8 <sequence_step_enabled+0x28>)
 8002dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd8:	08002ded 	.word	0x08002ded
 8002ddc:	08002dff 	.word	0x08002dff
 8002de0:	08002e11 	.word	0x08002e11
 8002de4:	08002e23 	.word	0x08002e23
 8002de8:	08002e35 	.word	0x08002e35
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8002dec:	7abb      	ldrb	r3, [r7, #10]
 8002dee:	111b      	asrs	r3, r3, #4
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	b2da      	uxtb	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	701a      	strb	r2, [r3, #0]
		break;
 8002dfc:	e022      	b.n	8002e44 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8002dfe:	7abb      	ldrb	r3, [r7, #10]
 8002e00:	10db      	asrs	r3, r3, #3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	701a      	strb	r2, [r3, #0]
		break;
 8002e0e:	e019      	b.n	8002e44 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8002e10:	7abb      	ldrb	r3, [r7, #10]
 8002e12:	109b      	asrs	r3, r3, #2
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	701a      	strb	r2, [r3, #0]
		break;
 8002e20:	e010      	b.n	8002e44 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8002e22:	7abb      	ldrb	r3, [r7, #10]
 8002e24:	119b      	asrs	r3, r3, #6
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	701a      	strb	r2, [r3, #0]
		break;
 8002e32:	e007      	b.n	8002e44 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8002e34:	7abb      	ldrb	r3, [r7, #10]
 8002e36:	09db      	lsrs	r3, r3, #7
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	701a      	strb	r2, [r3, #0]
		break;
 8002e3e:	e001      	b.n	8002e44 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002e40:	23fc      	movs	r3, #252	; 0xfc
 8002e42:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002e44:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	371c      	adds	r7, #28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8002e62:	2300      	movs	r3, #0
 8002e64:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002e66:	f107 030e 	add.w	r3, r7, #14
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f004 fa32 	bl	80072d8 <VL53L0X_RdByte>
 8002e74:	4603      	mov	r3, r0
 8002e76:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8002e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d107      	bne.n	8002e90 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8002e80:	7bba      	ldrb	r2, [r7, #14]
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	2100      	movs	r1, #0
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7ff ff92 	bl	8002db0 <sequence_step_enabled>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002e90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d108      	bne.n	8002eaa <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8002e98:	7bba      	ldrb	r2, [r7, #14]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	3302      	adds	r3, #2
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff ff85 	bl	8002db0 <sequence_step_enabled>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d108      	bne.n	8002ec4 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8002eb2:	7bba      	ldrb	r2, [r7, #14]
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	2102      	movs	r1, #2
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff ff78 	bl	8002db0 <sequence_step_enabled>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d108      	bne.n	8002ede <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8002ecc:	7bba      	ldrb	r2, [r7, #14]
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	3303      	adds	r3, #3
 8002ed2:	2103      	movs	r1, #3
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f7ff ff6b 	bl	8002db0 <sequence_step_enabled>
 8002eda:	4603      	mov	r3, r0
 8002edc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d108      	bne.n	8002ef8 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8002ee6:	7bba      	ldrb	r2, [r7, #14]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	3304      	adds	r3, #4
 8002eec:	2104      	movs	r1, #4
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff ff5e 	bl	8002db0 <sequence_step_enabled>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002ef8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8002f12:	f107 030c 	add.w	r3, r7, #12
 8002f16:	461a      	mov	r2, r3
 8002f18:	21f8      	movs	r1, #248	; 0xf8
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f004 fa06 	bl	800732c <VL53L0X_RdWord>
 8002f20:	4603      	mov	r3, r0
 8002f22:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8002f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d108      	bne.n	8002f3e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8002f2c:	f107 0308 	add.w	r3, r7, #8
 8002f30:	461a      	mov	r2, r3
 8002f32:	2104      	movs	r1, #4
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f004 fa31 	bl	800739c <VL53L0X_RdDWord>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10c      	bne.n	8002f60 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8002f46:	89bb      	ldrh	r3, [r7, #12]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d005      	beq.n	8002f58 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	89ba      	ldrh	r2, [r7, #12]
 8002f50:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	7d1b      	ldrb	r3, [r3, #20]
 8002f7e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	7bba      	ldrb	r2, [r7, #14]
 8002f84:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8002f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3714      	adds	r7, #20
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8002fa2:	f107 030e 	add.w	r3, r7, #14
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	2120      	movs	r1, #32
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f004 f9be 	bl	800732c <VL53L0X_RdWord>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8002fb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d118      	bne.n	8002fee <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8002fbc:	89fb      	ldrh	r3, [r7, #14]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d109      	bne.n	8002fd6 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	699b      	ldr	r3, [r3, #24]
 8002fc6:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	751a      	strb	r2, [r3, #20]
 8002fd4:	e00b      	b.n	8002fee <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8002fd6:	89fb      	ldrh	r3, [r7, #14]
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	619a      	str	r2, [r3, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	751a      	strb	r2, [r3, #20]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002fee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
	...

08002ffc <VL53L0X_SetLimitCheckEnable>:
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
 8003008:	4613      	mov	r3, r2
 800300a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800300c:	2300      	movs	r3, #0
 800300e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8003010:	2300      	movs	r3, #0
 8003012:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8003014:	2300      	movs	r3, #0
 8003016:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8003018:	2300      	movs	r3, #0
 800301a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800301c:	887b      	ldrh	r3, [r7, #2]
 800301e:	2b05      	cmp	r3, #5
 8003020:	d902      	bls.n	8003028 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003022:	23fc      	movs	r3, #252	; 0xfc
 8003024:	75fb      	strb	r3, [r7, #23]
 8003026:	e05b      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8003028:	787b      	ldrb	r3, [r7, #1]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d106      	bne.n	800303c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800302e:	2300      	movs	r3, #0
 8003030:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8003036:	2301      	movs	r3, #1
 8003038:	73bb      	strb	r3, [r7, #14]
 800303a:	e00a      	b.n	8003052 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800303c:	887b      	ldrh	r3, [r7, #2]
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	330a      	adds	r3, #10
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800304a:	2300      	movs	r3, #0
 800304c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8003052:	887b      	ldrh	r3, [r7, #2]
 8003054:	2b05      	cmp	r3, #5
 8003056:	d841      	bhi.n	80030dc <VL53L0X_SetLimitCheckEnable+0xe0>
 8003058:	a201      	add	r2, pc, #4	; (adr r2, 8003060 <VL53L0X_SetLimitCheckEnable+0x64>)
 800305a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305e:	bf00      	nop
 8003060:	08003079 	.word	0x08003079
 8003064:	08003083 	.word	0x08003083
 8003068:	08003099 	.word	0x08003099
 800306c:	080030a3 	.word	0x080030a3
 8003070:	080030ad 	.word	0x080030ad
 8003074:	080030c5 	.word	0x080030c5

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	7bfa      	ldrb	r2, [r7, #15]
 800307c:	f883 2020 	strb.w	r2, [r3, #32]
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8003080:	e02e      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8003086:	b29b      	uxth	r3, r3
 8003088:	461a      	mov	r2, r3
 800308a:	2144      	movs	r1, #68	; 0x44
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f004 f8c5 	bl	800721c <VL53L0X_WrWord>
 8003092:	4603      	mov	r3, r0
 8003094:	75fb      	strb	r3, [r7, #23]

			break;
 8003096:	e023      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	7bfa      	ldrb	r2, [r7, #15]
 800309c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80030a0:	e01e      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	7bfa      	ldrb	r2, [r7, #15]
 80030a6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80030aa:	e019      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80030ac:	7bbb      	ldrb	r3, [r7, #14]
 80030ae:	005b      	lsls	r3, r3, #1
 80030b0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80030b2:	7b7b      	ldrb	r3, [r7, #13]
 80030b4:	22fe      	movs	r2, #254	; 0xfe
 80030b6:	2160      	movs	r1, #96	; 0x60
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f004 f8d9 	bl	8007270 <VL53L0X_UpdateByte>
 80030be:	4603      	mov	r3, r0
 80030c0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80030c2:	e00d      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80030c4:	7bbb      	ldrb	r3, [r7, #14]
 80030c6:	011b      	lsls	r3, r3, #4
 80030c8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80030ca:	7b7b      	ldrb	r3, [r7, #13]
 80030cc:	22ef      	movs	r2, #239	; 0xef
 80030ce:	2160      	movs	r1, #96	; 0x60
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f004 f8cd 	bl	8007270 <VL53L0X_UpdateByte>
 80030d6:	4603      	mov	r3, r0
 80030d8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80030da:	e001      	b.n	80030e0 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80030dc:	23fc      	movs	r3, #252	; 0xfc
 80030de:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80030e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10f      	bne.n	8003108 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80030e8:	787b      	ldrb	r3, [r7, #1]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d106      	bne.n	80030fc <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80030ee:	887b      	ldrh	r3, [r7, #2]
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	4413      	add	r3, r2
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2020 	strb.w	r2, [r3, #32]
 80030fa:	e005      	b.n	8003108 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80030fc:	887b      	ldrh	r3, [r7, #2]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	4413      	add	r3, r2
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2020 	strb.w	r2, [r3, #32]
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8003114:	b480      	push	{r7}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	460b      	mov	r3, r1
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003122:	2300      	movs	r3, #0
 8003124:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8003126:	897b      	ldrh	r3, [r7, #10]
 8003128:	2b05      	cmp	r3, #5
 800312a:	d905      	bls.n	8003138 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800312c:	23fc      	movs	r3, #252	; 0xfc
 800312e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	701a      	strb	r2, [r3, #0]
 8003136:	e008      	b.n	800314a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8003138:	897b      	ldrh	r3, [r7, #10]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	4413      	add	r3, r2
 800313e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003142:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	7dba      	ldrb	r2, [r7, #22]
 8003148:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800314a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800314e:	4618      	mov	r0, r3
 8003150:	371c      	adds	r7, #28
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	460b      	mov	r3, r1
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003166:	2300      	movs	r3, #0
 8003168:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800316a:	897b      	ldrh	r3, [r7, #10]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4413      	add	r3, r2
 8003170:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003174:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8003176:	7dbb      	ldrb	r3, [r7, #22]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d107      	bne.n	800318c <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800317c:	897b      	ldrh	r3, [r7, #10]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	330a      	adds	r3, #10
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	605a      	str	r2, [r3, #4]
 800318a:	e040      	b.n	800320e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800318c:	897b      	ldrh	r3, [r7, #10]
 800318e:	2b05      	cmp	r3, #5
 8003190:	d830      	bhi.n	80031f4 <VL53L0X_SetLimitCheckValue+0x9c>
 8003192:	a201      	add	r2, pc, #4	; (adr r2, 8003198 <VL53L0X_SetLimitCheckValue+0x40>)
 8003194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003198:	080031b1 	.word	0x080031b1
 800319c:	080031b9 	.word	0x080031b9
 80031a0:	080031cf 	.word	0x080031cf
 80031a4:	080031d7 	.word	0x080031d7
 80031a8:	080031df 	.word	0x080031df
 80031ac:	080031df 	.word	0x080031df

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	62da      	str	r2, [r3, #44]	; 0x2c
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80031b6:	e01f      	b.n	80031f8 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80031bc:	b29b      	uxth	r3, r3
 80031be:	461a      	mov	r2, r3
 80031c0:	2144      	movs	r1, #68	; 0x44
 80031c2:	68f8      	ldr	r0, [r7, #12]
 80031c4:	f004 f82a 	bl	800721c <VL53L0X_WrWord>
 80031c8:	4603      	mov	r3, r0
 80031ca:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80031cc:	e014      	b.n	80031f8 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80031d4:	e010      	b.n	80031f8 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	639a      	str	r2, [r3, #56]	; 0x38
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80031dc:	e00c      	b.n	80031f8 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	461a      	mov	r2, r3
 80031e6:	2164      	movs	r1, #100	; 0x64
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f004 f817 	bl	800721c <VL53L0X_WrWord>
 80031ee:	4603      	mov	r3, r0
 80031f0:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80031f2:	e001      	b.n	80031f8 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80031f4:	23fc      	movs	r3, #252	; 0xfc
 80031f6:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 80031f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d106      	bne.n	800320e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003200:	897b      	ldrh	r3, [r7, #10]
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	330a      	adds	r3, #10
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800320e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003212:	4618      	mov	r0, r3
 8003214:	3718      	adds	r7, #24
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop

0800321c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	460b      	mov	r3, r1
 8003226:	607a      	str	r2, [r7, #4]
 8003228:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800322a:	2300      	movs	r3, #0
 800322c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800322e:	2300      	movs	r3, #0
 8003230:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8003232:	897b      	ldrh	r3, [r7, #10]
 8003234:	2b05      	cmp	r3, #5
 8003236:	d847      	bhi.n	80032c8 <VL53L0X_GetLimitCheckValue+0xac>
 8003238:	a201      	add	r2, pc, #4	; (adr r2, 8003240 <VL53L0X_GetLimitCheckValue+0x24>)
 800323a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323e:	bf00      	nop
 8003240:	08003259 	.word	0x08003259
 8003244:	08003265 	.word	0x08003265
 8003248:	0800328b 	.word	0x0800328b
 800324c:	08003297 	.word	0x08003297
 8003250:	080032a3 	.word	0x080032a3
 8003254:	080032a3 	.word	0x080032a3

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325c:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800325e:	2300      	movs	r3, #0
 8003260:	77bb      	strb	r3, [r7, #30]
		break;
 8003262:	e033      	b.n	80032cc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8003264:	f107 0316 	add.w	r3, r7, #22
 8003268:	461a      	mov	r2, r3
 800326a:	2144      	movs	r1, #68	; 0x44
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f004 f85d 	bl	800732c <VL53L0X_RdWord>
 8003272:	4603      	mov	r3, r0
 8003274:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8003276:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d102      	bne.n	8003284 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800327e:	8afb      	ldrh	r3, [r7, #22]
 8003280:	025b      	lsls	r3, r3, #9
 8003282:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8003284:	2301      	movs	r3, #1
 8003286:	77bb      	strb	r3, [r7, #30]
		break;
 8003288:	e020      	b.n	80032cc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800328e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8003290:	2300      	movs	r3, #0
 8003292:	77bb      	strb	r3, [r7, #30]
		break;
 8003294:	e01a      	b.n	80032cc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
			TempFix1616);
		EnableZeroValue = 0;
 800329c:	2300      	movs	r3, #0
 800329e:	77bb      	strb	r3, [r7, #30]
		break;
 80032a0:	e014      	b.n	80032cc <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80032a2:	f107 0316 	add.w	r3, r7, #22
 80032a6:	461a      	mov	r2, r3
 80032a8:	2164      	movs	r1, #100	; 0x64
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f004 f83e 	bl	800732c <VL53L0X_RdWord>
 80032b0:	4603      	mov	r3, r0
 80032b2:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80032b4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d102      	bne.n	80032c2 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80032bc:	8afb      	ldrh	r3, [r7, #22]
 80032be:	025b      	lsls	r3, r3, #9
 80032c0:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	77bb      	strb	r3, [r7, #30]
		break;
 80032c6:	e001      	b.n	80032cc <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80032c8:	23fc      	movs	r3, #252	; 0xfc
 80032ca:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80032cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d12a      	bne.n	800332a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80032d4:	7fbb      	ldrb	r3, [r7, #30]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d124      	bne.n	8003324 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d110      	bne.n	8003302 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80032e0:	897b      	ldrh	r3, [r7, #10]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	330a      	adds	r3, #10
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80032f4:	897b      	ldrh	r3, [r7, #10]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	4413      	add	r3, r2
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 2020 	strb.w	r2, [r3, #32]
 8003300:	e013      	b.n	800332a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8003308:	897b      	ldrh	r3, [r7, #10]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	330a      	adds	r3, #10
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8003316:	897b      	ldrh	r3, [r7, #10]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	4413      	add	r3, r2
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2020 	strb.w	r2, [r3, #32]
 8003322:	e002      	b.n	800332a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800332a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800332e:	4618      	mov	r0, r3
 8003330:	3720      	adds	r7, #32
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop

08003338 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003342:	2300      	movs	r3, #0
 8003344:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8003346:	f107 030e 	add.w	r3, r7, #14
 800334a:	461a      	mov	r2, r3
 800334c:	2101      	movs	r1, #1
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f003 ffc2 	bl	80072d8 <VL53L0X_RdByte>
 8003354:	4603      	mov	r3, r0
 8003356:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8003358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10e      	bne.n	800337e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8003360:	7bba      	ldrb	r2, [r7, #14]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		if (data & (0x01 << 7))
 8003368:	7bbb      	ldrb	r3, [r7, #14]
 800336a:	b25b      	sxtb	r3, r3
 800336c:	2b00      	cmp	r3, #0
 800336e:	da03      	bge.n	8003378 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	2201      	movs	r2, #1
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	e002      	b.n	800337e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	2200      	movs	r2, #0
 800337c:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800337e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d104      	bne.n	8003390 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	781a      	ldrb	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003390:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80033a4:	2300      	movs	r3, #0
 80033a6:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80033a8:	f107 030e 	add.w	r3, r7, #14
 80033ac:	4619      	mov	r1, r3
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7ff fbd6 	bl	8002b60 <VL53L0X_GetDeviceMode>
 80033b4:	4603      	mov	r3, r0
 80033b6:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram
	 */
	if (Status == VL53L0X_ERROR_NONE
 80033b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d107      	bne.n	80033d0 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80033c0:	7bbb      	ldrb	r3, [r7, #14]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d104      	bne.n	80033d0 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f924 	bl	8003614 <VL53L0X_StartMeasurement>
 80033cc:	4603      	mov	r3, r0
 80033ce:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80033d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d104      	bne.n	80033e2 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f001 fbca 	bl	8004b72 <VL53L0X_measurement_poll_for_completion>
 80033de:	4603      	mov	r3, r0
 80033e0:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80033e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d106      	bne.n	80033f8 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80033ea:	7bbb      	ldrb	r3, [r7, #14]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d103      	bne.n	80033f8 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2203      	movs	r2, #3
 80033f4:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e


	LOG_FUNCTION_END(Status);
	return Status;
 80033f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003410:	2300      	movs	r3, #0
 8003412:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8003414:	2301      	movs	r3, #1
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	68b9      	ldr	r1, [r7, #8]
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f001 fb6c 	bl	8004af8 <VL53L0X_perform_ref_calibration>
 8003420:	4603      	mov	r3, r0
 8003422:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8003424:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800343c:	2300      	movs	r3, #0
 800343e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8003446:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	switch (InterruptConfig) {
 8003448:	7dbb      	ldrb	r3, [r7, #22]
 800344a:	2b03      	cmp	r3, #3
 800344c:	f000 8093 	beq.w	8003576 <VL53L0X_CheckAndLoadInterruptSettings+0x146>
 8003450:	2b03      	cmp	r3, #3
 8003452:	f300 80d6 	bgt.w	8003602 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
 8003456:	2b01      	cmp	r3, #1
 8003458:	d002      	beq.n	8003460 <VL53L0X_CheckAndLoadInterruptSettings+0x30>
 800345a:	2b02      	cmp	r3, #2
 800345c:	d047      	beq.n	80034ee <VL53L0X_CheckAndLoadInterruptSettings+0xbe>
 800345e:	e0d0      	b.n	8003602 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003460:	f107 030c 	add.w	r3, r7, #12
 8003464:	f107 0210 	add.w	r2, r7, #16
 8003468:	2101      	movs	r1, #1
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fc4c 	bl	8003d08 <VL53L0X_GetInterruptThresholds>
 8003470:	4603      	mov	r3, r0
 8003472:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdLow > 255*65536) &&
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800347a:	f240 80bd 	bls.w	80035f8 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
 800347e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f040 80b8 	bne.w	80035f8 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8003488:	78fb      	ldrb	r3, [r7, #3]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d006      	beq.n	800349c <VL53L0X_CheckAndLoadInterruptSettings+0x6c>
				Status = VL53L0X_load_tuning_settings(Dev,
 800348e:	4960      	ldr	r1, [pc, #384]	; (8003610 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f002 ffcf 	bl	8006434 <VL53L0X_load_tuning_settings>
 8003496:	4603      	mov	r3, r0
 8003498:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 800349a:	e0ad      	b.n	80035f8 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800349c:	2204      	movs	r2, #4
 800349e:	21ff      	movs	r1, #255	; 0xff
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f003 fe97 	bl	80071d4 <VL53L0X_WrByte>
 80034a6:	4603      	mov	r3, r0
 80034a8:	461a      	mov	r2, r3
 80034aa:	7dfb      	ldrb	r3, [r7, #23]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80034b0:	2200      	movs	r2, #0
 80034b2:	2170      	movs	r1, #112	; 0x70
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f003 fe8d 	bl	80071d4 <VL53L0X_WrByte>
 80034ba:	4603      	mov	r3, r0
 80034bc:	461a      	mov	r2, r3
 80034be:	7dfb      	ldrb	r3, [r7, #23]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80034c4:	2200      	movs	r2, #0
 80034c6:	21ff      	movs	r1, #255	; 0xff
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f003 fe83 	bl	80071d4 <VL53L0X_WrByte>
 80034ce:	4603      	mov	r3, r0
 80034d0:	461a      	mov	r2, r3
 80034d2:	7dfb      	ldrb	r3, [r7, #23]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80034d8:	2200      	movs	r2, #0
 80034da:	2180      	movs	r1, #128	; 0x80
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f003 fe79 	bl	80071d4 <VL53L0X_WrByte>
 80034e2:	4603      	mov	r3, r0
 80034e4:	461a      	mov	r2, r3
 80034e6:	7dfb      	ldrb	r3, [r7, #23]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	75fb      	strb	r3, [r7, #23]
		break;
 80034ec:	e084      	b.n	80035f8 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 80034ee:	f107 030c 	add.w	r3, r7, #12
 80034f2:	f107 0210 	add.w	r2, r7, #16
 80034f6:	2101      	movs	r1, #1
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 fc05 	bl	8003d08 <VL53L0X_GetInterruptThresholds>
 80034fe:	4603      	mov	r3, r0
 8003500:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdHigh > 0) &&
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d079      	beq.n	80035fc <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
 8003508:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d175      	bne.n	80035fc <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8003510:	78fb      	ldrb	r3, [r7, #3]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d006      	beq.n	8003524 <VL53L0X_CheckAndLoadInterruptSettings+0xf4>
				Status = VL53L0X_load_tuning_settings(Dev,
 8003516:	493e      	ldr	r1, [pc, #248]	; (8003610 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f002 ff8b 	bl	8006434 <VL53L0X_load_tuning_settings>
 800351e:	4603      	mov	r3, r0
 8003520:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8003522:	e06b      	b.n	80035fc <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8003524:	2204      	movs	r2, #4
 8003526:	21ff      	movs	r1, #255	; 0xff
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f003 fe53 	bl	80071d4 <VL53L0X_WrByte>
 800352e:	4603      	mov	r3, r0
 8003530:	461a      	mov	r2, r3
 8003532:	7dfb      	ldrb	r3, [r7, #23]
 8003534:	4313      	orrs	r3, r2
 8003536:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8003538:	2200      	movs	r2, #0
 800353a:	2170      	movs	r1, #112	; 0x70
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f003 fe49 	bl	80071d4 <VL53L0X_WrByte>
 8003542:	4603      	mov	r3, r0
 8003544:	461a      	mov	r2, r3
 8003546:	7dfb      	ldrb	r3, [r7, #23]
 8003548:	4313      	orrs	r3, r2
 800354a:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800354c:	2200      	movs	r2, #0
 800354e:	21ff      	movs	r1, #255	; 0xff
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f003 fe3f 	bl	80071d4 <VL53L0X_WrByte>
 8003556:	4603      	mov	r3, r0
 8003558:	461a      	mov	r2, r3
 800355a:	7dfb      	ldrb	r3, [r7, #23]
 800355c:	4313      	orrs	r3, r2
 800355e:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003560:	2200      	movs	r2, #0
 8003562:	2180      	movs	r1, #128	; 0x80
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f003 fe35 	bl	80071d4 <VL53L0X_WrByte>
 800356a:	4603      	mov	r3, r0
 800356c:	461a      	mov	r2, r3
 800356e:	7dfb      	ldrb	r3, [r7, #23]
 8003570:	4313      	orrs	r3, r2
 8003572:	75fb      	strb	r3, [r7, #23]
		break;
 8003574:	e042      	b.n	80035fc <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003576:	f107 030c 	add.w	r3, r7, #12
 800357a:	f107 0210 	add.w	r2, r7, #16
 800357e:	2101      	movs	r1, #1
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 fbc1 	bl	8003d08 <VL53L0X_GetInterruptThresholds>
 8003586:	4603      	mov	r3, r0
 8003588:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if (Status == VL53L0X_ERROR_NONE) {
 800358a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d136      	bne.n	8003600 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
			if (StartNotStopFlag != 0) {
 8003592:	78fb      	ldrb	r3, [r7, #3]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d006      	beq.n	80035a6 <VL53L0X_CheckAndLoadInterruptSettings+0x176>
				Status = VL53L0X_load_tuning_settings(Dev,
 8003598:	491d      	ldr	r1, [pc, #116]	; (8003610 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f002 ff4a 	bl	8006434 <VL53L0X_load_tuning_settings>
 80035a0:	4603      	mov	r3, r0
 80035a2:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 80035a4:	e02c      	b.n	8003600 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80035a6:	2204      	movs	r2, #4
 80035a8:	21ff      	movs	r1, #255	; 0xff
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f003 fe12 	bl	80071d4 <VL53L0X_WrByte>
 80035b0:	4603      	mov	r3, r0
 80035b2:	461a      	mov	r2, r3
 80035b4:	7dfb      	ldrb	r3, [r7, #23]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80035ba:	2200      	movs	r2, #0
 80035bc:	2170      	movs	r1, #112	; 0x70
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f003 fe08 	bl	80071d4 <VL53L0X_WrByte>
 80035c4:	4603      	mov	r3, r0
 80035c6:	461a      	mov	r2, r3
 80035c8:	7dfb      	ldrb	r3, [r7, #23]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80035ce:	2200      	movs	r2, #0
 80035d0:	21ff      	movs	r1, #255	; 0xff
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f003 fdfe 	bl	80071d4 <VL53L0X_WrByte>
 80035d8:	4603      	mov	r3, r0
 80035da:	461a      	mov	r2, r3
 80035dc:	7dfb      	ldrb	r3, [r7, #23]
 80035de:	4313      	orrs	r3, r2
 80035e0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80035e2:	2200      	movs	r2, #0
 80035e4:	2180      	movs	r1, #128	; 0x80
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f003 fdf4 	bl	80071d4 <VL53L0X_WrByte>
 80035ec:	4603      	mov	r3, r0
 80035ee:	461a      	mov	r2, r3
 80035f0:	7dfb      	ldrb	r3, [r7, #23]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	75fb      	strb	r3, [r7, #23]
		break;
 80035f6:	e003      	b.n	8003600 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
		break;
 80035f8:	bf00      	nop
 80035fa:	e002      	b.n	8003602 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 80035fc:	bf00      	nop
 80035fe:	e000      	b.n	8003602 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8003600:	bf00      	nop
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003602:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000104 	.word	0x20000104

08003614 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800361c:	2300      	movs	r3, #0
 800361e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8003624:	f107 030e 	add.w	r3, r7, #14
 8003628:	4619      	mov	r1, r3
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff fa98 	bl	8002b60 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003630:	2201      	movs	r2, #1
 8003632:	2180      	movs	r1, #128	; 0x80
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f003 fdcd 	bl	80071d4 <VL53L0X_WrByte>
 800363a:	4603      	mov	r3, r0
 800363c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800363e:	2201      	movs	r2, #1
 8003640:	21ff      	movs	r1, #255	; 0xff
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f003 fdc6 	bl	80071d4 <VL53L0X_WrByte>
 8003648:	4603      	mov	r3, r0
 800364a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800364c:	2200      	movs	r2, #0
 800364e:	2100      	movs	r1, #0
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f003 fdbf 	bl	80071d4 <VL53L0X_WrByte>
 8003656:	4603      	mov	r3, r0
 8003658:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3166 	ldrb.w	r3, [r3, #358]	; 0x166
 8003660:	461a      	mov	r2, r3
 8003662:	2191      	movs	r1, #145	; 0x91
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f003 fdb5 	bl	80071d4 <VL53L0X_WrByte>
 800366a:	4603      	mov	r3, r0
 800366c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800366e:	2201      	movs	r2, #1
 8003670:	2100      	movs	r1, #0
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f003 fdae 	bl	80071d4 <VL53L0X_WrByte>
 8003678:	4603      	mov	r3, r0
 800367a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800367c:	2200      	movs	r2, #0
 800367e:	21ff      	movs	r1, #255	; 0xff
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f003 fda7 	bl	80071d4 <VL53L0X_WrByte>
 8003686:	4603      	mov	r3, r0
 8003688:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800368a:	2200      	movs	r2, #0
 800368c:	2180      	movs	r1, #128	; 0x80
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f003 fda0 	bl	80071d4 <VL53L0X_WrByte>
 8003694:	4603      	mov	r3, r0
 8003696:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8003698:	7bbb      	ldrb	r3, [r7, #14]
 800369a:	2b03      	cmp	r3, #3
 800369c:	d054      	beq.n	8003748 <VL53L0X_StartMeasurement+0x134>
 800369e:	2b03      	cmp	r3, #3
 80036a0:	dc6c      	bgt.n	800377c <VL53L0X_StartMeasurement+0x168>
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <VL53L0X_StartMeasurement+0x98>
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d034      	beq.n	8003714 <VL53L0X_StartMeasurement+0x100>
 80036aa:	e067      	b.n	800377c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80036ac:	2201      	movs	r2, #1
 80036ae:	2100      	movs	r1, #0
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f003 fd8f 	bl	80071d4 <VL53L0X_WrByte>
 80036b6:	4603      	mov	r3, r0
 80036b8:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 80036be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d15d      	bne.n	8003782 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 80036c6:	2300      	movs	r3, #0
 80036c8:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 80036d0:	f107 030d 	add.w	r3, r7, #13
 80036d4:	461a      	mov	r2, r3
 80036d6:	2100      	movs	r1, #0
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f003 fdfd 	bl	80072d8 <VL53L0X_RdByte>
 80036de:	4603      	mov	r3, r0
 80036e0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	3301      	adds	r3, #1
 80036e6:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 80036e8:	7b7a      	ldrb	r2, [r7, #13]
 80036ea:	7bfb      	ldrb	r3, [r7, #15]
 80036ec:	4013      	ands	r3, r2
 80036ee:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80036f0:	7bfa      	ldrb	r2, [r7, #15]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d107      	bne.n	8003706 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 80036f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d103      	bne.n	8003706 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003704:	d3e1      	bcc.n	80036ca <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800370c:	d339      	bcc.n	8003782 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800370e:	23f9      	movs	r3, #249	; 0xf9
 8003710:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8003712:	e036      	b.n	8003782 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8003714:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d105      	bne.n	8003728 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800371c:	2101      	movs	r1, #1
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7ff fe86 	bl	8003430 <VL53L0X_CheckAndLoadInterruptSettings>
 8003724:	4603      	mov	r3, r0
 8003726:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8003728:	2202      	movs	r2, #2
 800372a:	2100      	movs	r1, #0
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f003 fd51 	bl	80071d4 <VL53L0X_WrByte>
 8003732:	4603      	mov	r3, r0
 8003734:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8003736:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d123      	bne.n	8003786 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2204      	movs	r2, #4
 8003742:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 8003746:	e01e      	b.n	8003786 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8003748:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d105      	bne.n	800375c <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8003750:	2101      	movs	r1, #1
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7ff fe6c 	bl	8003430 <VL53L0X_CheckAndLoadInterruptSettings>
 8003758:	4603      	mov	r3, r0
 800375a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800375c:	2204      	movs	r2, #4
 800375e:	2100      	movs	r1, #0
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f003 fd37 	bl	80071d4 <VL53L0X_WrByte>
 8003766:	4603      	mov	r3, r0
 8003768:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800376a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10b      	bne.n	800378a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2204      	movs	r2, #4
 8003776:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 800377a:	e006      	b.n	800378a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800377c:	23f8      	movs	r3, #248	; 0xf8
 800377e:	75fb      	strb	r3, [r7, #23]
 8003780:	e004      	b.n	800378c <VL53L0X_StartMeasurement+0x178>
		break;
 8003782:	bf00      	nop
 8003784:	e002      	b.n	800378c <VL53L0X_StartMeasurement+0x178>
		break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <VL53L0X_StartMeasurement+0x178>
		break;
 800378a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800378c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80037a2:	2300      	movs	r3, #0
 80037a4:	73fb      	strb	r3, [r7, #15]
	uint8_t InterruptConfig;
	uint32_t InterruptMask;

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80037ac:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80037ae:	7bbb      	ldrb	r3, [r7, #14]
 80037b0:	2b04      	cmp	r3, #4
 80037b2:	d112      	bne.n	80037da <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80037b4:	f107 0308 	add.w	r3, r7, #8
 80037b8:	4619      	mov	r1, r3
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fb1a 	bl	8003df4 <VL53L0X_GetInterruptMaskStatus>
 80037c0:	4603      	mov	r3, r0
 80037c2:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d103      	bne.n	80037d2 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	2201      	movs	r2, #1
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e01c      	b.n	800380c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2200      	movs	r2, #0
 80037d6:	701a      	strb	r2, [r3, #0]
 80037d8:	e018      	b.n	800380c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 80037da:	f107 030d 	add.w	r3, r7, #13
 80037de:	461a      	mov	r2, r3
 80037e0:	2114      	movs	r1, #20
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f003 fd78 	bl	80072d8 <VL53L0X_RdByte>
 80037e8:	4603      	mov	r3, r0
 80037ea:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 80037ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10b      	bne.n	800380c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 80037f4:	7b7b      	ldrb	r3, [r7, #13]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	2201      	movs	r2, #1
 8003802:	701a      	strb	r2, [r3, #0]
 8003804:	e002      	b.n	800380c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2200      	movs	r2, #0
 800380a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800380c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8003818:	b5b0      	push	{r4, r5, r7, lr}
 800381a:	b096      	sub	sp, #88	; 0x58
 800381c:	af02      	add	r7, sp, #8
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003822:	2300      	movs	r3, #0
 8003824:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8003828:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800382c:	230c      	movs	r3, #12
 800382e:	2114      	movs	r1, #20
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f003 fca3 	bl	800717c <VL53L0X_ReadMulti>
 8003836:	4603      	mov	r3, r0
 8003838:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800383c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8003840:	2b00      	cmp	r3, #0
 8003842:	f040 80d1 	bne.w	80039e8 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2200      	movs	r2, #0
 800384a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 8003852:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8003856:	b29b      	uxth	r3, r3
 8003858:	021b      	lsls	r3, r3, #8
 800385a:	b29a      	uxth	r2, r3
 800385c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003860:	b29b      	uxth	r3, r3
 8003862:	4413      	add	r3, r2
 8003864:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	2200      	movs	r2, #0
 800386c:	605a      	str	r2, [r3, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800386e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003872:	b29b      	uxth	r3, r3
 8003874:	021b      	lsls	r3, r3, #8
 8003876:	b29a      	uxth	r2, r3
 8003878:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800387c:	b29b      	uxth	r3, r3
 800387e:	4413      	add	r3, r2
 8003880:	b29b      	uxth	r3, r3
 8003882:	025b      	lsls	r3, r3, #9
 8003884:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800388a:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 800388c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003890:	b29b      	uxth	r3, r3
 8003892:	021b      	lsls	r3, r3, #8
 8003894:	b29a      	uxth	r2, r3
 8003896:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800389a:	b29b      	uxth	r3, r3
 800389c:	4413      	add	r3, r2
 800389e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80038a2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80038a6:	025b      	lsls	r3, r3, #9
 80038a8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80038ae:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	021b      	lsls	r3, r3, #8
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80038bc:	b29b      	uxth	r3, r3
 80038be:	4413      	add	r3, r2
 80038c0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80038ca:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 80038cc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80038d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f8b3 317e 	ldrh.w	r3, [r3, #382]	; 0x17e
 80038da:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 315d 	ldrb.w	r3, [r3, #349]	; 0x15d
 80038e2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 80038e6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80038e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038ec:	d046      	beq.n	800397c <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 80038ee:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80038f0:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80038f4:	fb02 f303 	mul.w	r3, r2, r3
 80038f8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80038fc:	4a57      	ldr	r2, [pc, #348]	; (8003a5c <VL53L0X_GetRangingMeasurementData+0x244>)
 80038fe:	fb82 1203 	smull	r1, r2, r2, r3
 8003902:	1192      	asrs	r2, r2, #6
 8003904:	17db      	asrs	r3, r3, #31
 8003906:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8003908:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	7d1b      	ldrb	r3, [r3, #20]
 8003916:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800391a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800391e:	2b00      	cmp	r3, #0
 8003920:	d02c      	beq.n	800397c <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8003922:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003924:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8003928:	fb02 f303 	mul.w	r3, r2, r3
 800392c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800392e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8003930:	429a      	cmp	r2, r3
 8003932:	d10d      	bne.n	8003950 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8003934:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003938:	2b00      	cmp	r3, #0
 800393a:	d004      	beq.n	8003946 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800393c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8003940:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8003944:	e016      	b.n	8003974 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8003946:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800394a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800394e:	e011      	b.n	8003974 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8003950:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003954:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003956:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800395a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800395c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8003960:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8003964:	121b      	asrs	r3, r3, #8
 8003966:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8003968:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800396a:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800396c:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8003970:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8003974:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003978:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800397c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00d      	beq.n	80039a0 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8003984:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003988:	089b      	lsrs	r3, r3, #2
 800398a:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8003990:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003994:	b2db      	uxtb	r3, r3
 8003996:	019b      	lsls	r3, r3, #6
 8003998:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	75da      	strb	r2, [r3, #23]
 800399e:	e006      	b.n	80039ae <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80039a6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	2200      	movs	r2, #0
 80039ac:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80039ae:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80039b2:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80039b6:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80039ba:	9301      	str	r3, [sp, #4]
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f003 f985 	bl	8006cd4 <VL53L0X_get_pal_range_status>
 80039ca:	4603      	mov	r3, r0
 80039cc:	461a      	mov	r2, r3
 80039ce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80039d2:	4313      	orrs	r3, r2
 80039d4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80039d8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d103      	bne.n	80039e8 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80039e0:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80039e8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d12f      	bne.n	8003a50 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f107 040c 	add.w	r4, r7, #12
 80039f6:	f103 0580 	add.w	r5, r3, #128	; 0x80
 80039fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a02:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8003a0a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8003a10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8003a18:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8003a1e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8003a24:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8003a2a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8003a30:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8003a36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8003a40:	f107 050c 	add.w	r5, r7, #12
 8003a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003a4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003a50:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3750      	adds	r7, #80	; 0x50
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bdb0      	pop	{r4, r5, r7, pc}
 8003a5c:	10624dd3 	.word	0x10624dd3

08003a60 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode!
	 */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8003a6e:	2100      	movs	r1, #0
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f7ff f84b 	bl	8002b0c <VL53L0X_SetDeviceMode>
 8003a76:	4603      	mov	r3, r0
 8003a78:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d104      	bne.n	8003a8c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f7ff fc8a 	bl	800339c <VL53L0X_PerformSingleMeasurement>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8003a8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d105      	bne.n	8003aa0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8003a94:	6839      	ldr	r1, [r7, #0]
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff febe 	bl	8003818 <VL53L0X_GetRangingMeasurementData>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8003aa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d105      	bne.n	8003ab4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 f962 	bl	8003d74 <VL53L0X_ClearInterruptMask>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8003ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	4608      	mov	r0, r1
 8003aca:	4611      	mov	r1, r2
 8003acc:	461a      	mov	r2, r3
 8003ace:	4603      	mov	r3, r0
 8003ad0:	70fb      	strb	r3, [r7, #3]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	70bb      	strb	r3, [r7, #2]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ada:	2300      	movs	r3, #0
 8003adc:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8003ade:	78fb      	ldrb	r3, [r7, #3]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8003ae4:	23f6      	movs	r3, #246	; 0xf6
 8003ae6:	73fb      	strb	r3, [r7, #15]
 8003ae8:	e107      	b.n	8003cfa <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8003aea:	78bb      	ldrb	r3, [r7, #2]
 8003aec:	2b14      	cmp	r3, #20
 8003aee:	d110      	bne.n	8003b12 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8003af0:	7e3b      	ldrb	r3, [r7, #24]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d102      	bne.n	8003afc <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8003af6:	2310      	movs	r3, #16
 8003af8:	73bb      	strb	r3, [r7, #14]
 8003afa:	e001      	b.n	8003b00 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8003afc:	2301      	movs	r3, #1
 8003afe:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8003b00:	7bbb      	ldrb	r3, [r7, #14]
 8003b02:	461a      	mov	r2, r3
 8003b04:	2184      	movs	r1, #132	; 0x84
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f003 fb64 	bl	80071d4 <VL53L0X_WrByte>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	73fb      	strb	r3, [r7, #15]
 8003b10:	e0f3      	b.n	8003cfa <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8003b12:	78bb      	ldrb	r3, [r7, #2]
 8003b14:	2b15      	cmp	r3, #21
 8003b16:	f040 8097 	bne.w	8003c48 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	21ff      	movs	r1, #255	; 0xff
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f003 fb58 	bl	80071d4 <VL53L0X_WrByte>
 8003b24:	4603      	mov	r3, r0
 8003b26:	461a      	mov	r2, r3
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003b2e:	2200      	movs	r2, #0
 8003b30:	2100      	movs	r1, #0
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f003 fb4e 	bl	80071d4 <VL53L0X_WrByte>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003b42:	2200      	movs	r2, #0
 8003b44:	21ff      	movs	r1, #255	; 0xff
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f003 fb44 	bl	80071d4 <VL53L0X_WrByte>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	461a      	mov	r2, r3
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003b56:	2201      	movs	r2, #1
 8003b58:	2180      	movs	r1, #128	; 0x80
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f003 fb3a 	bl	80071d4 <VL53L0X_WrByte>
 8003b60:	4603      	mov	r3, r0
 8003b62:	461a      	mov	r2, r3
 8003b64:	7bfb      	ldrb	r3, [r7, #15]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	2185      	movs	r1, #133	; 0x85
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f003 fb30 	bl	80071d4 <VL53L0X_WrByte>
 8003b74:	4603      	mov	r3, r0
 8003b76:	461a      	mov	r2, r3
 8003b78:	7bfb      	ldrb	r3, [r7, #15]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8003b7e:	2204      	movs	r2, #4
 8003b80:	21ff      	movs	r1, #255	; 0xff
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f003 fb26 	bl	80071d4 <VL53L0X_WrByte>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8003b92:	2200      	movs	r2, #0
 8003b94:	21cd      	movs	r1, #205	; 0xcd
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f003 fb1c 	bl	80071d4 <VL53L0X_WrByte>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8003ba6:	2211      	movs	r2, #17
 8003ba8:	21cc      	movs	r1, #204	; 0xcc
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f003 fb12 	bl	80071d4 <VL53L0X_WrByte>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	7bfb      	ldrb	r3, [r7, #15]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8003bba:	2207      	movs	r2, #7
 8003bbc:	21ff      	movs	r1, #255	; 0xff
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f003 fb08 	bl	80071d4 <VL53L0X_WrByte>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8003bce:	2200      	movs	r2, #0
 8003bd0:	21be      	movs	r1, #190	; 0xbe
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f003 fafe 	bl	80071d4 <VL53L0X_WrByte>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	461a      	mov	r2, r3
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8003be2:	2206      	movs	r2, #6
 8003be4:	21ff      	movs	r1, #255	; 0xff
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f003 faf4 	bl	80071d4 <VL53L0X_WrByte>
 8003bec:	4603      	mov	r3, r0
 8003bee:	461a      	mov	r2, r3
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8003bf6:	2209      	movs	r2, #9
 8003bf8:	21cc      	movs	r1, #204	; 0xcc
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f003 faea 	bl	80071d4 <VL53L0X_WrByte>
 8003c00:	4603      	mov	r3, r0
 8003c02:	461a      	mov	r2, r3
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	21ff      	movs	r1, #255	; 0xff
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f003 fae0 	bl	80071d4 <VL53L0X_WrByte>
 8003c14:	4603      	mov	r3, r0
 8003c16:	461a      	mov	r2, r3
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003c1e:	2201      	movs	r2, #1
 8003c20:	21ff      	movs	r1, #255	; 0xff
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f003 fad6 	bl	80071d4 <VL53L0X_WrByte>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003c32:	2200      	movs	r2, #0
 8003c34:	2100      	movs	r1, #0
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f003 facc 	bl	80071d4 <VL53L0X_WrByte>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	461a      	mov	r2, r3
 8003c40:	7bfb      	ldrb	r3, [r7, #15]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	73fb      	strb	r3, [r7, #15]
 8003c46:	e058      	b.n	8003cfa <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8003c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d121      	bne.n	8003c94 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8003c50:	787b      	ldrb	r3, [r7, #1]
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d81b      	bhi.n	8003c8e <VL53L0X_SetGpioConfig+0x1ce>
 8003c56:	a201      	add	r2, pc, #4	; (adr r2, 8003c5c <VL53L0X_SetGpioConfig+0x19c>)
 8003c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c5c:	08003c71 	.word	0x08003c71
 8003c60:	08003c77 	.word	0x08003c77
 8003c64:	08003c7d 	.word	0x08003c7d
 8003c68:	08003c83 	.word	0x08003c83
 8003c6c:	08003c89 	.word	0x08003c89
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8003c70:	2300      	movs	r3, #0
 8003c72:	73bb      	strb	r3, [r7, #14]
				break;
 8003c74:	e00f      	b.n	8003c96 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73bb      	strb	r3, [r7, #14]
				break;
 8003c7a:	e00c      	b.n	8003c96 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8003c7c:	2302      	movs	r3, #2
 8003c7e:	73bb      	strb	r3, [r7, #14]
				break;
 8003c80:	e009      	b.n	8003c96 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8003c82:	2303      	movs	r3, #3
 8003c84:	73bb      	strb	r3, [r7, #14]
				break;
 8003c86:	e006      	b.n	8003c96 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8003c88:	2304      	movs	r3, #4
 8003c8a:	73bb      	strb	r3, [r7, #14]
				break;
 8003c8c:	e003      	b.n	8003c96 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8003c8e:	23f5      	movs	r3, #245	; 0xf5
 8003c90:	73fb      	strb	r3, [r7, #15]
 8003c92:	e000      	b.n	8003c96 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8003c94:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8003c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d107      	bne.n	8003cae <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 8003c9e:	7bbb      	ldrb	r3, [r7, #14]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	210a      	movs	r1, #10
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f003 fa95 	bl	80071d4 <VL53L0X_WrByte>
 8003caa:	4603      	mov	r3, r0
 8003cac:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8003cae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10f      	bne.n	8003cd6 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8003cb6:	7e3b      	ldrb	r3, [r7, #24]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d102      	bne.n	8003cc2 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	73bb      	strb	r3, [r7, #14]
 8003cc0:	e001      	b.n	8003cc6 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8003cc6:	7bbb      	ldrb	r3, [r7, #14]
 8003cc8:	22ef      	movs	r2, #239	; 0xef
 8003cca:	2184      	movs	r1, #132	; 0x84
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f003 facf 	bl	8007270 <VL53L0X_UpdateByte>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8003cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d103      	bne.n	8003ce6 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	787a      	ldrb	r2, [r7, #1]
 8003ce2:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8003ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d105      	bne.n	8003cfa <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8003cee:	2100      	movs	r1, #0
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 f83f 	bl	8003d74 <VL53L0X_ClearInterruptMask>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop

08003d08 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	60f8      	str	r0, [r7, #12]
 8003d10:	607a      	str	r2, [r7, #4]
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	460b      	mov	r3, r1
 8003d16:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 8003d1c:	f107 0314 	add.w	r3, r7, #20
 8003d20:	461a      	mov	r2, r3
 8003d22:	210e      	movs	r1, #14
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f003 fb01 	bl	800732c <VL53L0X_RdWord>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	75fb      	strb	r3, [r7, #23]
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8003d2e:	8abb      	ldrh	r3, [r7, #20]
 8003d30:	045b      	lsls	r3, r3, #17
 8003d32:	461a      	mov	r2, r3
 8003d34:	4b0e      	ldr	r3, [pc, #56]	; (8003d70 <VL53L0X_GetInterruptThresholds+0x68>)
 8003d36:	4013      	ands	r3, r2
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8003d3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10f      	bne.n	8003d64 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8003d44:	f107 0314 	add.w	r3, r7, #20
 8003d48:	461a      	mov	r2, r3
 8003d4a:	210c      	movs	r1, #12
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f003 faed 	bl	800732c <VL53L0X_RdWord>
 8003d52:	4603      	mov	r3, r0
 8003d54:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8003d56:	8abb      	ldrh	r3, [r7, #20]
 8003d58:	045b      	lsls	r3, r3, #17
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	4b04      	ldr	r3, [pc, #16]	; (8003d70 <VL53L0X_GetInterruptThresholds+0x68>)
 8003d5e:	4013      	ands	r3, r2
		*pThresholdHigh =
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003d64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	1ffe0000 	.word	0x1ffe0000

08003d74 <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8003d82:	2300      	movs	r3, #0
 8003d84:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8003d86:	2201      	movs	r2, #1
 8003d88:	210b      	movs	r1, #11
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f003 fa22 	bl	80071d4 <VL53L0X_WrByte>
 8003d90:	4603      	mov	r3, r0
 8003d92:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8003d94:	2200      	movs	r2, #0
 8003d96:	210b      	movs	r1, #11
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f003 fa1b 	bl	80071d4 <VL53L0X_WrByte>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	461a      	mov	r2, r3
 8003da2:	7bfb      	ldrb	r3, [r7, #15]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8003da8:	f107 030d 	add.w	r3, r7, #13
 8003dac:	461a      	mov	r2, r3
 8003dae:	2113      	movs	r1, #19
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f003 fa91 	bl	80072d8 <VL53L0X_RdByte>
 8003db6:	4603      	mov	r3, r0
 8003db8:	461a      	mov	r2, r3
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8003dc0:	7bbb      	ldrb	r3, [r7, #14]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8003dc6:	7b7b      	ldrb	r3, [r7, #13]
 8003dc8:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d006      	beq.n	8003dde <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8003dd0:	7bbb      	ldrb	r3, [r7, #14]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d803      	bhi.n	8003dde <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8003dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d0d3      	beq.n	8003d86 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8003dde:	7bbb      	ldrb	r3, [r7, #14]
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8003de4:	23f4      	movs	r3, #244	; 0xf4
 8003de6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003de8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 8003e02:	f107 030e 	add.w	r3, r7, #14
 8003e06:	461a      	mov	r2, r3
 8003e08:	2113      	movs	r1, #19
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f003 fa64 	bl	80072d8 <VL53L0X_RdByte>
 8003e10:	4603      	mov	r3, r0
 8003e12:	73fb      	strb	r3, [r7, #15]
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8003e14:	7bbb      	ldrb	r3, [r7, #14]
 8003e16:	f003 0207 	and.w	r2, r3, #7
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8003e1e:	7bbb      	ldrb	r3, [r7, #14]
 8003e20:	f003 0318 	and.w	r3, r3, #24
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8003e28:	23fa      	movs	r3, #250	; 0xfa
 8003e2a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3710      	adds	r7, #16
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003e44:	2300      	movs	r3, #0
 8003e46:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	68b9      	ldr	r1, [r7, #8]
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 fa02 	bl	8004256 <VL53L0X_perform_ref_spad_management>
 8003e52:	4603      	mov	r3, r0
 8003e54:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8003e56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b084      	sub	sp, #16
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8003e70:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003e74:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8003e76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e7a:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8003e7c:	f107 0308 	add.w	r3, r7, #8
 8003e80:	461a      	mov	r2, r3
 8003e82:	2128      	movs	r1, #40	; 0x28
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f003 fa51 	bl	800732c <VL53L0X_RdWord>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8003e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d11e      	bne.n	8003ed4 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8003e96:	893b      	ldrh	r3, [r7, #8]
 8003e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8003ea0:	893b      	ldrh	r3, [r7, #8]
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	dd0b      	ble.n	8003ec4 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8003eac:	893a      	ldrh	r2, [r7, #8]
 8003eae:	897b      	ldrh	r3, [r7, #10]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	b21b      	sxth	r3, r3
 8003eb6:	461a      	mov	r2, r3
					* 250;
 8003eb8:	23fa      	movs	r3, #250	; 0xfa
 8003eba:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	e007      	b.n	8003ed4 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8003ec4:	893b      	ldrh	r3, [r7, #8]
 8003ec6:	b21b      	sxth	r3, r3
 8003ec8:	461a      	mov	r2, r3
 8003eca:	23fa      	movs	r3, #250	; 0xfa
 8003ecc:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8003ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b08b      	sub	sp, #44	; 0x2c
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
 8003eec:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8003eee:	2308      	movs	r3, #8
 8003ef0:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003efc:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f06:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f10:	69b9      	ldr	r1, [r7, #24]
 8003f12:	fb01 f202 	mul.w	r2, r1, r2
 8003f16:	1a9b      	subs	r3, r3, r2
 8003f18:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1e:	e030      	b.n	8003f82 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8003f20:	2300      	movs	r3, #0
 8003f22:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f28:	4413      	add	r3, r2
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8003f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d11e      	bne.n	8003f74 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 8003f36:	7ffa      	ldrb	r2, [r7, #31]
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	fa42 f303 	asr.w	r3, r2, r3
 8003f3e:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8003f44:	e016      	b.n	8003f74 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8003f46:	7ffb      	ldrb	r3, [r7, #31]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00b      	beq.n	8003f68 <get_next_good_spad+0x88>
				success = 1;
 8003f50:	2301      	movs	r3, #1
 8003f52:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8003f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	fb03 f202 	mul.w	r2, r3, r2
 8003f5c:	6a3b      	ldr	r3, [r7, #32]
 8003f5e:	4413      	add	r3, r2
 8003f60:	461a      	mov	r2, r3
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	601a      	str	r2, [r3, #0]
				break;
 8003f66:	e009      	b.n	8003f7c <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8003f68:	7ffb      	ldrb	r3, [r7, #31]
 8003f6a:	085b      	lsrs	r3, r3, #1
 8003f6c:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	3301      	adds	r3, #1
 8003f72:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8003f74:	6a3a      	ldr	r2, [r7, #32]
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d3e4      	bcc.n	8003f46 <get_next_good_spad+0x66>
				coarseIndex++) {
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	3301      	adds	r3, #1
 8003f80:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8003f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d202      	bcs.n	8003f90 <get_next_good_spad+0xb0>
 8003f8a:	7fbb      	ldrb	r3, [r7, #30]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0c7      	beq.n	8003f20 <get_next_good_spad+0x40>
		}
	}
}
 8003f90:	bf00      	nop
 8003f92:	372c      	adds	r7, #44	; 0x2c
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bc80      	pop	{r7}
 8003f98:	4770      	bx	lr
	...

08003f9c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	73fb      	strb	r3, [r7, #15]

	quadrant = spadIndex >> 6;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	099b      	lsrs	r3, r3, #6
 8003fac:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8003fae:	4a07      	ldr	r2, [pc, #28]	; (8003fcc <is_aperture+0x30>)
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <is_aperture+0x22>
		isAperture = 0;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	200002bc 	.word	0x200002bc

08003fd0 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b089      	sub	sp, #36	; 0x24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8003fe0:	2308      	movs	r3, #8
 8003fe2:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fec:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ff6:	69b9      	ldr	r1, [r7, #24]
 8003ff8:	fb01 f202 	mul.w	r2, r1, r2
 8003ffc:	1a9b      	subs	r3, r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	429a      	cmp	r2, r3
 8004006:	d302      	bcc.n	800400e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004008:	23ce      	movs	r3, #206	; 0xce
 800400a:	77fb      	strb	r3, [r7, #31]
 800400c:	e010      	b.n	8004030 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	4413      	add	r3, r2
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	b25a      	sxtb	r2, r3
 8004018:	2101      	movs	r1, #1
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	fa01 f303 	lsl.w	r3, r1, r3
 8004020:	b25b      	sxtb	r3, r3
 8004022:	4313      	orrs	r3, r2
 8004024:	b259      	sxtb	r1, r3
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	4413      	add	r3, r2
 800402c:	b2ca      	uxtb	r2, r1
 800402e:	701a      	strb	r2, [r3, #0]

	return status;
 8004030:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3724      	adds	r7, #36	; 0x24
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr

0800403e <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b084      	sub	sp, #16
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
 8004046:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8004048:	2306      	movs	r3, #6
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	21b0      	movs	r1, #176	; 0xb0
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f003 f864 	bl	800711c <VL53L0X_WriteMulti>
 8004054:	4603      	mov	r3, r0
 8004056:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8004058:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800406e:	2306      	movs	r3, #6
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	21b0      	movs	r1, #176	; 0xb0
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f003 f881 	bl	800717c <VL53L0X_ReadMulti>
 800407a:	4603      	mov	r3, r0
 800407c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800407e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b08c      	sub	sp, #48	; 0x30
 800408e:	af00      	add	r7, sp, #0
 8004090:	60f8      	str	r0, [r7, #12]
 8004092:	607a      	str	r2, [r7, #4]
 8004094:	603b      	str	r3, [r7, #0]
 8004096:	460b      	mov	r3, r1
 8004098:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800409a:	2300      	movs	r3, #0
 800409c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80040a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040a2:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80040a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040a6:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80040a8:	2300      	movs	r3, #0
 80040aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ac:	e02b      	b.n	8004106 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80040ae:	f107 031c 	add.w	r3, r7, #28
 80040b2:	6a3a      	ldr	r2, [r7, #32]
 80040b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7ff ff12 	bl	8003ee0 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040c2:	d103      	bne.n	80040cc <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80040c4:	23ce      	movs	r3, #206	; 0xce
 80040c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80040ca:	e020      	b.n	800410e <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	461a      	mov	r2, r3
 80040d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040d2:	4413      	add	r3, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff ff61 	bl	8003f9c <is_aperture>
 80040da:	4603      	mov	r3, r0
 80040dc:	461a      	mov	r2, r3
 80040de:	7afb      	ldrb	r3, [r7, #11]
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d003      	beq.n	80040ec <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80040e4:	23ce      	movs	r3, #206	; 0xce
 80040e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80040ea:	e010      	b.n	800410e <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80040f0:	6a3a      	ldr	r2, [r7, #32]
 80040f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040f4:	6838      	ldr	r0, [r7, #0]
 80040f6:	f7ff ff6b 	bl	8003fd0 <enable_spad_bit>
		currentSpad++;
 80040fa:	6a3b      	ldr	r3, [r7, #32]
 80040fc:	3301      	adds	r3, #1
 80040fe:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	3301      	adds	r3, #1
 8004104:	62bb      	str	r3, [r7, #40]	; 0x28
 8004106:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800410a:	429a      	cmp	r2, r3
 800410c:	d3cf      	bcc.n	80040ae <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800410e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8004114:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004118:	2b00      	cmp	r3, #0
 800411a:	d106      	bne.n	800412a <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800411c:	6839      	ldr	r1, [r7, #0]
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f7ff ff8d 	bl	800403e <set_ref_spad_map>
 8004124:	4603      	mov	r3, r0
 8004126:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800412a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800412e:	2b00      	cmp	r3, #0
 8004130:	d121      	bne.n	8004176 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8004132:	f107 0314 	add.w	r3, r7, #20
 8004136:	4619      	mov	r1, r3
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f7ff ff93 	bl	8004064 <get_ref_spad_map>
 800413e:	4603      	mov	r3, r0
 8004140:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8004148:	e011      	b.n	800416e <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414e:	4413      	add	r3, r2
 8004150:	781a      	ldrb	r2, [r3, #0]
 8004152:	f107 0114 	add.w	r1, r7, #20
 8004156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004158:	440b      	add	r3, r1
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	429a      	cmp	r2, r3
 800415e:	d003      	beq.n	8004168 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004160:	23ce      	movs	r3, #206	; 0xce
 8004162:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8004166:	e006      	b.n	8004176 <enable_ref_spads+0xec>
			}
			i++;
 8004168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416a:	3301      	adds	r3, #1
 800416c:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800416e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004172:	429a      	cmp	r2, r3
 8004174:	d3e9      	bcc.n	800414a <enable_ref_spads+0xc0>
		}
	}
	return status;
 8004176:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800417a:	4618      	mov	r0, r3
 800417c:	3730      	adds	r7, #48	; 0x30
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b08a      	sub	sp, #40	; 0x28
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
 800418a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800418c:	2300      	movs	r3, #0
 800418e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8004192:	2300      	movs	r3, #0
 8004194:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800419e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80041a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d107      	bne.n	80041ba <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80041aa:	22c0      	movs	r2, #192	; 0xc0
 80041ac:	2101      	movs	r1, #1
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f003 f810 	bl	80071d4 <VL53L0X_WrByte>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80041ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d108      	bne.n	80041d4 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80041c2:	f107 0308 	add.w	r3, r7, #8
 80041c6:	4619      	mov	r1, r3
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff fc49 	bl	8003a60 <VL53L0X_PerformSingleRangingMeasurement>
 80041ce:	4603      	mov	r3, r0
 80041d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80041d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d107      	bne.n	80041ec <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80041dc:	2201      	movs	r2, #1
 80041de:	21ff      	movs	r1, #255	; 0xff
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f002 fff7 	bl	80071d4 <VL53L0X_WrByte>
 80041e6:	4603      	mov	r3, r0
 80041e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80041ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d107      	bne.n	8004204 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	21b6      	movs	r1, #182	; 0xb6
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f003 f897 	bl	800732c <VL53L0X_RdWord>
 80041fe:	4603      	mov	r3, r0
 8004200:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8004204:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004208:	2b00      	cmp	r3, #0
 800420a:	d107      	bne.n	800421c <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800420c:	2200      	movs	r2, #0
 800420e:	21ff      	movs	r1, #255	; 0xff
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f002 ffdf 	bl	80071d4 <VL53L0X_WrByte>
 8004216:	4603      	mov	r3, r0
 8004218:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800421c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004220:	2b00      	cmp	r3, #0
 8004222:	d112      	bne.n	800424a <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004224:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004228:	461a      	mov	r2, r3
 800422a:	2101      	movs	r1, #1
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f002 ffd1 	bl	80071d4 <VL53L0X_WrByte>
 8004232:	4603      	mov	r3, r0
 8004234:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8004238:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800423c:	2b00      	cmp	r3, #0
 800423e:	d104      	bne.n	800424a <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8004246:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	}

	return status;
 800424a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800424e:	4618      	mov	r0, r3
 8004250:	3728      	adds	r7, #40	; 0x28
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8004256:	b590      	push	{r4, r7, lr}
 8004258:	b09d      	sub	sp, #116	; 0x74
 800425a:	af06      	add	r7, sp, #24
 800425c:	60f8      	str	r0, [r7, #12]
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004262:	2300      	movs	r3, #0
 8004264:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8004268:	23b4      	movs	r3, #180	; 0xb4
 800426a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800426e:	2303      	movs	r3, #3
 8004270:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8004272:	232c      	movs	r3, #44	; 0x2c
 8004274:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800427a:	2300      	movs	r3, #0
 800427c:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8004282:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8004286:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8004288:	2300      	movs	r3, #0
 800428a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800428c:	2300      	movs	r3, #0
 800428e:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8004290:	2306      	movs	r3, #6
 8004292:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8004294:	2300      	movs	r3, #0
 8004296:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8004298:	2300      	movs	r3, #0
 800429a:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800429c:	2300      	movs	r3, #0
 800429e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80042a6:	2300      	movs	r3, #0
 80042a8:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 80042ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80042bc:	2300      	movs	r3, #0
 80042be:	64bb      	str	r3, [r7, #72]	; 0x48
 80042c0:	e009      	b.n	80042d6 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80042cc:	2200      	movs	r2, #0
 80042ce:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80042d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042d2:	3301      	adds	r3, #1
 80042d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80042d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042da:	429a      	cmp	r2, r3
 80042dc:	d3f1      	bcc.n	80042c2 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80042de:	2201      	movs	r2, #1
 80042e0:	21ff      	movs	r1, #255	; 0xff
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f002 ff76 	bl	80071d4 <VL53L0X_WrByte>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80042ee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d107      	bne.n	8004306 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80042f6:	2200      	movs	r2, #0
 80042f8:	214f      	movs	r1, #79	; 0x4f
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f002 ff6a 	bl	80071d4 <VL53L0X_WrByte>
 8004300:	4603      	mov	r3, r0
 8004302:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8004306:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800430a:	2b00      	cmp	r3, #0
 800430c:	d107      	bne.n	800431e <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800430e:	222c      	movs	r2, #44	; 0x2c
 8004310:	214e      	movs	r1, #78	; 0x4e
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f002 ff5e 	bl	80071d4 <VL53L0X_WrByte>
 8004318:	4603      	mov	r3, r0
 800431a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800431e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004322:	2b00      	cmp	r3, #0
 8004324:	d107      	bne.n	8004336 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004326:	2200      	movs	r2, #0
 8004328:	21ff      	movs	r1, #255	; 0xff
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f002 ff52 	bl	80071d4 <VL53L0X_WrByte>
 8004330:	4603      	mov	r3, r0
 8004332:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8004336:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800433e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8004342:	461a      	mov	r2, r3
 8004344:	21b6      	movs	r1, #182	; 0xb6
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f002 ff44 	bl	80071d4 <VL53L0X_WrByte>
 800434c:	4603      	mov	r3, r0
 800434e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8004352:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004356:	2b00      	cmp	r3, #0
 8004358:	d107      	bne.n	800436a <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800435a:	2200      	movs	r2, #0
 800435c:	2180      	movs	r1, #128	; 0x80
 800435e:	68f8      	ldr	r0, [r7, #12]
 8004360:	f002 ff38 	bl	80071d4 <VL53L0X_WrByte>
 8004364:	4603      	mov	r3, r0
 8004366:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800436a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10a      	bne.n	8004388 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8004372:	f107 0210 	add.w	r2, r7, #16
 8004376:	f107 0111 	add.w	r1, r7, #17
 800437a:	2300      	movs	r3, #0
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 fbbb 	bl	8004af8 <VL53L0X_perform_ref_calibration>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8004388:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800438c:	2b00      	cmp	r3, #0
 800438e:	d121      	bne.n	80043d4 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8004390:	2300      	movs	r3, #0
 8004392:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8004394:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004396:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8004398:	2300      	movs	r3, #0
 800439a:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800439c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800439e:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f503 74a8 	add.w	r4, r3, #336	; 0x150
		Status = enable_ref_spads(Dev,
 80043ac:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80043b0:	f107 0218 	add.w	r2, r7, #24
 80043b4:	9204      	str	r2, [sp, #16]
 80043b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043b8:	9203      	str	r2, [sp, #12]
 80043ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043bc:	9202      	str	r2, [sp, #8]
 80043be:	9301      	str	r3, [sp, #4]
 80043c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c2:	9300      	str	r3, [sp, #0]
 80043c4:	4623      	mov	r3, r4
 80043c6:	4602      	mov	r2, r0
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f7ff fe5e 	bl	800408a <enable_ref_spads>
 80043ce:	4603      	mov	r3, r0
 80043d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80043d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d174      	bne.n	80044c6 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 80043e0:	f107 0312 	add.w	r3, r7, #18
 80043e4:	4619      	mov	r1, r3
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f7ff fecb 	bl	8004182 <perform_ref_signal_measurement>
 80043ec:	4603      	mov	r3, r0
 80043ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80043f2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d161      	bne.n	80044be <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80043fa:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80043fc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80043fe:	429a      	cmp	r2, r3
 8004400:	d25d      	bcs.n	80044be <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs
			 */

			for (index = 0; index < spadArraySize; index++)
 8004402:	2300      	movs	r3, #0
 8004404:	64bb      	str	r3, [r7, #72]	; 0x48
 8004406:	e009      	b.n	800441c <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800440c:	4413      	add	r3, r2
 800440e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004412:	2200      	movs	r2, #0
 8004414:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8004416:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004418:	3301      	adds	r3, #1
 800441a:	64bb      	str	r3, [r7, #72]	; 0x48
 800441c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	429a      	cmp	r2, r3
 8004422:	d3f1      	bcc.n	8004408 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8004424:	e002      	b.n	800442c <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8004426:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004428:	3301      	adds	r3, #1
 800442a:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800442c:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8004430:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004432:	4413      	add	r3, r2
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff fdb1 	bl	8003f9c <is_aperture>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d103      	bne.n	8004448 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8004440:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004444:	429a      	cmp	r2, r3
 8004446:	d3ee      	bcc.n	8004426 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8004448:	2301      	movs	r3, #1
 800444a:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800444c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800444e:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f503 74a8 	add.w	r4, r3, #336	; 0x150
			Status = enable_ref_spads(Dev,
 800445c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8004460:	f107 0218 	add.w	r2, r7, #24
 8004464:	9204      	str	r2, [sp, #16]
 8004466:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004468:	9203      	str	r2, [sp, #12]
 800446a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800446c:	9202      	str	r2, [sp, #8]
 800446e:	9301      	str	r3, [sp, #4]
 8004470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	4623      	mov	r3, r4
 8004476:	4602      	mov	r2, r0
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f7ff fe06 	bl	800408a <enable_ref_spads>
 800447e:	4603      	mov	r3, r0
 8004480:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8004484:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004488:	2b00      	cmp	r3, #0
 800448a:	d11b      	bne.n	80044c4 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8004490:	f107 0312 	add.w	r3, r7, #18
 8004494:	4619      	mov	r1, r3
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f7ff fe73 	bl	8004182 <perform_ref_signal_measurement>
 800449c:	4603      	mov	r3, r0
 800449e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80044a2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10c      	bne.n	80044c4 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80044aa:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80044ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d208      	bcs.n	80044c4 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80044b2:	2301      	movs	r3, #1
 80044b4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 80044b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ba:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80044bc:	e002      	b.n	80044c4 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80044be:	2300      	movs	r3, #0
 80044c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044c2:	e000      	b.n	80044c6 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80044c4:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80044c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f040 80af 	bne.w	800462e <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 80044d0:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 80044d2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80044d4:	429a      	cmp	r2, r3
 80044d6:	f240 80aa 	bls.w	800462e <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 80044da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044dc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 80044e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e2:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 80044ea:	f107 031c 	add.w	r3, r7, #28
 80044ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044f0:	4618      	mov	r0, r3
 80044f2:	f002 ffc3 	bl	800747c <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80044f6:	8a7b      	ldrh	r3, [r7, #18]
 80044f8:	461a      	mov	r2, r3
 80044fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	bfb8      	it	lt
 8004502:	425b      	neglt	r3, r3
 8004504:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8004506:	2300      	movs	r3, #0
 8004508:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800450c:	e086      	b.n	800461c <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f503 70ab 	add.w	r0, r3, #342	; 0x156
			get_next_good_spad(
 8004514:	f107 0314 	add.w	r3, r7, #20
 8004518:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800451a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800451c:	f7ff fce0 	bl	8003ee0 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004526:	d103      	bne.n	8004530 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004528:	23ce      	movs	r3, #206	; 0xce
 800452a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800452e:	e07e      	b.n	800462e <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8004530:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	4413      	add	r3, r2
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff fd2f 	bl	8003f9c <is_aperture>
 800453e:	4603      	mov	r3, r0
 8004540:	461a      	mov	r2, r3
 8004542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004544:	4293      	cmp	r3, r2
 8004546:	d003      	beq.n	8004550 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8004548:	2301      	movs	r3, #1
 800454a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800454e:	e06e      	b.n	800462e <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8004550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004552:	3301      	adds	r3, #1
 8004554:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
			Status = enable_spad_bit(
 8004560:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004564:	4618      	mov	r0, r3
 8004566:	f7ff fd33 	bl	8003fd0 <enable_spad_bit>
 800456a:	4603      	mov	r3, r0
 800456c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8004570:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10c      	bne.n	8004592 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8004578:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800457a:	3301      	adds	r3, #1
 800457c:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement.
				 */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f503 73a8 	add.w	r3, r3, #336	; 0x150
				Status = set_ref_spad_map(Dev,
 8004584:	4619      	mov	r1, r3
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f7ff fd59 	bl	800403e <set_ref_spad_map>
 800458c:	4603      	mov	r3, r0
 800458e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8004592:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004596:	2b00      	cmp	r3, #0
 8004598:	d146      	bne.n	8004628 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800459a:	f107 0312 	add.w	r3, r7, #18
 800459e:	4619      	mov	r1, r3
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f7ff fdee 	bl	8004182 <perform_ref_signal_measurement>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80045ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d13b      	bne.n	800462c <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80045b4:	8a7b      	ldrh	r3, [r7, #18]
 80045b6:	461a      	mov	r2, r3
 80045b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	bfb8      	it	lt
 80045c0:	425b      	neglt	r3, r3
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 80045c4:	8a7b      	ldrh	r3, [r7, #18]
 80045c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d21c      	bcs.n	8004606 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 80045cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d914      	bls.n	80045fe <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this.
					 */
					Status = set_ref_spad_map(Dev,
 80045d4:	f107 031c 	add.w	r3, r7, #28
 80045d8:	4619      	mov	r1, r3
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7ff fd2f 	bl	800403e <set_ref_spad_map>
 80045e0:	4603      	mov	r3, r0
 80045e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
					memcpy(
 80045ec:	f107 011c 	add.w	r1, r7, #28
 80045f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045f2:	4618      	mov	r0, r3
 80045f4:	f002 ff42 	bl	800747c <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 80045f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045fa:	3b01      	subs	r3, #1
 80045fc:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 80045fe:	2301      	movs	r3, #1
 8004600:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004604:	e00a      	b.n	800461c <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f503 71a8 	add.w	r1, r3, #336	; 0x150
				memcpy(lastSpadArray,
 8004610:	f107 031c 	add.w	r3, r7, #28
 8004614:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004616:	4618      	mov	r0, r3
 8004618:	f002 ff30 	bl	800747c <memcpy>
		while (!complete) {
 800461c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004620:	2b00      	cmp	r3, #0
 8004622:	f43f af74 	beq.w	800450e <VL53L0X_perform_ref_spad_management+0x2b8>
 8004626:	e002      	b.n	800462e <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8004628:	bf00      	nop
 800462a:	e000      	b.n	800462e <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800462c:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800462e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004632:	2b00      	cmp	r3, #0
 8004634:	d115      	bne.n	8004662 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800463a:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8004642:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	b2da      	uxtb	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	781a      	ldrb	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8004662:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8004666:	4618      	mov	r0, r3
 8004668:	375c      	adds	r7, #92	; 0x5c
 800466a:	46bd      	mov	sp, r7
 800466c:	bd90      	pop	{r4, r7, pc}

0800466e <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800466e:	b590      	push	{r4, r7, lr}
 8004670:	b093      	sub	sp, #76	; 0x4c
 8004672:	af06      	add	r7, sp, #24
 8004674:	60f8      	str	r0, [r7, #12]
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	4613      	mov	r3, r2
 800467a:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800467c:	2300      	movs	r3, #0
 800467e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8004686:	23b4      	movs	r3, #180	; 0xb4
 8004688:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800468c:	2306      	movs	r3, #6
 800468e:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8004690:	232c      	movs	r3, #44	; 0x2c
 8004692:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004694:	2201      	movs	r2, #1
 8004696:	21ff      	movs	r1, #255	; 0xff
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f002 fd9b 	bl	80071d4 <VL53L0X_WrByte>
 800469e:	4603      	mov	r3, r0
 80046a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80046a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d107      	bne.n	80046bc <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80046ac:	2200      	movs	r2, #0
 80046ae:	214f      	movs	r1, #79	; 0x4f
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f002 fd8f 	bl	80071d4 <VL53L0X_WrByte>
 80046b6:	4603      	mov	r3, r0
 80046b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80046bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d107      	bne.n	80046d4 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80046c4:	222c      	movs	r2, #44	; 0x2c
 80046c6:	214e      	movs	r1, #78	; 0x4e
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f002 fd83 	bl	80071d4 <VL53L0X_WrByte>
 80046ce:	4603      	mov	r3, r0
 80046d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80046d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d107      	bne.n	80046ec <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80046dc:	2200      	movs	r2, #0
 80046de:	21ff      	movs	r1, #255	; 0xff
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f002 fd77 	bl	80071d4 <VL53L0X_WrByte>
 80046e6:	4603      	mov	r3, r0
 80046e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80046ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d109      	bne.n	8004708 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 80046f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046f8:	461a      	mov	r2, r3
 80046fa:	21b6      	movs	r1, #182	; 0xb6
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f002 fd69 	bl	80071d4 <VL53L0X_WrByte>
 8004702:	4603      	mov	r3, r0
 8004704:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8004708:	2300      	movs	r3, #0
 800470a:	627b      	str	r3, [r7, #36]	; 0x24
 800470c:	e009      	b.n	8004722 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004712:	4413      	add	r3, r2
 8004714:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800471c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471e:	3301      	adds	r3, #1
 8004720:	627b      	str	r3, [r7, #36]	; 0x24
 8004722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	429a      	cmp	r2, r3
 8004728:	d3f1      	bcc.n	800470e <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800472a:	79fb      	ldrb	r3, [r7, #7]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d011      	beq.n	8004754 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8004730:	e002      	b.n	8004738 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8004732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004734:	3301      	adds	r3, #1
 8004736:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8004738:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800473c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473e:	4413      	add	r3, r2
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff fc2b 	bl	8003f9c <is_aperture>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d103      	bne.n	8004754 <VL53L0X_set_reference_spads+0xe6>
 800474c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	429a      	cmp	r2, r3
 8004752:	d3ee      	bcc.n	8004732 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f503 70ab 	add.w	r0, r3, #342	; 0x156
				Dev->Data.SpadData.RefSpadEnables,
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f503 74a8 	add.w	r4, r3, #336	; 0x150
	Status = enable_ref_spads(Dev,
 8004760:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004764:	79f9      	ldrb	r1, [r7, #7]
 8004766:	f107 0214 	add.w	r2, r7, #20
 800476a:	9204      	str	r2, [sp, #16]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	9203      	str	r2, [sp, #12]
 8004770:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004772:	9202      	str	r2, [sp, #8]
 8004774:	9301      	str	r3, [sp, #4]
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	4623      	mov	r3, r4
 800477c:	4602      	mov	r2, r0
 800477e:	68f8      	ldr	r0, [r7, #12]
 8004780:	f7ff fc83 	bl	800408a <enable_ref_spads>
 8004784:	4603      	mov	r3, r0
 8004786:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800478a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10c      	bne.n	80047ac <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	b2da      	uxtb	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	79fa      	ldrb	r2, [r7, #7]
 80047a8:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80047ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3734      	adds	r7, #52	; 0x34
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd90      	pop	{r4, r7, pc}

080047b8 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	460b      	mov	r3, r1
 80047c2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047c4:	2300      	movs	r3, #0
 80047c6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80047c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10a      	bne.n	80047e6 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80047d0:	78fb      	ldrb	r3, [r7, #3]
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	461a      	mov	r2, r3
 80047da:	2100      	movs	r1, #0
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f002 fcf9 	bl	80071d4 <VL53L0X_WrByte>
 80047e2:	4603      	mov	r3, r0
 80047e4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 80047e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d104      	bne.n	80047f8 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 f9bf 	bl	8004b72 <VL53L0X_measurement_poll_for_completion>
 80047f4:	4603      	mov	r3, r0
 80047f6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80047f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d105      	bne.n	800480c <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004800:	2100      	movs	r1, #0
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7ff fab6 	bl	8003d74 <VL53L0X_ClearInterruptMask>
 8004808:	4603      	mov	r3, r0
 800480a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800480c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d106      	bne.n	8004822 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8004814:	2200      	movs	r2, #0
 8004816:	2100      	movs	r1, #0
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f002 fcdb 	bl	80071d4 <VL53L0X_WrByte>
 800481e:	4603      	mov	r3, r0
 8004820:	73fb      	strb	r3, [r7, #15]

	return Status;
 8004822:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b084      	sub	sp, #16
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
 8004836:	4608      	mov	r0, r1
 8004838:	4611      	mov	r1, r2
 800483a:	461a      	mov	r2, r3
 800483c:	4603      	mov	r3, r0
 800483e:	70fb      	strb	r3, [r7, #3]
 8004840:	460b      	mov	r3, r1
 8004842:	70bb      	strb	r3, [r7, #2]
 8004844:	4613      	mov	r3, r2
 8004846:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004848:	2300      	movs	r3, #0
 800484a:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800484c:	2300      	movs	r3, #0
 800484e:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004850:	2201      	movs	r2, #1
 8004852:	21ff      	movs	r1, #255	; 0xff
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f002 fcbd 	bl	80071d4 <VL53L0X_WrByte>
 800485a:	4603      	mov	r3, r0
 800485c:	461a      	mov	r2, r3
 800485e:	7bfb      	ldrb	r3, [r7, #15]
 8004860:	4313      	orrs	r3, r2
 8004862:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004864:	2200      	movs	r2, #0
 8004866:	2100      	movs	r1, #0
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f002 fcb3 	bl	80071d4 <VL53L0X_WrByte>
 800486e:	4603      	mov	r3, r0
 8004870:	461a      	mov	r2, r3
 8004872:	7bfb      	ldrb	r3, [r7, #15]
 8004874:	4313      	orrs	r3, r2
 8004876:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004878:	2200      	movs	r2, #0
 800487a:	21ff      	movs	r1, #255	; 0xff
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f002 fca9 	bl	80071d4 <VL53L0X_WrByte>
 8004882:	4603      	mov	r3, r0
 8004884:	461a      	mov	r2, r3
 8004886:	7bfb      	ldrb	r3, [r7, #15]
 8004888:	4313      	orrs	r3, r2
 800488a:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d01e      	beq.n	80048d0 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8004892:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d009      	beq.n	80048ae <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	21cb      	movs	r1, #203	; 0xcb
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f002 fd1a 	bl	80072d8 <VL53L0X_RdByte>
 80048a4:	4603      	mov	r3, r0
 80048a6:	461a      	mov	r2, r3
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80048ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d02a      	beq.n	800490c <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80048b6:	f107 030e 	add.w	r3, r7, #14
 80048ba:	461a      	mov	r2, r3
 80048bc:	21ee      	movs	r1, #238	; 0xee
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f002 fd0a 	bl	80072d8 <VL53L0X_RdByte>
 80048c4:	4603      	mov	r3, r0
 80048c6:	461a      	mov	r2, r3
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	73fb      	strb	r3, [r7, #15]
 80048ce:	e01d      	b.n	800490c <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 80048d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00a      	beq.n	80048ee <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80048d8:	78bb      	ldrb	r3, [r7, #2]
 80048da:	461a      	mov	r2, r3
 80048dc:	21cb      	movs	r1, #203	; 0xcb
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f002 fc78 	bl	80071d4 <VL53L0X_WrByte>
 80048e4:	4603      	mov	r3, r0
 80048e6:	461a      	mov	r2, r3
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80048ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 80048f6:	787b      	ldrb	r3, [r7, #1]
 80048f8:	2280      	movs	r2, #128	; 0x80
 80048fa:	21ee      	movs	r1, #238	; 0xee
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f002 fcb7 	bl	8007270 <VL53L0X_UpdateByte>
 8004902:	4603      	mov	r3, r0
 8004904:	461a      	mov	r2, r3
 8004906:	7bfb      	ldrb	r3, [r7, #15]
 8004908:	4313      	orrs	r3, r2
 800490a:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800490c:	2201      	movs	r2, #1
 800490e:	21ff      	movs	r1, #255	; 0xff
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f002 fc5f 	bl	80071d4 <VL53L0X_WrByte>
 8004916:	4603      	mov	r3, r0
 8004918:	461a      	mov	r2, r3
 800491a:	7bfb      	ldrb	r3, [r7, #15]
 800491c:	4313      	orrs	r3, r2
 800491e:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004920:	2201      	movs	r2, #1
 8004922:	2100      	movs	r1, #0
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f002 fc55 	bl	80071d4 <VL53L0X_WrByte>
 800492a:	4603      	mov	r3, r0
 800492c:	461a      	mov	r2, r3
 800492e:	7bfb      	ldrb	r3, [r7, #15]
 8004930:	4313      	orrs	r3, r2
 8004932:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004934:	2200      	movs	r2, #0
 8004936:	21ff      	movs	r1, #255	; 0xff
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f002 fc4b 	bl	80071d4 <VL53L0X_WrByte>
 800493e:	4603      	mov	r3, r0
 8004940:	461a      	mov	r2, r3
 8004942:	7bfb      	ldrb	r3, [r7, #15]
 8004944:	4313      	orrs	r3, r2
 8004946:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8004948:	7bbb      	ldrb	r3, [r7, #14]
 800494a:	f023 0310 	bic.w	r3, r3, #16
 800494e:	b2da      	uxtb	r2, r3
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	701a      	strb	r2, [r3, #0]

	return Status;
 8004954:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b08a      	sub	sp, #40	; 0x28
 8004964:	af04      	add	r7, sp, #16
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	4611      	mov	r1, r2
 800496c:	461a      	mov	r2, r3
 800496e:	460b      	mov	r3, r1
 8004970:	71fb      	strb	r3, [r7, #7]
 8004972:	4613      	mov	r3, r2
 8004974:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004976:	2300      	movs	r3, #0
 8004978:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800497a:	2300      	movs	r3, #0
 800497c:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8004982:	2300      	movs	r3, #0
 8004984:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8004986:	2300      	movs	r3, #0
 8004988:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800498a:	79bb      	ldrb	r3, [r7, #6]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8004996:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8004998:	2201      	movs	r2, #1
 800499a:	2101      	movs	r1, #1
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f002 fc19 	bl	80071d4 <VL53L0X_WrByte>
 80049a2:	4603      	mov	r3, r0
 80049a4:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80049a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d105      	bne.n	80049ba <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80049ae:	2140      	movs	r1, #64	; 0x40
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f7ff ff01 	bl	80047b8 <VL53L0X_perform_single_ref_calibration>
 80049b6:	4603      	mov	r3, r0
 80049b8:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80049ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d115      	bne.n	80049ee <VL53L0X_perform_vhv_calibration+0x8e>
 80049c2:	79fb      	ldrb	r3, [r7, #7]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d112      	bne.n	80049ee <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80049c8:	7d39      	ldrb	r1, [r7, #20]
 80049ca:	7d7a      	ldrb	r2, [r7, #21]
 80049cc:	2300      	movs	r3, #0
 80049ce:	9303      	str	r3, [sp, #12]
 80049d0:	2301      	movs	r3, #1
 80049d2:	9302      	str	r3, [sp, #8]
 80049d4:	f107 0313 	add.w	r3, r7, #19
 80049d8:	9301      	str	r3, [sp, #4]
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	9300      	str	r3, [sp, #0]
 80049de:	460b      	mov	r3, r1
 80049e0:	2101      	movs	r1, #1
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f7ff ff23 	bl	800482e <VL53L0X_ref_calibration_io>
 80049e8:	4603      	mov	r3, r0
 80049ea:	75fb      	strb	r3, [r7, #23]
 80049ec:	e002      	b.n	80049f4 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2200      	movs	r2, #0
 80049f2:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80049f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d112      	bne.n	8004a22 <VL53L0X_perform_vhv_calibration+0xc2>
 80049fc:	79bb      	ldrb	r3, [r7, #6]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00f      	beq.n	8004a22 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004a02:	7dbb      	ldrb	r3, [r7, #22]
 8004a04:	461a      	mov	r2, r3
 8004a06:	2101      	movs	r1, #1
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f002 fbe3 	bl	80071d4 <VL53L0X_WrByte>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8004a12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d103      	bne.n	8004a22 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	7dba      	ldrb	r2, [r7, #22]
 8004a1e:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8004a22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b08a      	sub	sp, #40	; 0x28
 8004a32:	af04      	add	r7, sp, #16
 8004a34:	60f8      	str	r0, [r7, #12]
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	4611      	mov	r1, r2
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	71fb      	strb	r3, [r7, #7]
 8004a40:	4613      	mov	r3, r2
 8004a42:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a44:	2300      	movs	r3, #0
 8004a46:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8004a50:	2300      	movs	r3, #0
 8004a52:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8004a54:	79bb      	ldrb	r3, [r7, #6]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8004a60:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8004a62:	2202      	movs	r2, #2
 8004a64:	2101      	movs	r1, #1
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f002 fbb4 	bl	80071d4 <VL53L0X_WrByte>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8004a70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d105      	bne.n	8004a84 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8004a78:	2100      	movs	r1, #0
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f7ff fe9c 	bl	80047b8 <VL53L0X_perform_single_ref_calibration>
 8004a80:	4603      	mov	r3, r0
 8004a82:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8004a84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d115      	bne.n	8004ab8 <VL53L0X_perform_phase_calibration+0x8a>
 8004a8c:	79fb      	ldrb	r3, [r7, #7]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d112      	bne.n	8004ab8 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8004a92:	7d39      	ldrb	r1, [r7, #20]
 8004a94:	7d7a      	ldrb	r2, [r7, #21]
 8004a96:	2301      	movs	r3, #1
 8004a98:	9303      	str	r3, [sp, #12]
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	9302      	str	r3, [sp, #8]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	9301      	str	r3, [sp, #4]
 8004aa2:	f107 0313 	add.w	r3, r7, #19
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	2101      	movs	r1, #1
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f7ff febe 	bl	800482e <VL53L0X_ref_calibration_io>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	75fb      	strb	r3, [r7, #23]
 8004ab6:	e002      	b.n	8004abe <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	2200      	movs	r2, #0
 8004abc:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8004abe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d112      	bne.n	8004aec <VL53L0X_perform_phase_calibration+0xbe>
 8004ac6:	79bb      	ldrb	r3, [r7, #6]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00f      	beq.n	8004aec <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004acc:	7dbb      	ldrb	r3, [r7, #22]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2101      	movs	r1, #1
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f002 fb7e 	bl	80071d4 <VL53L0X_WrByte>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8004adc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d103      	bne.n	8004aec <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	7dba      	ldrb	r2, [r7, #22]
 8004ae8:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8004aec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3718      	adds	r7, #24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b06:	2300      	movs	r3, #0
 8004b08:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8004b14:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 8004b16:	78fa      	ldrb	r2, [r7, #3]
 8004b18:	2300      	movs	r3, #0
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f7ff ff1f 	bl	8004960 <VL53L0X_perform_vhv_calibration>
 8004b22:	4603      	mov	r3, r0
 8004b24:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8004b26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d107      	bne.n	8004b3e <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	2300      	movs	r3, #0
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f7ff ff7a 	bl	8004a2e <VL53L0X_perform_phase_calibration>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8004b3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d10f      	bne.n	8004b66 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004b46:	7dbb      	ldrb	r3, [r7, #22]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	68f8      	ldr	r0, [r7, #12]
 8004b4e:	f002 fb41 	bl	80071d4 <VL53L0X_WrByte>
 8004b52:	4603      	mov	r3, r0
 8004b54:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8004b56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d103      	bne.n	8004b66 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	7dba      	ldrb	r2, [r7, #22]
 8004b62:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8004b66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b086      	sub	sp, #24
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8004b86:	f107 030f 	add.w	r3, r7, #15
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7fe fe03 	bl	8003798 <VL53L0X_GetMeasurementDataReady>
 8004b92:	4603      	mov	r3, r0
 8004b94:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8004b96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d110      	bne.n	8004bc0 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8004b9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d00f      	beq.n	8004bc4 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004bb0:	d302      	bcc.n	8004bb8 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8004bb2:	23f9      	movs	r3, #249	; 0xf9
 8004bb4:	75fb      	strb	r3, [r7, #23]
			break;
 8004bb6:	e006      	b.n	8004bc6 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f002 fc2b 	bl	8007414 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8004bbe:	e7e2      	b.n	8004b86 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8004bc0:	bf00      	nop
 8004bc2:	e000      	b.n	8004bc6 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8004bc4:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8004bc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3718      	adds	r7, #24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b085      	sub	sp, #20
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	4603      	mov	r3, r0
 8004bda:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8004be0:	79fb      	ldrb	r3, [r7, #7]
 8004be2:	3301      	adds	r3, #1
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	005b      	lsls	r3, r3, #1
 8004be8:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8004bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr

08004bf6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b085      	sub	sp, #20
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8004c00:	2300      	movs	r3, #0
 8004c02:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8004c04:	79fb      	ldrb	r3, [r7, #7]
 8004c06:	085b      	lsrs	r3, r3, #1
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr

08004c1a <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8004c26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c2a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8004c2c:	e002      	b.n	8004c34 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	089b      	lsrs	r3, r3, #2
 8004c32:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d8f8      	bhi.n	8004c2e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8004c3c:	e017      	b.n	8004c6e <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	4413      	add	r3, r2
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d30b      	bcc.n	8004c62 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4413      	add	r3, r2
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	085b      	lsrs	r3, r3, #1
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]
 8004c60:	e002      	b.n	8004c68 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	085b      	lsrs	r3, r3, #1
 8004c66:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	089b      	lsrs	r3, r3, #2
 8004c6c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1e4      	bne.n	8004c3e <VL53L0X_isqrt+0x24>
	}

	return res;
 8004c74:	68fb      	ldr	r3, [r7, #12]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	2183      	movs	r1, #131	; 0x83
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f002 fa9f 	bl	80071d4 <VL53L0X_WrByte>
 8004c96:	4603      	mov	r3, r0
 8004c98:	461a      	mov	r2, r3
 8004c9a:	7dfb      	ldrb	r3, [r7, #23]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 8004ca0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d11e      	bne.n	8004ce6 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8004cac:	f107 030f 	add.w	r3, r7, #15
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	2183      	movs	r1, #131	; 0x83
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f002 fb0f 	bl	80072d8 <VL53L0X_RdByte>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10a      	bne.n	8004cda <VL53L0X_device_read_strobe+0x5a>
 8004cc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d106      	bne.n	8004cda <VL53L0X_device_read_strobe+0x5a>
				break;

			LoopNb = LoopNb + 1;
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004cd8:	d3e8      	bcc.n	8004cac <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004ce0:	d301      	bcc.n	8004ce6 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8004ce2:	23f9      	movs	r3, #249	; 0xf9
 8004ce4:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	2183      	movs	r1, #131	; 0x83
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f002 fa72 	bl	80071d4 <VL53L0X_WrByte>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	7dfb      	ldrb	r3, [r7, #23]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8004cfa:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}

08004d06 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8004d06:	b580      	push	{r7, lr}
 8004d08:	b098      	sub	sp, #96	; 0x60
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
 8004d0e:	460b      	mov	r3, r1
 8004d10:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d12:	2300      	movs	r3, #0
 8004d14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8004d24:	2300      	movs	r3, #0
 8004d26:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8004d30:	2300      	movs	r3, #0
 8004d32:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8004d36:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8004d3a:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8004d40:	2300      	movs	r3, #0
 8004d42:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8004d44:	2300      	movs	r3, #0
 8004d46:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004d4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 8004d52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004d56:	2b07      	cmp	r3, #7
 8004d58:	f000 8408 	beq.w	800556c <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	2180      	movs	r1, #128	; 0x80
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f002 fa37 	bl	80071d4 <VL53L0X_WrByte>
 8004d66:	4603      	mov	r3, r0
 8004d68:	461a      	mov	r2, r3
 8004d6a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004d74:	2201      	movs	r2, #1
 8004d76:	21ff      	movs	r1, #255	; 0xff
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f002 fa2b 	bl	80071d4 <VL53L0X_WrByte>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	461a      	mov	r2, r3
 8004d82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d86:	4313      	orrs	r3, r2
 8004d88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	2100      	movs	r1, #0
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f002 fa1f 	bl	80071d4 <VL53L0X_WrByte>
 8004d96:	4603      	mov	r3, r0
 8004d98:	461a      	mov	r2, r3
 8004d9a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8004da4:	2206      	movs	r2, #6
 8004da6:	21ff      	movs	r1, #255	; 0xff
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f002 fa13 	bl	80071d4 <VL53L0X_WrByte>
 8004dae:	4603      	mov	r3, r0
 8004db0:	461a      	mov	r2, r3
 8004db2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8004dbc:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	2183      	movs	r1, #131	; 0x83
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f002 fa87 	bl	80072d8 <VL53L0X_RdByte>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	461a      	mov	r2, r3
 8004dce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8004dd8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004ddc:	f043 0304 	orr.w	r3, r3, #4
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	461a      	mov	r2, r3
 8004de4:	2183      	movs	r1, #131	; 0x83
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f002 f9f4 	bl	80071d4 <VL53L0X_WrByte>
 8004dec:	4603      	mov	r3, r0
 8004dee:	461a      	mov	r2, r3
 8004df0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8004dfa:	2207      	movs	r2, #7
 8004dfc:	21ff      	movs	r1, #255	; 0xff
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f002 f9e8 	bl	80071d4 <VL53L0X_WrByte>
 8004e04:	4603      	mov	r3, r0
 8004e06:	461a      	mov	r2, r3
 8004e08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8004e12:	2201      	movs	r2, #1
 8004e14:	2181      	movs	r1, #129	; 0x81
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f002 f9dc 	bl	80071d4 <VL53L0X_WrByte>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	461a      	mov	r2, r3
 8004e20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f002 faf2 	bl	8007414 <VL53L0X_PollingDelay>
 8004e30:	4603      	mov	r3, r0
 8004e32:	461a      	mov	r2, r3
 8004e34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004e3e:	2201      	movs	r2, #1
 8004e40:	2180      	movs	r1, #128	; 0x80
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f002 f9c6 	bl	80071d4 <VL53L0X_WrByte>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e50:	4313      	orrs	r3, r2
 8004e52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8004e56:	78fb      	ldrb	r3, [r7, #3]
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f000 8098 	beq.w	8004f92 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8004e62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004e66:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f040 8091 	bne.w	8004f92 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8004e70:	226b      	movs	r2, #107	; 0x6b
 8004e72:	2194      	movs	r1, #148	; 0x94
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f002 f9ad 	bl	80071d4 <VL53L0X_WrByte>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff fef9 	bl	8004c80 <VL53L0X_device_read_strobe>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	461a      	mov	r2, r3
 8004e92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004e9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	2190      	movs	r1, #144	; 0x90
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f002 fa79 	bl	800739c <VL53L0X_RdDWord>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	461a      	mov	r2, r3
 8004eae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eba:	0a1b      	lsrs	r3, r3, #8
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ec2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec8:	0bdb      	lsrs	r3, r3, #15
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8004ed4:	2224      	movs	r2, #36	; 0x24
 8004ed6:	2194      	movs	r1, #148	; 0x94
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f002 f97b 	bl	80071d4 <VL53L0X_WrByte>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f7ff fec7 	bl	8004c80 <VL53L0X_device_read_strobe>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004efa:	4313      	orrs	r3, r2
 8004efc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004f00:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f04:	461a      	mov	r2, r3
 8004f06:	2190      	movs	r1, #144	; 0x90
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f002 fa47 	bl	800739c <VL53L0X_RdDWord>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	461a      	mov	r2, r3
 8004f12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1e:	0e1b      	lsrs	r3, r3, #24
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8004f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f26:	0c1b      	lsrs	r3, r3, #16
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2e:	0a1b      	lsrs	r3, r3, #8
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8004f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8004f3a:	2225      	movs	r2, #37	; 0x25
 8004f3c:	2194      	movs	r1, #148	; 0x94
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f002 f948 	bl	80071d4 <VL53L0X_WrByte>
 8004f44:	4603      	mov	r3, r0
 8004f46:	461a      	mov	r2, r3
 8004f48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7ff fe94 	bl	8004c80 <VL53L0X_device_read_strobe>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f60:	4313      	orrs	r3, r2
 8004f62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004f66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	2190      	movs	r1, #144	; 0x90
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f002 fa14 	bl	800739c <VL53L0X_RdDWord>
 8004f74:	4603      	mov	r3, r0
 8004f76:	461a      	mov	r2, r3
 8004f78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8004f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f84:	0e1b      	lsrs	r3, r3, #24
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8004f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8c:	0c1b      	lsrs	r3, r3, #16
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8004f92:	78fb      	ldrb	r3, [r7, #3]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 8189 	beq.w	80052b0 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8004f9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004fa2:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f040 8182 	bne.w	80052b0 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8004fac:	2202      	movs	r2, #2
 8004fae:	2194      	movs	r1, #148	; 0x94
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f002 f90f 	bl	80071d4 <VL53L0X_WrByte>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	461a      	mov	r2, r3
 8004fba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f7ff fe5b 	bl	8004c80 <VL53L0X_device_read_strobe>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	461a      	mov	r2, r3
 8004fce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8004fd8:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8004fdc:	461a      	mov	r2, r3
 8004fde:	2190      	movs	r1, #144	; 0x90
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f002 f979 	bl	80072d8 <VL53L0X_RdByte>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	461a      	mov	r2, r3
 8004fea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8004ff4:	227b      	movs	r2, #123	; 0x7b
 8004ff6:	2194      	movs	r1, #148	; 0x94
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f002 f8eb 	bl	80071d4 <VL53L0X_WrByte>
 8004ffe:	4603      	mov	r3, r0
 8005000:	461a      	mov	r2, r3
 8005002:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005006:	4313      	orrs	r3, r2
 8005008:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7ff fe37 	bl	8004c80 <VL53L0X_device_read_strobe>
 8005012:	4603      	mov	r3, r0
 8005014:	461a      	mov	r2, r3
 8005016:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800501a:	4313      	orrs	r3, r2
 800501c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8005020:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8005024:	461a      	mov	r2, r3
 8005026:	2190      	movs	r1, #144	; 0x90
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f002 f955 	bl	80072d8 <VL53L0X_RdByte>
 800502e:	4603      	mov	r3, r0
 8005030:	461a      	mov	r2, r3
 8005032:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005036:	4313      	orrs	r3, r2
 8005038:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800503c:	2277      	movs	r2, #119	; 0x77
 800503e:	2194      	movs	r1, #148	; 0x94
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f002 f8c7 	bl	80071d4 <VL53L0X_WrByte>
 8005046:	4603      	mov	r3, r0
 8005048:	461a      	mov	r2, r3
 800504a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800504e:	4313      	orrs	r3, r2
 8005050:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7ff fe13 	bl	8004c80 <VL53L0X_device_read_strobe>
 800505a:	4603      	mov	r3, r0
 800505c:	461a      	mov	r2, r3
 800505e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005062:	4313      	orrs	r3, r2
 8005064:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005068:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800506c:	461a      	mov	r2, r3
 800506e:	2190      	movs	r1, #144	; 0x90
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f002 f993 	bl	800739c <VL53L0X_RdDWord>
 8005076:	4603      	mov	r3, r0
 8005078:	461a      	mov	r2, r3
 800507a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800507e:	4313      	orrs	r3, r2
 8005080:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8005084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005086:	0e5b      	lsrs	r3, r3, #25
 8005088:	b2db      	uxtb	r3, r3
 800508a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800508e:	b2db      	uxtb	r3, r3
 8005090:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8005092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005094:	0c9b      	lsrs	r3, r3, #18
 8005096:	b2db      	uxtb	r3, r3
 8005098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800509c:	b2db      	uxtb	r3, r3
 800509e:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80050a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a2:	0adb      	lsrs	r3, r3, #11
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80050ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b0:	091b      	lsrs	r3, r3, #4
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80050bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	00db      	lsls	r3, r3, #3
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	f003 0378 	and.w	r3, r3, #120	; 0x78
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80050ce:	2278      	movs	r2, #120	; 0x78
 80050d0:	2194      	movs	r1, #148	; 0x94
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f002 f87e 	bl	80071d4 <VL53L0X_WrByte>
 80050d8:	4603      	mov	r3, r0
 80050da:	461a      	mov	r2, r3
 80050dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80050e0:	4313      	orrs	r3, r2
 80050e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7ff fdca 	bl	8004c80 <VL53L0X_device_read_strobe>
 80050ec:	4603      	mov	r3, r0
 80050ee:	461a      	mov	r2, r3
 80050f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80050fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050fe:	461a      	mov	r2, r3
 8005100:	2190      	movs	r1, #144	; 0x90
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f002 f94a 	bl	800739c <VL53L0X_RdDWord>
 8005108:	4603      	mov	r3, r0
 800510a:	461a      	mov	r2, r3
 800510c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005110:	4313      	orrs	r3, r2
 8005112:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	0f5b      	lsrs	r3, r3, #29
 800511a:	b2db      	uxtb	r3, r3
 800511c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005120:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8005122:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005126:	4413      	add	r3, r2
 8005128:	b2db      	uxtb	r3, r3
 800512a:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800512c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512e:	0d9b      	lsrs	r3, r3, #22
 8005130:	b2db      	uxtb	r3, r3
 8005132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005136:	b2db      	uxtb	r3, r3
 8005138:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800513a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800513c:	0bdb      	lsrs	r3, r3, #15
 800513e:	b2db      	uxtb	r3, r3
 8005140:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005144:	b2db      	uxtb	r3, r3
 8005146:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8005148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	b2db      	uxtb	r3, r3
 800514e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005152:	b2db      	uxtb	r3, r3
 8005154:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8005156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005158:	085b      	lsrs	r3, r3, #1
 800515a:	b2db      	uxtb	r3, r3
 800515c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005160:	b2db      	uxtb	r3, r3
 8005162:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8005164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005166:	b2db      	uxtb	r3, r3
 8005168:	019b      	lsls	r3, r3, #6
 800516a:	b2db      	uxtb	r3, r3
 800516c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005170:	b2db      	uxtb	r3, r3
 8005172:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005176:	2279      	movs	r2, #121	; 0x79
 8005178:	2194      	movs	r1, #148	; 0x94
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f002 f82a 	bl	80071d4 <VL53L0X_WrByte>
 8005180:	4603      	mov	r3, r0
 8005182:	461a      	mov	r2, r3
 8005184:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005188:	4313      	orrs	r3, r2
 800518a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff fd76 	bl	8004c80 <VL53L0X_device_read_strobe>
 8005194:	4603      	mov	r3, r0
 8005196:	461a      	mov	r2, r3
 8005198:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800519c:	4313      	orrs	r3, r2
 800519e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80051a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051a6:	461a      	mov	r2, r3
 80051a8:	2190      	movs	r1, #144	; 0x90
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f002 f8f6 	bl	800739c <VL53L0X_RdDWord>
 80051b0:	4603      	mov	r3, r0
 80051b2:	461a      	mov	r2, r3
 80051b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80051b8:	4313      	orrs	r3, r2
 80051ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	0e9b      	lsrs	r3, r3, #26
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051c8:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80051ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80051ce:	4413      	add	r3, r2
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80051d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d6:	0cdb      	lsrs	r3, r3, #19
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80051e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e4:	0b1b      	lsrs	r3, r3, #12
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80051f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80051fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005200:	b2db      	uxtb	r3, r3
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	b2db      	uxtb	r3, r3
 8005206:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800520a:	b2db      	uxtb	r3, r3
 800520c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005210:	227a      	movs	r2, #122	; 0x7a
 8005212:	2194      	movs	r1, #148	; 0x94
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f001 ffdd 	bl	80071d4 <VL53L0X_WrByte>
 800521a:	4603      	mov	r3, r0
 800521c:	461a      	mov	r2, r3
 800521e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005222:	4313      	orrs	r3, r2
 8005224:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff fd29 	bl	8004c80 <VL53L0X_device_read_strobe>
 800522e:	4603      	mov	r3, r0
 8005230:	461a      	mov	r2, r3
 8005232:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005236:	4313      	orrs	r3, r2
 8005238:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800523c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005240:	461a      	mov	r2, r3
 8005242:	2190      	movs	r1, #144	; 0x90
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f002 f8a9 	bl	800739c <VL53L0X_RdDWord>
 800524a:	4603      	mov	r3, r0
 800524c:	461a      	mov	r2, r3
 800524e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005252:	4313      	orrs	r3, r2
 8005254:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8005258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525a:	0f9b      	lsrs	r3, r3, #30
 800525c:	b2db      	uxtb	r3, r3
 800525e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005262:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8005264:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005268:	4413      	add	r3, r2
 800526a:	b2db      	uxtb	r3, r3
 800526c:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800526e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005270:	0ddb      	lsrs	r3, r3, #23
 8005272:	b2db      	uxtb	r3, r3
 8005274:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005278:	b2db      	uxtb	r3, r3
 800527a:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800527c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527e:	0c1b      	lsrs	r3, r3, #16
 8005280:	b2db      	uxtb	r3, r3
 8005282:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005286:	b2db      	uxtb	r3, r3
 8005288:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800528a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528c:	0a5b      	lsrs	r3, r3, #9
 800528e:	b2db      	uxtb	r3, r3
 8005290:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005294:	b2db      	uxtb	r3, r3
 8005296:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800529a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529c:	089b      	lsrs	r3, r3, #2
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 80052aa:	2300      	movs	r3, #0
 80052ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 80052b0:	78fb      	ldrb	r3, [r7, #3]
 80052b2:	f003 0304 	and.w	r3, r3, #4
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 80f1 	beq.w	800549e <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80052bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80052c0:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f040 80ea 	bne.w	800549e <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80052ca:	227b      	movs	r2, #123	; 0x7b
 80052cc:	2194      	movs	r1, #148	; 0x94
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f001 ff80 	bl	80071d4 <VL53L0X_WrByte>
 80052d4:	4603      	mov	r3, r0
 80052d6:	461a      	mov	r2, r3
 80052d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80052dc:	4313      	orrs	r3, r2
 80052de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7ff fccc 	bl	8004c80 <VL53L0X_device_read_strobe>
 80052e8:	4603      	mov	r3, r0
 80052ea:	461a      	mov	r2, r3
 80052ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80052f0:	4313      	orrs	r3, r2
 80052f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80052f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80052fa:	461a      	mov	r2, r3
 80052fc:	2190      	movs	r1, #144	; 0x90
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f002 f84c 	bl	800739c <VL53L0X_RdDWord>
 8005304:	4603      	mov	r3, r0
 8005306:	461a      	mov	r2, r3
 8005308:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800530c:	4313      	orrs	r3, r2
 800530e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8005312:	227c      	movs	r2, #124	; 0x7c
 8005314:	2194      	movs	r1, #148	; 0x94
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f001 ff5c 	bl	80071d4 <VL53L0X_WrByte>
 800531c:	4603      	mov	r3, r0
 800531e:	461a      	mov	r2, r3
 8005320:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005324:	4313      	orrs	r3, r2
 8005326:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f7ff fca8 	bl	8004c80 <VL53L0X_device_read_strobe>
 8005330:	4603      	mov	r3, r0
 8005332:	461a      	mov	r2, r3
 8005334:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005338:	4313      	orrs	r3, r2
 800533a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800533e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005342:	461a      	mov	r2, r3
 8005344:	2190      	movs	r1, #144	; 0x90
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f002 f828 	bl	800739c <VL53L0X_RdDWord>
 800534c:	4603      	mov	r3, r0
 800534e:	461a      	mov	r2, r3
 8005350:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005354:	4313      	orrs	r3, r2
 8005356:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800535a:	2273      	movs	r2, #115	; 0x73
 800535c:	2194      	movs	r1, #148	; 0x94
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f001 ff38 	bl	80071d4 <VL53L0X_WrByte>
 8005364:	4603      	mov	r3, r0
 8005366:	461a      	mov	r2, r3
 8005368:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800536c:	4313      	orrs	r3, r2
 800536e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7ff fc84 	bl	8004c80 <VL53L0X_device_read_strobe>
 8005378:	4603      	mov	r3, r0
 800537a:	461a      	mov	r2, r3
 800537c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005380:	4313      	orrs	r3, r2
 8005382:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005386:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800538a:	461a      	mov	r2, r3
 800538c:	2190      	movs	r1, #144	; 0x90
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f002 f804 	bl	800739c <VL53L0X_RdDWord>
 8005394:	4603      	mov	r3, r0
 8005396:	461a      	mov	r2, r3
 8005398:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800539c:	4313      	orrs	r3, r2
 800539e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80053aa:	2274      	movs	r2, #116	; 0x74
 80053ac:	2194      	movs	r1, #148	; 0x94
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f001 ff10 	bl	80071d4 <VL53L0X_WrByte>
 80053b4:	4603      	mov	r3, r0
 80053b6:	461a      	mov	r2, r3
 80053b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053bc:	4313      	orrs	r3, r2
 80053be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff fc5c 	bl	8004c80 <VL53L0X_device_read_strobe>
 80053c8:	4603      	mov	r3, r0
 80053ca:	461a      	mov	r2, r3
 80053cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80053d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80053da:	461a      	mov	r2, r3
 80053dc:	2190      	movs	r1, #144	; 0x90
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f001 ffdc 	bl	800739c <VL53L0X_RdDWord>
 80053e4:	4603      	mov	r3, r0
 80053e6:	461a      	mov	r2, r3
 80053e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80053f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f4:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80053f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80053f8:	4313      	orrs	r3, r2
 80053fa:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80053fc:	2275      	movs	r2, #117	; 0x75
 80053fe:	2194      	movs	r1, #148	; 0x94
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f001 fee7 	bl	80071d4 <VL53L0X_WrByte>
 8005406:	4603      	mov	r3, r0
 8005408:	461a      	mov	r2, r3
 800540a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800540e:	4313      	orrs	r3, r2
 8005410:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7ff fc33 	bl	8004c80 <VL53L0X_device_read_strobe>
 800541a:	4603      	mov	r3, r0
 800541c:	461a      	mov	r2, r3
 800541e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005422:	4313      	orrs	r3, r2
 8005424:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005428:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800542c:	461a      	mov	r2, r3
 800542e:	2190      	movs	r1, #144	; 0x90
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f001 ffb3 	bl	800739c <VL53L0X_RdDWord>
 8005436:	4603      	mov	r3, r0
 8005438:	461a      	mov	r2, r3
 800543a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800543e:	4313      	orrs	r3, r2
 8005440:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8005444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005446:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8005448:	b29b      	uxth	r3, r3
 800544a:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800544c:	2276      	movs	r2, #118	; 0x76
 800544e:	2194      	movs	r1, #148	; 0x94
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f001 febf 	bl	80071d4 <VL53L0X_WrByte>
 8005456:	4603      	mov	r3, r0
 8005458:	461a      	mov	r2, r3
 800545a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800545e:	4313      	orrs	r3, r2
 8005460:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7ff fc0b 	bl	8004c80 <VL53L0X_device_read_strobe>
 800546a:	4603      	mov	r3, r0
 800546c:	461a      	mov	r2, r3
 800546e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005472:	4313      	orrs	r3, r2
 8005474:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005478:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800547c:	461a      	mov	r2, r3
 800547e:	2190      	movs	r1, #144	; 0x90
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f001 ff8b 	bl	800739c <VL53L0X_RdDWord>
 8005486:	4603      	mov	r3, r0
 8005488:	461a      	mov	r2, r3
 800548a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800548e:	4313      	orrs	r3, r2
 8005490:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8005494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005496:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8005498:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800549a:	4313      	orrs	r3, r2
 800549c:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800549e:	2200      	movs	r2, #0
 80054a0:	2181      	movs	r1, #129	; 0x81
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f001 fe96 	bl	80071d4 <VL53L0X_WrByte>
 80054a8:	4603      	mov	r3, r0
 80054aa:	461a      	mov	r2, r3
 80054ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80054b0:	4313      	orrs	r3, r2
 80054b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80054b6:	2206      	movs	r2, #6
 80054b8:	21ff      	movs	r1, #255	; 0xff
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f001 fe8a 	bl	80071d4 <VL53L0X_WrByte>
 80054c0:	4603      	mov	r3, r0
 80054c2:	461a      	mov	r2, r3
 80054c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80054c8:	4313      	orrs	r3, r2
 80054ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80054ce:	f107 0337 	add.w	r3, r7, #55	; 0x37
 80054d2:	461a      	mov	r2, r3
 80054d4:	2183      	movs	r1, #131	; 0x83
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f001 fefe 	bl	80072d8 <VL53L0X_RdByte>
 80054dc:	4603      	mov	r3, r0
 80054de:	461a      	mov	r2, r3
 80054e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80054ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80054ee:	f023 0304 	bic.w	r3, r3, #4
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	461a      	mov	r2, r3
 80054f6:	2183      	movs	r1, #131	; 0x83
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f001 fe6b 	bl	80071d4 <VL53L0X_WrByte>
 80054fe:	4603      	mov	r3, r0
 8005500:	461a      	mov	r2, r3
 8005502:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005506:	4313      	orrs	r3, r2
 8005508:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800550c:	2201      	movs	r2, #1
 800550e:	21ff      	movs	r1, #255	; 0xff
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f001 fe5f 	bl	80071d4 <VL53L0X_WrByte>
 8005516:	4603      	mov	r3, r0
 8005518:	461a      	mov	r2, r3
 800551a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800551e:	4313      	orrs	r3, r2
 8005520:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005524:	2201      	movs	r2, #1
 8005526:	2100      	movs	r1, #0
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f001 fe53 	bl	80071d4 <VL53L0X_WrByte>
 800552e:	4603      	mov	r3, r0
 8005530:	461a      	mov	r2, r3
 8005532:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005536:	4313      	orrs	r3, r2
 8005538:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800553c:	2200      	movs	r2, #0
 800553e:	21ff      	movs	r1, #255	; 0xff
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f001 fe47 	bl	80071d4 <VL53L0X_WrByte>
 8005546:	4603      	mov	r3, r0
 8005548:	461a      	mov	r2, r3
 800554a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800554e:	4313      	orrs	r3, r2
 8005550:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005554:	2200      	movs	r2, #0
 8005556:	2180      	movs	r1, #128	; 0x80
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f001 fe3b 	bl	80071d4 <VL53L0X_WrByte>
 800555e:	4603      	mov	r3, r0
 8005560:	461a      	mov	r2, r3
 8005562:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005566:	4313      	orrs	r3, r2
 8005568:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800556c:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8005570:	2b00      	cmp	r3, #0
 8005572:	f040 8090 	bne.w	8005696 <VL53L0X_get_info_from_device+0x990>
 8005576:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800557a:	2b07      	cmp	r3, #7
 800557c:	f000 808b 	beq.w	8005696 <VL53L0X_get_info_from_device+0x990>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8005580:	78fb      	ldrb	r3, [r7, #3]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d024      	beq.n	80055d4 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800558a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800558e:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8005592:	2b00      	cmp	r3, #0
 8005594:	d11e      	bne.n	80055d4 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800559c:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80055a6:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80055aa:	2300      	movs	r3, #0
 80055ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055ae:	e00e      	b.n	80055ce <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 80055b0:	f107 0208 	add.w	r2, r7, #8
 80055b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055b6:	4413      	add	r3, r2
 80055b8:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055be:	4413      	add	r3, r2
 80055c0:	f503 73ab 	add.w	r3, r3, #342	; 0x156
 80055c4:	460a      	mov	r2, r1
 80055c6:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80055c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055ca:	3301      	adds	r3, #1
 80055cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055d0:	2b05      	cmp	r3, #5
 80055d2:	dded      	ble.n	80055b0 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 80055d4:	78fb      	ldrb	r3, [r7, #3]
 80055d6:	f003 0302 	and.w	r3, r3, #2
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d019      	beq.n	8005612 <VL53L0X_get_info_from_device+0x90c>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80055de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80055e2:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d113      	bne.n	8005612 <VL53L0X_get_info_from_device+0x90c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80055ea:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80055f4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f203 131f 	addw	r3, r3, #287	; 0x11f
 8005604:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8005606:	f107 0310 	add.w	r3, r7, #16
 800560a:	4619      	mov	r1, r3
 800560c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800560e:	f001 ff4b 	bl	80074a8 <strcpy>

		}

		if (((option & 4) == 4) &&
 8005612:	78fb      	ldrb	r3, [r7, #3]
 8005614:	f003 0304 	and.w	r3, r3, #4
 8005618:	2b00      	cmp	r3, #0
 800561a:	d030      	beq.n	800567e <VL53L0X_get_info_from_device+0x978>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800561c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005620:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8005624:	2b00      	cmp	r3, #0
 8005626:	d12a      	bne.n	800567e <VL53L0X_get_info_from_device+0x978>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005628:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8005638:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800563a:	025b      	lsls	r3, r3, #9
 800563c:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005642:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8005646:	2300      	movs	r3, #0
 8005648:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800564c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800564e:	2b00      	cmp	r3, #0
 8005650:	d011      	beq.n	8005676 <VL53L0X_get_info_from_device+0x970>
				OffsetFixed1104_mm =
 8005652:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	64bb      	str	r3, [r7, #72]	; 0x48
					DistMeasFixed1104_400_mm -
					DistMeasTgtFixed1104_mm;
				OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800565a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800565c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005660:	fb02 f303 	mul.w	r3, r2, r3
 8005664:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters = (OffsetFixed1104_mm
 8005666:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
				OffsetMicroMeters *= -1;
 800566a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800566e:	425b      	negs	r3, r3
 8005670:	b29b      	uxth	r3, r3
 8005672:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8005676:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	605a      	str	r2, [r3, #4]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800567e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8005682:	78fb      	ldrb	r3, [r7, #3]
 8005684:	4313      	orrs	r3, r2
 8005686:	b2db      	uxtb	r3, r3
 8005688:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800568c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005696:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800569a:	4618      	mov	r0, r3
 800569c:	3760      	adds	r7, #96	; 0x60
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
				      uint8_t vcsel_period_pclks)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b087      	sub	sp, #28
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	460b      	mov	r3, r1
 80056ac:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	 *  therefore set fixed value
	 */
	PLL_period_ps = 1655;
 80056ae:	f240 6277 	movw	r2, #1655	; 0x677
 80056b2:	f04f 0300 	mov.w	r3, #0
 80056b6:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 80056ba:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80056be:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 80056c0:	78fb      	ldrb	r3, [r7, #3]
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 80056d0:	68bb      	ldr	r3, [r7, #8]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	371c      	adds	r7, #28
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bc80      	pop	{r7}
 80056da:	4770      	bx	lr

080056dc <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 80056dc:	b480      	push	{r7}
 80056de:	b087      	sub	sp, #28
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 80056e4:	2300      	movs	r3, #0
 80056e6:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 80056e8:	2300      	movs	r3, #0
 80056ea:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 80056ec:	2300      	movs	r3, #0
 80056ee:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d017      	beq.n	8005726 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3b01      	subs	r3, #1
 80056fa:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 80056fc:	e005      	b.n	800570a <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	085b      	lsrs	r3, r3, #1
 8005702:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8005704:	89fb      	ldrh	r3, [r7, #14]
 8005706:	3301      	adds	r3, #1
 8005708:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1f4      	bne.n	80056fe <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8005714:	89fb      	ldrh	r3, [r7, #14]
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	b29b      	uxth	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8005722:	4413      	add	r3, r2
 8005724:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8005726:	8afb      	ldrh	r3, [r7, #22]

}
 8005728:	4618      	mov	r0, r3
 800572a:	371c      	adds	r7, #28
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr

08005732 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8005732:	b480      	push	{r7}
 8005734:	b085      	sub	sp, #20
 8005736:	af00      	add	r7, sp, #0
 8005738:	4603      	mov	r3, r0
 800573a:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800573c:	2300      	movs	r3, #0
 800573e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8005740:	88fb      	ldrh	r3, [r7, #6]
 8005742:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8005744:	88fa      	ldrh	r2, [r7, #6]
 8005746:	0a12      	lsrs	r2, r2, #8
 8005748:	b292      	uxth	r2, r2
 800574a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800574c:	3301      	adds	r3, #1
 800574e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8005750:	68fb      	ldr	r3, [r7, #12]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr

0800575c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b088      	sub	sp, #32
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	4613      	mov	r3, r2
 8005768:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800576a:	2300      	movs	r3, #0
 800576c:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800576e:	79fb      	ldrb	r3, [r7, #7]
 8005770:	4619      	mov	r1, r3
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f7ff ff95 	bl	80056a2 <VL53L0X_calc_macro_period_ps>
 8005778:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005780:	4a0a      	ldr	r2, [pc, #40]	; (80057ac <VL53L0X_calc_timeout_mclks+0x50>)
 8005782:	fba2 2303 	umull	r2, r3, r2, r3
 8005786:	099b      	lsrs	r3, r3, #6
 8005788:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005790:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	085b      	lsrs	r3, r3, #1
 8005798:	441a      	add	r2, r3
	timeout_period_mclks =
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a0:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 80057a2:	69fb      	ldr	r3, [r7, #28]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3720      	adds	r7, #32
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	10624dd3 	.word	0x10624dd3

080057b0 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	807b      	strh	r3, [r7, #2]
 80057bc:	4613      	mov	r3, r2
 80057be:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 80057c0:	2300      	movs	r3, #0
 80057c2:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80057c4:	787b      	ldrb	r3, [r7, #1]
 80057c6:	4619      	mov	r1, r3
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f7ff ff6a 	bl	80056a2 <VL53L0X_calc_macro_period_ps>
 80057ce:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80057d6:	4a0a      	ldr	r2, [pc, #40]	; (8005800 <VL53L0X_calc_timeout_us+0x50>)
 80057d8:	fba2 2303 	umull	r2, r3, r2, r3
 80057dc:	099b      	lsrs	r3, r3, #6
 80057de:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 80057e0:	887b      	ldrh	r3, [r7, #2]
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	fb02 f303 	mul.w	r3, r2, r3
 80057e8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 80057ec:	4a04      	ldr	r2, [pc, #16]	; (8005800 <VL53L0X_calc_timeout_us+0x50>)
 80057ee:	fba2 2303 	umull	r2, r3, r2, r3
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 80057f6:	697b      	ldr	r3, [r7, #20]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3718      	adds	r7, #24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	10624dd3 	.word	0x10624dd3

08005804 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08c      	sub	sp, #48	; 0x30
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	460b      	mov	r3, r1
 800580e:	607a      	str	r2, [r7, #4]
 8005810:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005812:	2300      	movs	r3, #0
 8005814:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8005818:	2300      	movs	r3, #0
 800581a:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800581e:	2300      	movs	r3, #0
 8005820:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8005822:	2300      	movs	r3, #0
 8005824:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8005826:	2300      	movs	r3, #0
 8005828:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800582a:	7afb      	ldrb	r3, [r7, #11]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d005      	beq.n	800583c <get_sequence_step_timeout+0x38>
 8005830:	7afb      	ldrb	r3, [r7, #11]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d002      	beq.n	800583c <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8005836:	7afb      	ldrb	r3, [r7, #11]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d128      	bne.n	800588e <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800583c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005840:	461a      	mov	r2, r3
 8005842:	2100      	movs	r1, #0
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f7fd f9fa 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 800584a:	4603      	mov	r3, r0
 800584c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8005850:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005854:	2b00      	cmp	r3, #0
 8005856:	d109      	bne.n	800586c <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8005858:	f107 0320 	add.w	r3, r7, #32
 800585c:	461a      	mov	r2, r3
 800585e:	2146      	movs	r1, #70	; 0x46
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f001 fd39 	bl	80072d8 <VL53L0X_RdByte>
 8005866:	4603      	mov	r3, r0
 8005868:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800586c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005870:	b29b      	uxth	r3, r3
 8005872:	4618      	mov	r0, r3
 8005874:	f7ff ff5d 	bl	8005732 <VL53L0X_decode_timeout>
 8005878:	4603      	mov	r3, r0
 800587a:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800587c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8005880:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005882:	4619      	mov	r1, r3
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	f7ff ff93 	bl	80057b0 <VL53L0X_calc_timeout_us>
 800588a:	62b8      	str	r0, [r7, #40]	; 0x28
 800588c:	e092      	b.n	80059b4 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800588e:	7afb      	ldrb	r3, [r7, #11]
 8005890:	2b03      	cmp	r3, #3
 8005892:	d135      	bne.n	8005900 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005894:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005898:	461a      	mov	r2, r3
 800589a:	2100      	movs	r1, #0
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	f7fd f9ce 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 80058a2:	4603      	mov	r3, r0
 80058a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80058a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	f040 8081 	bne.w	80059b4 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80058b2:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80058b6:	461a      	mov	r2, r3
 80058b8:	2100      	movs	r1, #0
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f7fd f9bf 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 80058c0:	4603      	mov	r3, r0
 80058c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 80058c6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d109      	bne.n	80058e2 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 80058ce:	f107 031e 	add.w	r3, r7, #30
 80058d2:	461a      	mov	r2, r3
 80058d4:	2151      	movs	r1, #81	; 0x51
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f001 fd28 	bl	800732c <VL53L0X_RdWord>
 80058dc:	4603      	mov	r3, r0
 80058de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80058e2:	8bfb      	ldrh	r3, [r7, #30]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7ff ff24 	bl	8005732 <VL53L0X_decode_timeout>
 80058ea:	4603      	mov	r3, r0
 80058ec:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80058ee:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80058f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80058f4:	4619      	mov	r1, r3
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f7ff ff5a 	bl	80057b0 <VL53L0X_calc_timeout_us>
 80058fc:	62b8      	str	r0, [r7, #40]	; 0x28
 80058fe:	e059      	b.n	80059b4 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8005900:	7afb      	ldrb	r3, [r7, #11]
 8005902:	2b04      	cmp	r3, #4
 8005904:	d156      	bne.n	80059b4 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8005906:	f107 0314 	add.w	r3, r7, #20
 800590a:	4619      	mov	r1, r3
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f7fd faa1 	bl	8002e54 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8005912:	2300      	movs	r3, #0
 8005914:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8005916:	7dfb      	ldrb	r3, [r7, #23]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d01d      	beq.n	8005958 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800591c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005920:	461a      	mov	r2, r3
 8005922:	2100      	movs	r1, #0
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f7fd f98a 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 800592a:	4603      	mov	r3, r0
 800592c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS)
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8005930:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10f      	bne.n	8005958 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8005938:	f107 031e 	add.w	r3, r7, #30
 800593c:	461a      	mov	r2, r3
 800593e:	2151      	movs	r1, #81	; 0x51
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f001 fcf3 	bl	800732c <VL53L0X_RdWord>
 8005946:	4603      	mov	r3, r0
 8005948:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800594c:	8bfb      	ldrh	r3, [r7, #30]
 800594e:	4618      	mov	r0, r3
 8005950:	f7ff feef 	bl	8005732 <VL53L0X_decode_timeout>
 8005954:	4603      	mov	r3, r0
 8005956:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8005958:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800595c:	2b00      	cmp	r3, #0
 800595e:	d109      	bne.n	8005974 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005960:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005964:	461a      	mov	r2, r3
 8005966:	2101      	movs	r1, #1
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f7fd f968 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 800596e:	4603      	mov	r3, r0
 8005970:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8005974:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10f      	bne.n	800599c <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800597c:	f107 031c 	add.w	r3, r7, #28
 8005980:	461a      	mov	r2, r3
 8005982:	2171      	movs	r1, #113	; 0x71
 8005984:	68f8      	ldr	r0, [r7, #12]
 8005986:	f001 fcd1 	bl	800732c <VL53L0X_RdWord>
 800598a:	4603      	mov	r3, r0
 800598c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			    VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
			    &FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005990:	8bbb      	ldrh	r3, [r7, #28]
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fecd 	bl	8005732 <VL53L0X_decode_timeout>
 8005998:	4603      	mov	r3, r0
 800599a:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800599c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800599e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80059a4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80059a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80059aa:	4619      	mov	r1, r3
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f7ff feff 	bl	80057b0 <VL53L0X_calc_timeout_us>
 80059b2:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059b8:	601a      	str	r2, [r3, #0]

	return Status;
 80059ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3730      	adds	r7, #48	; 0x30
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b08a      	sub	sp, #40	; 0x28
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	60f8      	str	r0, [r7, #12]
 80059ce:	460b      	mov	r3, r1
 80059d0:	607a      	str	r2, [r7, #4]
 80059d2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80059d4:	2300      	movs	r3, #0
 80059d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80059da:	7afb      	ldrb	r3, [r7, #11]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <set_sequence_step_timeout+0x26>
 80059e0:	7afb      	ldrb	r3, [r7, #11]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d002      	beq.n	80059ec <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80059e6:	7afb      	ldrb	r3, [r7, #11]
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d138      	bne.n	8005a5e <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80059ec:	f107 031b 	add.w	r3, r7, #27
 80059f0:	461a      	mov	r2, r3
 80059f2:	2100      	movs	r1, #0
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f7fd f922 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 80059fa:	4603      	mov	r3, r0
 80059fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8005a00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d11a      	bne.n	8005a3e <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8005a08:	7efb      	ldrb	r3, [r7, #27]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	6879      	ldr	r1, [r7, #4]
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7ff fea4 	bl	800575c <VL53L0X_calc_timeout_mclks>
 8005a14:	4603      	mov	r3, r0
 8005a16:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8005a18:	8bbb      	ldrh	r3, [r7, #28]
 8005a1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a1e:	d903      	bls.n	8005a28 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8005a20:	23ff      	movs	r3, #255	; 0xff
 8005a22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005a26:	e004      	b.n	8005a32 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8005a28:	8bbb      	ldrh	r3, [r7, #28]
 8005a2a:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005a32:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8005a3e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f040 80ab 	bne.w	8005b9e <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8005a48:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	2146      	movs	r1, #70	; 0x46
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f001 fbbf 	bl	80071d4 <VL53L0X_WrByte>
 8005a56:	4603      	mov	r3, r0
 8005a58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8005a5c:	e09f      	b.n	8005b9e <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8005a5e:	7afb      	ldrb	r3, [r7, #11]
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d135      	bne.n	8005ad0 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8005a64:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d11b      	bne.n	8005aa4 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005a6c:	f107 031b 	add.w	r3, r7, #27
 8005a70:	461a      	mov	r2, r3
 8005a72:	2100      	movs	r1, #0
 8005a74:	68f8      	ldr	r0, [r7, #12]
 8005a76:	f7fd f8e2 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8005a80:	7efb      	ldrb	r3, [r7, #27]
 8005a82:	461a      	mov	r2, r3
 8005a84:	6879      	ldr	r1, [r7, #4]
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f7ff fe68 	bl	800575c <VL53L0X_calc_timeout_mclks>
 8005a8c:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8005a8e:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8005a90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7ff fe22 	bl	80056dc <VL53L0X_encode_timeout>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005a9c:	8b3a      	ldrh	r2, [r7, #24]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8005aa4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d108      	bne.n	8005abe <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8005aac:	8b3b      	ldrh	r3, [r7, #24]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	2151      	movs	r1, #81	; 0x51
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f001 fbb2 	bl	800721c <VL53L0X_WrWord>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8005abe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d16b      	bne.n	8005b9e <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8005ace:	e066      	b.n	8005b9e <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8005ad0:	7afb      	ldrb	r3, [r7, #11]
 8005ad2:	2b04      	cmp	r3, #4
 8005ad4:	d160      	bne.n	8005b98 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8005ad6:	f107 0310 	add.w	r3, r7, #16
 8005ada:	4619      	mov	r1, r3
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f7fd f9b9 	bl	8002e54 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8005ae6:	7cfb      	ldrb	r3, [r7, #19]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01d      	beq.n	8005b28 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005aec:	f107 031b 	add.w	r3, r7, #27
 8005af0:	461a      	mov	r2, r3
 8005af2:	2100      	movs	r1, #0
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f7fd f8a2 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 8005afa:	4603      	mov	r3, r0
 8005afc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 8005b00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d10f      	bne.n	8005b28 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8005b08:	f107 0318 	add.w	r3, r7, #24
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	2151      	movs	r1, #81	; 0x51
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f001 fc0b 	bl	800732c <VL53L0X_RdWord>
 8005b16:	4603      	mov	r3, r0
 8005b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8005b1c:	8b3b      	ldrh	r3, [r7, #24]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7ff fe07 	bl	8005732 <VL53L0X_decode_timeout>
 8005b24:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8005b26:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8005b28:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d109      	bne.n	8005b44 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005b30:	f107 031b 	add.w	r3, r7, #27
 8005b34:	461a      	mov	r2, r3
 8005b36:	2101      	movs	r1, #1
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f7fd f880 	bl	8002c3e <VL53L0X_GetVcselPulsePeriod>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8005b44:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d128      	bne.n	8005b9e <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8005b4c:	7efb      	ldrb	r3, [r7, #27]
 8005b4e:	461a      	mov	r2, r3
 8005b50:	6879      	ldr	r1, [r7, #4]
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f7ff fe02 	bl	800575c <VL53L0X_calc_timeout_mclks>
 8005b58:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8005b5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005b5c:	6a3a      	ldr	r2, [r7, #32]
 8005b5e:	4413      	add	r3, r2
 8005b60:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8005b62:	6a38      	ldr	r0, [r7, #32]
 8005b64:	f7ff fdba 	bl	80056dc <VL53L0X_encode_timeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8005b6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d108      	bne.n	8005b86 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8005b74:	8bfb      	ldrh	r3, [r7, #30]
 8005b76:	461a      	mov	r2, r3
 8005b78:	2171      	movs	r1, #113	; 0x71
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f001 fb4e 	bl	800721c <VL53L0X_WrWord>
 8005b80:	4603      	mov	r3, r0
 8005b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8005b86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d107      	bne.n	8005b9e <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8005b96:	e002      	b.n	8005b9e <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005b98:	23fc      	movs	r3, #252	; 0xfc
 8005b9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8005b9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3728      	adds	r7, #40	; 0x28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b08a      	sub	sp, #40	; 0x28
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	70fb      	strb	r3, [r7, #3]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8005bc0:	230c      	movs	r3, #12
 8005bc2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8005bc6:	2312      	movs	r3, #18
 8005bc8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8005bcc:	2308      	movs	r3, #8
 8005bce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8005bd2:	230e      	movs	r3, #14
 8005bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8005bdc:	78bb      	ldrb	r3, [r7, #2]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005be8:	23fc      	movs	r3, #252	; 0xfc
 8005bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005bee:	e020      	b.n	8005c32 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8005bf0:	78fb      	ldrb	r3, [r7, #3]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d10d      	bne.n	8005c12 <VL53L0X_set_vcsel_pulse_period+0x68>
 8005bf6:	78ba      	ldrb	r2, [r7, #2]
 8005bf8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d304      	bcc.n	8005c0a <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8005c00:	78ba      	ldrb	r2, [r7, #2]
 8005c02:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d903      	bls.n	8005c12 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005c0a:	23fc      	movs	r3, #252	; 0xfc
 8005c0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c10:	e00f      	b.n	8005c32 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8005c12:	78fb      	ldrb	r3, [r7, #3]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d10c      	bne.n	8005c32 <VL53L0X_set_vcsel_pulse_period+0x88>
 8005c18:	78ba      	ldrb	r2, [r7, #2]
 8005c1a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d304      	bcc.n	8005c2c <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8005c22:	78ba      	ldrb	r2, [r7, #2]
 8005c24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d902      	bls.n	8005c32 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005c2c:	23fc      	movs	r3, #252	; 0xfc
 8005c2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8005c32:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d002      	beq.n	8005c40 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8005c3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005c3e:	e239      	b.n	80060b4 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8005c40:	78fb      	ldrb	r3, [r7, #3]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d150      	bne.n	8005ce8 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8005c46:	78bb      	ldrb	r3, [r7, #2]
 8005c48:	2b0c      	cmp	r3, #12
 8005c4a:	d110      	bne.n	8005c6e <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8005c4c:	2218      	movs	r2, #24
 8005c4e:	2157      	movs	r1, #87	; 0x57
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f001 fabf 	bl	80071d4 <VL53L0X_WrByte>
 8005c56:	4603      	mov	r3, r0
 8005c58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8005c5c:	2208      	movs	r2, #8
 8005c5e:	2156      	movs	r1, #86	; 0x56
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f001 fab7 	bl	80071d4 <VL53L0X_WrByte>
 8005c66:	4603      	mov	r3, r0
 8005c68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c6c:	e17f      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8005c6e:	78bb      	ldrb	r3, [r7, #2]
 8005c70:	2b0e      	cmp	r3, #14
 8005c72:	d110      	bne.n	8005c96 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8005c74:	2230      	movs	r2, #48	; 0x30
 8005c76:	2157      	movs	r1, #87	; 0x57
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f001 faab 	bl	80071d4 <VL53L0X_WrByte>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8005c84:	2208      	movs	r2, #8
 8005c86:	2156      	movs	r1, #86	; 0x56
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f001 faa3 	bl	80071d4 <VL53L0X_WrByte>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c94:	e16b      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8005c96:	78bb      	ldrb	r3, [r7, #2]
 8005c98:	2b10      	cmp	r3, #16
 8005c9a:	d110      	bne.n	8005cbe <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8005c9c:	2240      	movs	r2, #64	; 0x40
 8005c9e:	2157      	movs	r1, #87	; 0x57
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f001 fa97 	bl	80071d4 <VL53L0X_WrByte>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8005cac:	2208      	movs	r2, #8
 8005cae:	2156      	movs	r1, #86	; 0x56
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f001 fa8f 	bl	80071d4 <VL53L0X_WrByte>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005cbc:	e157      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8005cbe:	78bb      	ldrb	r3, [r7, #2]
 8005cc0:	2b12      	cmp	r3, #18
 8005cc2:	f040 8154 	bne.w	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8005cc6:	2250      	movs	r2, #80	; 0x50
 8005cc8:	2157      	movs	r1, #87	; 0x57
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f001 fa82 	bl	80071d4 <VL53L0X_WrByte>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8005cd6:	2208      	movs	r2, #8
 8005cd8:	2156      	movs	r1, #86	; 0x56
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f001 fa7a 	bl	80071d4 <VL53L0X_WrByte>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005ce6:	e142      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8005ce8:	78fb      	ldrb	r3, [r7, #3]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	f040 813f 	bne.w	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8005cf0:	78bb      	ldrb	r3, [r7, #2]
 8005cf2:	2b08      	cmp	r3, #8
 8005cf4:	d14c      	bne.n	8005d90 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8005cf6:	2210      	movs	r2, #16
 8005cf8:	2148      	movs	r1, #72	; 0x48
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f001 fa6a 	bl	80071d4 <VL53L0X_WrByte>
 8005d00:	4603      	mov	r3, r0
 8005d02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8005d06:	2208      	movs	r2, #8
 8005d08:	2147      	movs	r1, #71	; 0x47
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f001 fa62 	bl	80071d4 <VL53L0X_WrByte>
 8005d10:	4603      	mov	r3, r0
 8005d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005d16:	2202      	movs	r2, #2
 8005d18:	2132      	movs	r1, #50	; 0x32
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f001 fa5a 	bl	80071d4 <VL53L0X_WrByte>
 8005d20:	4603      	mov	r3, r0
 8005d22:	461a      	mov	r2, r3
 8005d24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8005d2e:	220c      	movs	r2, #12
 8005d30:	2130      	movs	r1, #48	; 0x30
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f001 fa4e 	bl	80071d4 <VL53L0X_WrByte>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d40:	4313      	orrs	r3, r2
 8005d42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005d46:	2201      	movs	r2, #1
 8005d48:	21ff      	movs	r1, #255	; 0xff
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f001 fa42 	bl	80071d4 <VL53L0X_WrByte>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461a      	mov	r2, r3
 8005d54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005d5e:	2230      	movs	r2, #48	; 0x30
 8005d60:	2130      	movs	r1, #48	; 0x30
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f001 fa36 	bl	80071d4 <VL53L0X_WrByte>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d70:	4313      	orrs	r3, r2
 8005d72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005d76:	2200      	movs	r2, #0
 8005d78:	21ff      	movs	r1, #255	; 0xff
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f001 fa2a 	bl	80071d4 <VL53L0X_WrByte>
 8005d80:	4603      	mov	r3, r0
 8005d82:	461a      	mov	r2, r3
 8005d84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005d8e:	e0ee      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8005d90:	78bb      	ldrb	r3, [r7, #2]
 8005d92:	2b0a      	cmp	r3, #10
 8005d94:	d14c      	bne.n	8005e30 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8005d96:	2228      	movs	r2, #40	; 0x28
 8005d98:	2148      	movs	r1, #72	; 0x48
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f001 fa1a 	bl	80071d4 <VL53L0X_WrByte>
 8005da0:	4603      	mov	r3, r0
 8005da2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8005da6:	2208      	movs	r2, #8
 8005da8:	2147      	movs	r1, #71	; 0x47
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f001 fa12 	bl	80071d4 <VL53L0X_WrByte>
 8005db0:	4603      	mov	r3, r0
 8005db2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005db6:	2203      	movs	r2, #3
 8005db8:	2132      	movs	r1, #50	; 0x32
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f001 fa0a 	bl	80071d4 <VL53L0X_WrByte>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8005dce:	2209      	movs	r2, #9
 8005dd0:	2130      	movs	r1, #48	; 0x30
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f001 f9fe 	bl	80071d4 <VL53L0X_WrByte>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	461a      	mov	r2, r3
 8005ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005de0:	4313      	orrs	r3, r2
 8005de2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005de6:	2201      	movs	r2, #1
 8005de8:	21ff      	movs	r1, #255	; 0xff
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f001 f9f2 	bl	80071d4 <VL53L0X_WrByte>
 8005df0:	4603      	mov	r3, r0
 8005df2:	461a      	mov	r2, r3
 8005df4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005dfe:	2220      	movs	r2, #32
 8005e00:	2130      	movs	r1, #48	; 0x30
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f001 f9e6 	bl	80071d4 <VL53L0X_WrByte>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e10:	4313      	orrs	r3, r2
 8005e12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005e16:	2200      	movs	r2, #0
 8005e18:	21ff      	movs	r1, #255	; 0xff
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f001 f9da 	bl	80071d4 <VL53L0X_WrByte>
 8005e20:	4603      	mov	r3, r0
 8005e22:	461a      	mov	r2, r3
 8005e24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005e2e:	e09e      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8005e30:	78bb      	ldrb	r3, [r7, #2]
 8005e32:	2b0c      	cmp	r3, #12
 8005e34:	d14c      	bne.n	8005ed0 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8005e36:	2238      	movs	r2, #56	; 0x38
 8005e38:	2148      	movs	r1, #72	; 0x48
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f001 f9ca 	bl	80071d4 <VL53L0X_WrByte>
 8005e40:	4603      	mov	r3, r0
 8005e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8005e46:	2208      	movs	r2, #8
 8005e48:	2147      	movs	r1, #71	; 0x47
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f001 f9c2 	bl	80071d4 <VL53L0X_WrByte>
 8005e50:	4603      	mov	r3, r0
 8005e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005e56:	2203      	movs	r2, #3
 8005e58:	2132      	movs	r1, #50	; 0x32
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f001 f9ba 	bl	80071d4 <VL53L0X_WrByte>
 8005e60:	4603      	mov	r3, r0
 8005e62:	461a      	mov	r2, r3
 8005e64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8005e6e:	2208      	movs	r2, #8
 8005e70:	2130      	movs	r1, #48	; 0x30
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f001 f9ae 	bl	80071d4 <VL53L0X_WrByte>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e80:	4313      	orrs	r3, r2
 8005e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005e86:	2201      	movs	r2, #1
 8005e88:	21ff      	movs	r1, #255	; 0xff
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f001 f9a2 	bl	80071d4 <VL53L0X_WrByte>
 8005e90:	4603      	mov	r3, r0
 8005e92:	461a      	mov	r2, r3
 8005e94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	2130      	movs	r1, #48	; 0x30
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f001 f996 	bl	80071d4 <VL53L0X_WrByte>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	21ff      	movs	r1, #255	; 0xff
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f001 f98a 	bl	80071d4 <VL53L0X_WrByte>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005ece:	e04e      	b.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8005ed0:	78bb      	ldrb	r3, [r7, #2]
 8005ed2:	2b0e      	cmp	r3, #14
 8005ed4:	d14b      	bne.n	8005f6e <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8005ed6:	2248      	movs	r2, #72	; 0x48
 8005ed8:	2148      	movs	r1, #72	; 0x48
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f001 f97a 	bl	80071d4 <VL53L0X_WrByte>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8005ee6:	2208      	movs	r2, #8
 8005ee8:	2147      	movs	r1, #71	; 0x47
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f001 f972 	bl	80071d4 <VL53L0X_WrByte>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005ef6:	2203      	movs	r2, #3
 8005ef8:	2132      	movs	r1, #50	; 0x32
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f001 f96a 	bl	80071d4 <VL53L0X_WrByte>
 8005f00:	4603      	mov	r3, r0
 8005f02:	461a      	mov	r2, r3
 8005f04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8005f0e:	2207      	movs	r2, #7
 8005f10:	2130      	movs	r1, #48	; 0x30
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f001 f95e 	bl	80071d4 <VL53L0X_WrByte>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f20:	4313      	orrs	r3, r2
 8005f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005f26:	2201      	movs	r2, #1
 8005f28:	21ff      	movs	r1, #255	; 0xff
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f001 f952 	bl	80071d4 <VL53L0X_WrByte>
 8005f30:	4603      	mov	r3, r0
 8005f32:	461a      	mov	r2, r3
 8005f34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005f3e:	2220      	movs	r2, #32
 8005f40:	2130      	movs	r1, #48	; 0x30
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f001 f946 	bl	80071d4 <VL53L0X_WrByte>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f50:	4313      	orrs	r3, r2
 8005f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005f56:	2200      	movs	r2, #0
 8005f58:	21ff      	movs	r1, #255	; 0xff
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f001 f93a 	bl	80071d4 <VL53L0X_WrByte>
 8005f60:	4603      	mov	r3, r0
 8005f62:	461a      	mov	r2, r3
 8005f64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8005f6e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d17f      	bne.n	8006076 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8005f76:	78bb      	ldrb	r3, [r7, #2]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f7fe fe3c 	bl	8004bf6 <VL53L0X_encode_vcsel_period>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8005f84:	78fb      	ldrb	r3, [r7, #3]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d045      	beq.n	800601a <VL53L0X_set_vcsel_pulse_period+0x470>
 8005f8e:	e06e      	b.n	800606e <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8005f90:	f107 0314 	add.w	r3, r7, #20
 8005f94:	461a      	mov	r2, r3
 8005f96:	2103      	movs	r1, #3
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f7ff fc33 	bl	8005804 <get_sequence_step_timeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005fa4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d109      	bne.n	8005fc0 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8005fac:	f107 0310 	add.w	r3, r7, #16
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	2102      	movs	r1, #2
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f7ff fc25 	bl	8005804 <get_sequence_step_timeout>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005fc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d109      	bne.n	8005fdc <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8005fc8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005fcc:	461a      	mov	r2, r3
 8005fce:	2150      	movs	r1, #80	; 0x50
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f001 f8ff 	bl	80071d4 <VL53L0X_WrByte>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8005fdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d108      	bne.n	8005ff6 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	2103      	movs	r1, #3
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f7ff fceb 	bl	80059c6 <set_sequence_step_timeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8005ff6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d108      	bne.n	8006010 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	461a      	mov	r2, r3
 8006002:	2102      	movs	r1, #2
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff fcde 	bl	80059c6 <set_sequence_step_timeout>
 800600a:	4603      	mov	r3, r0
 800600c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	78ba      	ldrb	r2, [r7, #2]
 8006014:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8006018:	e02e      	b.n	8006078 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800601a:	f107 0318 	add.w	r3, r7, #24
 800601e:	461a      	mov	r2, r3
 8006020:	2104      	movs	r1, #4
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff fbee 	bl	8005804 <get_sequence_step_timeout>
 8006028:	4603      	mov	r3, r0
 800602a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800602e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006032:	2b00      	cmp	r3, #0
 8006034:	d109      	bne.n	800604a <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8006036:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800603a:	461a      	mov	r2, r3
 800603c:	2170      	movs	r1, #112	; 0x70
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f001 f8c8 	bl	80071d4 <VL53L0X_WrByte>
 8006044:	4603      	mov	r3, r0
 8006046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800604a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800604e:	2b00      	cmp	r3, #0
 8006050:	d108      	bne.n	8006064 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	461a      	mov	r2, r3
 8006056:	2104      	movs	r1, #4
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff fcb4 	bl	80059c6 <set_sequence_step_timeout>
 800605e:	4603      	mov	r3, r0
 8006060:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	78ba      	ldrb	r2, [r7, #2]
 8006068:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800606c:	e004      	b.n	8006078 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800606e:	23fc      	movs	r3, #252	; 0xfc
 8006070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006074:	e000      	b.n	8006078 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8006076:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8006078:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800607c:	2b00      	cmp	r3, #0
 800607e:	d109      	bne.n	8006094 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006086:	69f9      	ldr	r1, [r7, #28]
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f7fc fd9a 	bl	8002bc2 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800608e:	4603      	mov	r3, r0
 8006090:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006094:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006098:	2b00      	cmp	r3, #0
 800609a:	d109      	bne.n	80060b0 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800609c:	f107 010f 	add.w	r1, r7, #15
 80060a0:	2301      	movs	r3, #1
 80060a2:	2200      	movs	r2, #0
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7fe fcc2 	bl	8004a2e <VL53L0X_perform_phase_calibration>
 80060aa:	4603      	mov	r3, r0
 80060ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 80060b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3728      	adds	r7, #40	; 0x28
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	460b      	mov	r3, r1
 80060c6:	607a      	str	r2, [r7, #4]
 80060c8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060ca:	2300      	movs	r3, #0
 80060cc:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80060ce:	7afb      	ldrb	r3, [r7, #11]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <VL53L0X_get_vcsel_pulse_period+0x1e>
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d00a      	beq.n	80060ee <VL53L0X_get_vcsel_pulse_period+0x32>
 80060d8:	e013      	b.n	8006102 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80060da:	f107 0316 	add.w	r3, r7, #22
 80060de:	461a      	mov	r2, r3
 80060e0:	2150      	movs	r1, #80	; 0x50
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f001 f8f8 	bl	80072d8 <VL53L0X_RdByte>
 80060e8:	4603      	mov	r3, r0
 80060ea:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80060ec:	e00b      	b.n	8006106 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80060ee:	f107 0316 	add.w	r3, r7, #22
 80060f2:	461a      	mov	r2, r3
 80060f4:	2170      	movs	r1, #112	; 0x70
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f001 f8ee 	bl	80072d8 <VL53L0X_RdByte>
 80060fc:	4603      	mov	r3, r0
 80060fe:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8006100:	e001      	b.n	8006106 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006102:	23fc      	movs	r3, #252	; 0xfc
 8006104:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006106:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d107      	bne.n	800611e <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800610e:	7dbb      	ldrb	r3, [r7, #22]
 8006110:	4618      	mov	r0, r3
 8006112:	f7fe fd5e 	bl	8004bd2 <VL53L0X_decode_vcsel_period>
 8006116:	4603      	mov	r3, r0
 8006118:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	701a      	strb	r2, [r3, #0]

	return Status;
 800611e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006122:	4618      	mov	r0, r3
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}

0800612a <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800612a:	b580      	push	{r7, lr}
 800612c:	b090      	sub	sp, #64	; 0x40
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
 8006132:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006134:	2300      	movs	r3, #0
 8006136:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800613a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800613e:	60fb      	str	r3, [r7, #12]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8006140:	f240 7376 	movw	r3, #1910	; 0x776
 8006144:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t EndOverheadMicroSeconds		= 960;
 8006146:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800614a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800614c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8006150:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t TccOverheadMicroSeconds		= 590;
 8006152:	f240 234e 	movw	r3, #590	; 0x24e
 8006156:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t DssOverheadMicroSeconds		= 690;
 8006158:	f240 23b2 	movw	r3, #690	; 0x2b2
 800615c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800615e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8006162:	623b      	str	r3, [r7, #32]
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8006164:	f240 2326 	movw	r3, #550	; 0x226
 8006168:	61fb      	str	r3, [r7, #28]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800616a:	2300      	movs	r3, #0
 800616c:	60bb      	str	r3, [r7, #8]
	uint32_t SubTimeout = 0;
 800616e:	2300      	movs	r3, #0
 8006170:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8006172:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006176:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	63bb      	str	r3, [r7, #56]	; 0x38

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800617e:	f107 0310 	add.w	r3, r7, #16
 8006182:	4619      	mov	r1, r3
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f7fc fe65 	bl	8002e54 <VL53L0X_GetSequenceStepEnables>
 800618a:	4603      	mov	r3, r0
 800618c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE &&
 8006190:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006194:	2b00      	cmp	r3, #0
 8006196:	d15b      	bne.n	8006250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
		(SchedulerSequenceSteps.TccOn  ||
 8006198:	7c3b      	ldrb	r3, [r7, #16]
	if (Status == VL53L0X_ERROR_NONE &&
 800619a:	2b00      	cmp	r3, #0
 800619c:	d105      	bne.n	80061aa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800619e:	7c7b      	ldrb	r3, [r7, #17]
		(SchedulerSequenceSteps.TccOn  ||
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d102      	bne.n	80061aa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn)) {
 80061a4:	7cbb      	ldrb	r3, [r7, #18]
		SchedulerSequenceSteps.MsrcOn ||
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d052      	beq.n	8006250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80061aa:	f107 030c 	add.w	r3, r7, #12
 80061ae:	461a      	mov	r2, r3
 80061b0:	2102      	movs	r1, #2
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7ff fb26 	bl	8005804 <get_sequence_step_timeout>
 80061b8:	4603      	mov	r3, r0
 80061ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 80061be:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d002      	beq.n	80061cc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
			return Status;
 80061c6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80061ca:	e07d      	b.n	80062c8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80061cc:	7c3b      	ldrb	r3, [r7, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00f      	beq.n	80061f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80061d2:	68fb      	ldr	r3, [r7, #12]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80061d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061d6:	4413      	add	r3, r2
 80061d8:	61bb      	str	r3, [r7, #24]

			if (SubTimeout <
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061de:	429a      	cmp	r2, r3
 80061e0:	d204      	bcs.n	80061ec <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80061e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80061ea:	e002      	b.n	80061f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80061ec:	23fc      	movs	r3, #252	; 0xfc
 80061ee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80061f2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d002      	beq.n	8006200 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
			LOG_FUNCTION_END(Status);
			return Status;
 80061fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80061fe:	e063      	b.n	80062c8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8006200:	7cbb      	ldrb	r3, [r7, #18]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d011      	beq.n	800622a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x100>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620a:	4413      	add	r3, r2
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	61bb      	str	r3, [r7, #24]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006214:	429a      	cmp	r2, r3
 8006216:	d204      	bcs.n	8006222 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf8>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8006218:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006220:	e016      	b.n	8006250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006222:	23fc      	movs	r3, #252	; 0xfc
 8006224:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8006228:	e012      	b.n	8006250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800622a:	7c7b      	ldrb	r3, [r7, #17]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00f      	beq.n	8006250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006234:	4413      	add	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623c:	429a      	cmp	r2, r3
 800623e:	d204      	bcs.n	800624a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x120>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8006240:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	63bb      	str	r3, [r7, #56]	; 0x38
 8006248:	e002      	b.n	8006250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800624a:	23fc      	movs	r3, #252	; 0xfc
 800624c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8006250:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x134>
		LOG_FUNCTION_END(Status);
		return Status;
 8006258:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800625c:	e034      	b.n	80062c8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800625e:	7cfb      	ldrb	r3, [r7, #19]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d019      	beq.n	8006298 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8006264:	f107 0308 	add.w	r3, r7, #8
 8006268:	461a      	mov	r2, r3
 800626a:	2103      	movs	r1, #3
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f7ff fac9 	bl	8005804 <get_sequence_step_timeout>
 8006272:	4603      	mov	r3, r0
 8006274:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	6a3a      	ldr	r2, [r7, #32]
 800627c:	4413      	add	r3, r2
 800627e:	61bb      	str	r3, [r7, #24]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006280:	69ba      	ldr	r2, [r7, #24]
 8006282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006284:	429a      	cmp	r2, r3
 8006286:	d204      	bcs.n	8006292 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x168>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8006288:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800628a:	69bb      	ldr	r3, [r7, #24]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006290:	e002      	b.n	8006298 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006292:	23fc      	movs	r3, #252	; 0xfc
 8006294:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8006298:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800629c:	2b00      	cmp	r3, #0
 800629e:	d111      	bne.n	80062c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>
		SchedulerSequenceSteps.FinalRangeOn) {
 80062a0:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00e      	beq.n	80062c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>

		FinalRangeTimingBudgetMicroSeconds -=
 80062a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	63bb      	str	r3, [r7, #56]	; 0x38
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80062ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062b0:	2104      	movs	r1, #4
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7ff fb87 	bl	80059c6 <set_sequence_step_timeout>
 80062b8:	4603      	mov	r3, r0
 80062ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80062c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3740      	adds	r7, #64	; 0x40
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b090      	sub	sp, #64	; 0x40
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062da:	2300      	movs	r3, #0
 80062dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80062e0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80062e4:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80062e6:	f240 7376 	movw	r3, #1910	; 0x776
 80062ea:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80062ec:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80062f0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80062f2:	f44f 7325 	mov.w	r3, #660	; 0x294
 80062f6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80062f8:	f240 234e 	movw	r3, #590	; 0x24e
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80062fe:	f240 23b2 	movw	r3, #690	; 0x2b2
 8006302:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8006304:	f44f 7325 	mov.w	r3, #660	; 0x294
 8006308:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800630a:	f240 2326 	movw	r3, #550	; 0x226
 800630e:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8006310:	2300      	movs	r3, #0
 8006312:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8006314:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006318:	441a      	add	r2, r3
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800631e:	f107 0318 	add.w	r3, r7, #24
 8006322:	4619      	mov	r1, r3
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7fc fd95 	bl	8002e54 <VL53L0X_GetSequenceStepEnables>
 800632a:	4603      	mov	r3, r0
 800632c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8006330:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006334:	2b00      	cmp	r3, #0
 8006336:	d002      	beq.n	800633e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8006338:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800633c:	e075      	b.n	800642a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800633e:	7e3b      	ldrb	r3, [r7, #24]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d105      	bne.n	8006350 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8006344:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8006346:	2b00      	cmp	r3, #0
 8006348:	d102      	bne.n	8006350 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800634a:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800634c:	2b00      	cmp	r3, #0
 800634e:	d030      	beq.n	80063b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8006350:	f107 0310 	add.w	r3, r7, #16
 8006354:	461a      	mov	r2, r3
 8006356:	2102      	movs	r1, #2
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f7ff fa53 	bl	8005804 <get_sequence_step_timeout>
 800635e:	4603      	mov	r3, r0
 8006360:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8006364:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006368:	2b00      	cmp	r3, #0
 800636a:	d122      	bne.n	80063b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800636c:	7e3b      	ldrb	r3, [r7, #24]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d007      	beq.n	8006382 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8006376:	6939      	ldr	r1, [r7, #16]
 8006378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800637a:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800637c:	441a      	add	r2, r3
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8006382:	7ebb      	ldrb	r3, [r7, #26]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d009      	beq.n	800639c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800638c:	6939      	ldr	r1, [r7, #16]
 800638e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006390:	440b      	add	r3, r1
 8006392:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8006394:	441a      	add	r2, r3
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	e00a      	b.n	80063b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800639c:	7e7b      	ldrb	r3, [r7, #25]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d007      	beq.n	80063b2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80063a6:	6939      	ldr	r1, [r7, #16]
 80063a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063aa:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80063ac:	441a      	add	r2, r3
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80063b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d114      	bne.n	80063e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80063ba:	7efb      	ldrb	r3, [r7, #27]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d011      	beq.n	80063e4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80063c0:	f107 030c 	add.w	r3, r7, #12
 80063c4:	461a      	mov	r2, r3
 80063c6:	2103      	movs	r1, #3
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7ff fa1b 	bl	8005804 <get_sequence_step_timeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80063d8:	68f9      	ldr	r1, [r7, #12]
 80063da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063dc:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80063de:	441a      	add	r2, r3
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80063e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d114      	bne.n	8006416 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80063ec:	7f3b      	ldrb	r3, [r7, #28]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d011      	beq.n	8006416 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80063f2:	f107 0314 	add.w	r3, r7, #20
 80063f6:	461a      	mov	r2, r3
 80063f8:	2104      	movs	r1, #4
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7ff fa02 	bl	8005804 <get_sequence_step_timeout>
 8006400:	4603      	mov	r3, r0
 8006402:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800640a:	6979      	ldr	r1, [r7, #20]
 800640c:	6a3b      	ldr	r3, [r7, #32]
 800640e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8006410:	441a      	add	r2, r3
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006416:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800641a:	2b00      	cmp	r3, #0
 800641c:	d103      	bne.n	8006426 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006426:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800642a:	4618      	mov	r0, r3
 800642c:	3740      	adds	r7, #64	; 0x40
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
	...

08006434 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b088      	sub	sp, #32
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800643e:	2300      	movs	r3, #0
 8006440:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8006442:	2300      	movs	r3, #0
 8006444:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8006446:	e0c6      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8006448:	697b      	ldr	r3, [r7, #20]
 800644a:	683a      	ldr	r2, [r7, #0]
 800644c:	4413      	add	r3, r2
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	74fb      	strb	r3, [r7, #19]
		Index++;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	3301      	adds	r3, #1
 8006456:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8006458:	7cfb      	ldrb	r3, [r7, #19]
 800645a:	2bff      	cmp	r3, #255	; 0xff
 800645c:	f040 808d 	bne.w	800657a <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	683a      	ldr	r2, [r7, #0]
 8006464:	4413      	add	r3, r2
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	747b      	strb	r3, [r7, #17]
			Index++;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	3301      	adds	r3, #1
 800646e:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8006470:	7c7b      	ldrb	r3, [r7, #17]
 8006472:	2b03      	cmp	r3, #3
 8006474:	d87e      	bhi.n	8006574 <VL53L0X_load_tuning_settings+0x140>
 8006476:	a201      	add	r2, pc, #4	; (adr r2, 800647c <VL53L0X_load_tuning_settings+0x48>)
 8006478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647c:	0800648d 	.word	0x0800648d
 8006480:	080064c7 	.word	0x080064c7
 8006484:	08006501 	.word	0x08006501
 8006488:	0800653b 	.word	0x0800653b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	683a      	ldr	r2, [r7, #0]
 8006490:	4413      	add	r3, r2
 8006492:	781b      	ldrb	r3, [r3, #0]
 8006494:	743b      	strb	r3, [r7, #16]
				Index++;
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	3301      	adds	r3, #1
 800649a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	683a      	ldr	r2, [r7, #0]
 80064a0:	4413      	add	r3, r2
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	73fb      	strb	r3, [r7, #15]
				Index++;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	3301      	adds	r3, #1
 80064aa:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80064ac:	7c3b      	ldrb	r3, [r7, #16]
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	021b      	lsls	r3, r3, #8
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	4413      	add	r3, r2
 80064ba:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	89ba      	ldrh	r2, [r7, #12]
 80064c0:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
				break;
 80064c4:	e087      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	683a      	ldr	r2, [r7, #0]
 80064ca:	4413      	add	r3, r2
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	743b      	strb	r3, [r7, #16]
				Index++;
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	3301      	adds	r3, #1
 80064d4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	4413      	add	r3, r2
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	73fb      	strb	r3, [r7, #15]
				Index++;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	3301      	adds	r3, #1
 80064e4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80064e6:	7c3b      	ldrb	r3, [r7, #16]
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	021b      	lsls	r3, r3, #8
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	7bfb      	ldrb	r3, [r7, #15]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	4413      	add	r3, r2
 80064f4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	89ba      	ldrh	r2, [r7, #12]
 80064fa:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
					Temp16);
				break;
 80064fe:	e06a      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	4413      	add	r3, r2
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	743b      	strb	r3, [r7, #16]
				Index++;
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	3301      	adds	r3, #1
 800650e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	683a      	ldr	r2, [r7, #0]
 8006514:	4413      	add	r3, r2
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	73fb      	strb	r3, [r7, #15]
				Index++;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	3301      	adds	r3, #1
 800651e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006520:	7c3b      	ldrb	r3, [r7, #16]
 8006522:	b29b      	uxth	r3, r3
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	b29a      	uxth	r2, r3
 8006528:	7bfb      	ldrb	r3, [r7, #15]
 800652a:	b29b      	uxth	r3, r3
 800652c:	4413      	add	r3, r2
 800652e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	89ba      	ldrh	r2, [r7, #12]
 8006534:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
				break;
 8006538:	e04d      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	683a      	ldr	r2, [r7, #0]
 800653e:	4413      	add	r3, r2
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	743b      	strb	r3, [r7, #16]
				Index++;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	3301      	adds	r3, #1
 8006548:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	4413      	add	r3, r2
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	3301      	adds	r3, #1
 8006558:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800655a:	7c3b      	ldrb	r3, [r7, #16]
 800655c:	b29b      	uxth	r3, r3
 800655e:	021b      	lsls	r3, r3, #8
 8006560:	b29a      	uxth	r2, r3
 8006562:	7bfb      	ldrb	r3, [r7, #15]
 8006564:	b29b      	uxth	r3, r3
 8006566:	4413      	add	r3, r2
 8006568:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	89ba      	ldrh	r2, [r7, #12]
 800656e:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
				break;
 8006572:	e030      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006574:	23fc      	movs	r3, #252	; 0xfc
 8006576:	77fb      	strb	r3, [r7, #31]
 8006578:	e02d      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800657a:	7cfb      	ldrb	r3, [r7, #19]
 800657c:	2b04      	cmp	r3, #4
 800657e:	d828      	bhi.n	80065d2 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	4413      	add	r3, r2
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	74bb      	strb	r3, [r7, #18]
			Index++;
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	3301      	adds	r3, #1
 800658e:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8006590:	2300      	movs	r3, #0
 8006592:	61bb      	str	r3, [r7, #24]
 8006594:	e00f      	b.n	80065b6 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	683a      	ldr	r2, [r7, #0]
 800659a:	4413      	add	r3, r2
 800659c:	7819      	ldrb	r1, [r3, #0]
 800659e:	f107 0208 	add.w	r2, r7, #8
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	4413      	add	r3, r2
 80065a6:	460a      	mov	r2, r1
 80065a8:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	3301      	adds	r3, #1
 80065ae:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	3301      	adds	r3, #1
 80065b4:	61bb      	str	r3, [r7, #24]
 80065b6:	7cfb      	ldrb	r3, [r7, #19]
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	dbeb      	blt.n	8006596 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 80065be:	7cfb      	ldrb	r3, [r7, #19]
 80065c0:	f107 0208 	add.w	r2, r7, #8
 80065c4:	7cb9      	ldrb	r1, [r7, #18]
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 fda8 	bl	800711c <VL53L0X_WriteMulti>
 80065cc:	4603      	mov	r3, r0
 80065ce:	77fb      	strb	r3, [r7, #31]
 80065d0:	e001      	b.n	80065d6 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80065d2:	23fc      	movs	r3, #252	; 0xfc
 80065d4:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	683a      	ldr	r2, [r7, #0]
 80065da:	4413      	add	r3, r2
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d004      	beq.n	80065ec <VL53L0X_load_tuning_settings+0x1b8>
 80065e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f43f af2e 	beq.w	8006448 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80065ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3720      	adds	r7, #32
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b088      	sub	sp, #32
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006604:	2300      	movs	r3, #0
 8006606:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800660e:	f107 0313 	add.w	r3, r7, #19
 8006612:	4619      	mov	r1, r3
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f7fc fca9 	bl	8002f6c <VL53L0X_GetXTalkCompensationEnable>
 800661a:	4603      	mov	r3, r0
 800661c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800661e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d111      	bne.n	800664a <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8006626:	7cfb      	ldrb	r3, [r7, #19]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00e      	beq.n	800664a <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	8a9b      	ldrh	r3, [r3, #20]
 8006636:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	fb02 f303 	mul.w	r3, r2, r3
 800663e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	3380      	adds	r3, #128	; 0x80
 8006644:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800664a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3720      	adds	r7, #32
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b086      	sub	sp, #24
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006662:	2300      	movs	r3, #0
 8006664:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800666e:	f107 0310 	add.w	r3, r7, #16
 8006672:	461a      	mov	r2, r3
 8006674:	68b9      	ldr	r1, [r7, #8]
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f7ff ffbe 	bl	80065f8 <VL53L0X_get_total_xtalk_rate>
 800667c:	4603      	mov	r3, r0
 800667e:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8006680:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d105      	bne.n	8006694 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	441a      	add	r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	601a      	str	r2, [r3, #0]

	return Status;
 8006694:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3718      	adds	r7, #24
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 80066a0:	b084      	sub	sp, #16
 80066a2:	b480      	push	{r7}
 80066a4:	b085      	sub	sp, #20
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	f107 0c18 	add.w	ip, r7, #24
 80066ac:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80066b0:	2300      	movs	r3, #0
 80066b2:	70fb      	strb	r3, [r7, #3]
	FixPoint1616_t index0_tmp = 0;
 80066b4:	2300      	movs	r3, #0
 80066b6:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t index1_tmp = 0;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60bb      	str	r3, [r7, #8]
	int index = 0;
 80066bc:	2300      	movs	r3, #0
 80066be:	607b      	str	r3, [r7, #4]

	for (index = 0; index < lut_size; index++) {
 80066c0:	2300      	movs	r3, #0
 80066c2:	607b      	str	r3, [r7, #4]
 80066c4:	e00d      	b.n	80066e2 <get_dmax_lut_points+0x42>
		if (input <= data.ambRate_mcps[index]) {
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f107 0218 	add.w	r2, r7, #24
 80066cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d802      	bhi.n	80066dc <get_dmax_lut_points+0x3c>
			index1_tmp = index;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	60bb      	str	r3, [r7, #8]
			break;
 80066da:	e006      	b.n	80066ea <get_dmax_lut_points+0x4a>
	for (index = 0; index < lut_size; index++) {
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3301      	adds	r3, #1
 80066e0:	607b      	str	r3, [r7, #4]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d8ed      	bhi.n	80066c6 <get_dmax_lut_points+0x26>
		}
	}

	if (index == lut_size) {
 80066ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d105      	bne.n	80066fe <get_dmax_lut_points+0x5e>
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 80066f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066f4:	3b01      	subs	r3, #1
 80066f6:	60bb      	str	r3, [r7, #8]
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	e008      	b.n	8006710 <get_dmax_lut_points+0x70>
	} else if (index1_tmp == 0) {
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d102      	bne.n	800670a <get_dmax_lut_points+0x6a>
		/* input is lower than first x point */
		index0_tmp = 0;
 8006704:	2300      	movs	r3, #0
 8006706:	60fb      	str	r3, [r7, #12]
 8006708:	e002      	b.n	8006710 <get_dmax_lut_points+0x70>
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	3b01      	subs	r3, #1
 800670e:	60fb      	str	r3, [r7, #12]
	}

	*index0 = index0_tmp;
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006714:	601a      	str	r2, [r3, #0]
	*index1 = index1_tmp;
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800671a:	601a      	str	r2, [r3, #0]

	return Status;
 800671c:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	bc80      	pop	{r7}
 8006728:	b004      	add	sp, #16
 800672a:	4770      	bx	lr

0800672c <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 800672c:	b5b0      	push	{r4, r5, r7, lr}
 800672e:	b0ba      	sub	sp, #232	; 0xe8
 8006730:	af0e      	add	r7, sp, #56	; 0x38
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006738:	2300      	movs	r3, #0
 800673a:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
	VL53L0X_DeviceParameters_t CurrentParameters;
	int32_t index0 = 0;
 800673e:	2300      	movs	r3, #0
 8006740:	61bb      	str	r3, [r7, #24]
	int32_t index1 = 0;
 8006742:	2300      	movs	r3, #0
 8006744:	617b      	str	r3, [r7, #20]
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006746:	f107 031c 	add.w	r3, r7, #28
 800674a:	4619      	mov	r1, r3
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f7fc f928 	bl	80029a2 <VL53L0X_GetDeviceParameters>
 8006752:	4603      	mov	r3, r0
 8006754:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 8006758:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	429a      	cmp	r2, r3
 800675e:	d803      	bhi.n	8006768 <VL53L0X_calc_dmax+0x3c>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 8006760:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006762:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006766:	e07c      	b.n	8006862 <VL53L0X_calc_dmax+0x136>
	} else if (ambRateMeas >=
		   CurrentParameters.dmax_lut.
		   ambRate_mcps[VL53L0X_DMAX_LUT_SIZE - 1]) {
 8006768:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	} else if (ambRateMeas >=
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	429a      	cmp	r2, r3
 800676e:	d304      	bcc.n	800677a <VL53L0X_calc_dmax+0x4e>
		dmax_mm =
 8006770:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006774:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006778:	e073      	b.n	8006862 <VL53L0X_calc_dmax+0x136>
		    CurrentParameters.dmax_lut.dmax_mm[VL53L0X_DMAX_LUT_SIZE -
						       1];
	} else{
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 800677a:	f107 0314 	add.w	r3, r7, #20
 800677e:	930d      	str	r3, [sp, #52]	; 0x34
 8006780:	f107 0318 	add.w	r3, r7, #24
 8006784:	930c      	str	r3, [sp, #48]	; 0x30
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	930b      	str	r3, [sp, #44]	; 0x2c
 800678a:	2307      	movs	r3, #7
 800678c:	930a      	str	r3, [sp, #40]	; 0x28
 800678e:	466d      	mov	r5, sp
 8006790:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8006794:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006796:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006798:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800679a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800679c:	e894 0003 	ldmia.w	r4, {r0, r1}
 80067a0:	e885 0003 	stmia.w	r5, {r0, r1}
 80067a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80067a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80067aa:	f7ff ff79 	bl	80066a0 <get_dmax_lut_points>
			VL53L0X_DMAX_LUT_SIZE, ambRateMeas, &index0, &index1);

		if (index0 == index1) {
 80067ae:	69ba      	ldr	r2, [r7, #24]
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d109      	bne.n	80067ca <VL53L0X_calc_dmax+0x9e>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	3314      	adds	r3, #20
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	33b0      	adds	r3, #176	; 0xb0
 80067be:	443b      	add	r3, r7
 80067c0:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80067c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067c8:	e04b      	b.n	8006862 <VL53L0X_calc_dmax+0x136>
		} else {
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	330e      	adds	r3, #14
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	33b0      	adds	r3, #176	; 0xb0
 80067d2:	443b      	add	r3, r7
 80067d4:	f853 3c90 	ldr.w	r3, [r3, #-144]
 80067d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	330e      	adds	r3, #14
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	33b0      	adds	r3, #176	; 0xb0
 80067e4:	443b      	add	r3, r7
 80067e6:	f853 3c90 	ldr.w	r3, [r3, #-144]
 80067ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	3314      	adds	r3, #20
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	33b0      	adds	r3, #176	; 0xb0
 80067f6:	443b      	add	r3, r7
 80067f8:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80067fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	3314      	adds	r3, #20
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	33b0      	adds	r3, #176	; 0xb0
 8006808:	443b      	add	r3, r7
 800680a:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 800680e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			if ((amb1 - amb0) != 0) {
 8006812:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006816:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800681a:	429a      	cmp	r2, r3
 800681c:	d01d      	beq.n	800685a <VL53L0X_calc_dmax+0x12e>
				/* Fix16:16/Fix16:8 => Fix16:8 */
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 800681e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8006822:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006826:	1ad2      	subs	r2, r2, r3
 8006828:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800682c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006830:	1acb      	subs	r3, r1, r3
 8006832:	0a1b      	lsrs	r3, r3, #8
 8006834:	fbb2 f3f3 	udiv	r3, r2, r3
 8006838:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

				/* Fix16:8 * Fix16:8 => Fix16:16 */
				dmax_mm =
				    (((amb1 -
 800683c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	1ad3      	subs	r3, r2, r3
				       ambRateMeas) >> 8) * linearSlope) +
 8006844:	0a1b      	lsrs	r3, r3, #8
 8006846:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800684a:	fb02 f303 	mul.w	r3, r2, r3
				dmax_mm =
 800684e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8006852:	4413      	add	r3, r2
 8006854:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006858:	e003      	b.n	8006862 <VL53L0X_calc_dmax+0x136>
				    dmax1;
			} else{
				dmax_mm = dmax0;
 800685a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800685e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 8006862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006866:	0c1a      	lsrs	r2, r3, #16
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800686c:	f997 30ab 	ldrsb.w	r3, [r7, #171]	; 0xab
}
 8006870:	4618      	mov	r0, r3
 8006872:	37b0      	adds	r7, #176	; 0xb0
 8006874:	46bd      	mov	sp, r7
 8006876:	bdb0      	pop	{r4, r5, r7, pc}

08006878 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b0b0      	sub	sp, #192	; 0xc0
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8006884:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006888:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800688c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006890:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs =
 8006894:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8006898:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
						0x00190000; /* 25ms */
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800689c:	f241 235c 	movw	r3, #4700	; 0x125c
 80068a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 80068a4:	4b98      	ldr	r3, [pc, #608]	; (8006b08 <VL53L0X_calc_sigma_estimate+0x290>)
 80068a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 80068aa:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80068ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 80068b2:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 80068b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80068ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80068be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 80068c2:	4b92      	ldr	r3, [pc, #584]	; (8006b0c <VL53L0X_calc_sigma_estimate+0x294>)
 80068c4:	67fb      	str	r3, [r7, #124]	; 0x7c
	const uint32_t c16BitRoundingParam		= 0x00008000;
 80068c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068ca:	67bb      	str	r3, [r7, #120]	; 0x78
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 80068cc:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 80068d0:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t cPllPeriod_ps			= 1655;
 80068d2:	f240 6377 	movw	r3, #1655	; 0x677
 80068d6:	673b      	str	r3, [r7, #112]	; 0x70
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068d8:	2300      	movs	r3, #0
 80068da:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	61bb      	str	r3, [r7, #24]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80068ec:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 80068f0:	0c1b      	lsrs	r3, r3, #16
 80068f2:	66bb      	str	r3, [r7, #104]	; 0x68

	Status = VL53L0X_get_total_signal_rate(
 80068f4:	f107 0314 	add.w	r3, r7, #20
 80068f8:	461a      	mov	r2, r3
 80068fa:	68b9      	ldr	r1, [r7, #8]
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f7ff feaa 	bl	8006656 <VL53L0X_get_total_signal_rate>
 8006902:	4603      	mov	r3, r0
 8006904:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8006908:	f107 0318 	add.w	r3, r7, #24
 800690c:	461a      	mov	r2, r3
 800690e:	68b9      	ldr	r1, [r7, #8]
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f7ff fe71 	bl	80065f8 <VL53L0X_get_total_xtalk_rate>
 8006916:	4603      	mov	r3, r0
 8006918:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006922:	fb02 f303 	mul.w	r3, r2, r3
 8006926:	667b      	str	r3, [r7, #100]	; 0x64
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8006928:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800692a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800692e:	0c1b      	lsrs	r3, r3, #16
 8006930:	667b      	str	r3, [r7, #100]	; 0x64

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006938:	fb02 f303 	mul.w	r3, r2, r3
 800693c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8006940:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006944:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006946:	429a      	cmp	r2, r3
 8006948:	d902      	bls.n	8006950 <VL53L0X_calc_sigma_estimate+0xd8>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800694a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800694c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8006950:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006954:	2b00      	cmp	r3, #0
 8006956:	d160      	bne.n	8006a1a <VL53L0X_calc_sigma_estimate+0x1a2>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800695e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8006968:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800696c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8006970:	461a      	mov	r2, r3
 8006972:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f7fe fef0 	bl	800575c <VL53L0X_calc_timeout_mclks>
 800697c:	65f8      	str	r0, [r7, #92]	; 0x5c
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8006984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800698e:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8006992:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8006996:	461a      	mov	r2, r3
 8006998:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f7fe fedd 	bl	800575c <VL53L0X_calc_timeout_mclks>
 80069a2:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 80069a4:	2303      	movs	r3, #3
 80069a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 80069aa:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80069ae:	2b08      	cmp	r3, #8
 80069b0:	d102      	bne.n	80069b8 <VL53L0X_calc_sigma_estimate+0x140>
			vcselWidth = 2;
 80069b2:	2302      	movs	r3, #2
 80069b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 80069b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80069ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069bc:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 80069be:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80069c2:	fb02 f303 	mul.w	r3, r2, r3
 80069c6:	02db      	lsls	r3, r3, #11
 80069c8:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80069ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069cc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80069d0:	4a4f      	ldr	r2, [pc, #316]	; (8006b10 <VL53L0X_calc_sigma_estimate+0x298>)
 80069d2:	fba2 2303 	umull	r2, r3, r2, r3
 80069d6:	099b      	lsrs	r3, r3, #6
 80069d8:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us *= cPllPeriod_ps;
 80069da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069dc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80069de:	fb02 f303 	mul.w	r3, r2, r3
 80069e2:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80069e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069e6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80069ea:	4a49      	ldr	r2, [pc, #292]	; (8006b10 <VL53L0X_calc_sigma_estimate+0x298>)
 80069ec:	fba2 2303 	umull	r2, r3, r2, r3
 80069f0:	099b      	lsrs	r3, r3, #6
 80069f2:	653b      	str	r3, [r7, #80]	; 0x50

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	3380      	adds	r3, #128	; 0x80
 80069f8:	0a1b      	lsrs	r3, r3, #8
 80069fa:	617b      	str	r3, [r7, #20]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a00:	fb02 f303 	mul.w	r3, r2, r3
 8006a04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8006a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006a0c:	3380      	adds	r3, #128	; 0x80
 8006a0e:	0a1b      	lsrs	r3, r3, #8
 8006a10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	021b      	lsls	r3, r3, #8
 8006a18:	617b      	str	r3, [r7, #20]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8006a1a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <VL53L0X_calc_sigma_estimate+0x1b0>
		LOG_FUNCTION_END(Status);
		return Status;
 8006a22:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006a26:	e14a      	b.n	8006cbe <VL53L0X_calc_sigma_estimate+0x446>
	}

	if (peakSignalRate_kcps == 0) {
 8006a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d109      	bne.n	8006a42 <VL53L0X_calc_sigma_estimate+0x1ca>
		*pSigmaEstimate = cSigmaEstMax;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006a34:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006a3c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8006a40:	e13b      	b.n	8006cba <VL53L0X_calc_sigma_estimate+0x442>
	} else {
		if (vcselTotalEventsRtn < 1)
 8006a42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d102      	bne.n	8006a50 <VL53L0X_calc_sigma_estimate+0x1d8>
			vcselTotalEventsRtn = 1;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8006a50:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a54:	64fb      	str	r3, [r7, #76]	; 0x4c

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8006a56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a58:	041a      	lsls	r2, r3, #16
 8006a5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8006a64:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006a68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d903      	bls.n	8006a78 <VL53L0X_calc_sigma_estimate+0x200>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8006a70:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006a74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8006a78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006a7c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006a80:	fb02 f303 	mul.w	r3, r2, r3
 8006a84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006a88:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	005b      	lsls	r3, r3, #1
 8006a90:	4413      	add	r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7fe f8c0 	bl	8004c1a <VL53L0X_isqrt>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	005b      	lsls	r3, r3, #1
 8006a9e:	64bb      	str	r3, [r7, #72]	; 0x48

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	891b      	ldrh	r3, [r3, #8]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006aa8:	fb02 f303 	mul.w	r3, r2, r3
 8006aac:	647b      	str	r3, [r7, #68]	; 0x44
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006aae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ab0:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8006ab2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006ab6:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006ab8:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8006aba:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006abe:	4a14      	ldr	r2, [pc, #80]	; (8006b10 <VL53L0X_calc_sigma_estimate+0x298>)
 8006ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac4:	099b      	lsrs	r3, r3, #6
 8006ac6:	643b      	str	r3, [r7, #64]	; 0x40

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8006ac8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006aca:	041b      	lsls	r3, r3, #16
 8006acc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006ad0:	4a0f      	ldr	r2, [pc, #60]	; (8006b10 <VL53L0X_calc_sigma_estimate+0x298>)
 8006ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad6:	099b      	lsrs	r3, r3, #6
 8006ad8:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Shift by 8 bits to increase resolution prior to the
		 * division
		 */
		diff1_mcps <<= 8;
 8006ada:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006adc:	021b      	lsls	r3, r3, #8
 8006ade:	643b      	str	r3, [r7, #64]	; 0x40

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8006ae0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	bfb8      	it	lt
 8006aec:	425b      	neglt	r3, r3
 8006aee:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8006af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af2:	021b      	lsls	r3, r3, #8
 8006af4:	63bb      	str	r3, [r7, #56]	; 0x38

		if (pRangingMeasurementData->RangeStatus != 0) {
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	7e1b      	ldrb	r3, [r3, #24]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <VL53L0X_calc_sigma_estimate+0x29c>
			pwMult = 1 << 16;
 8006afe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b02:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b06:	e032      	b.n	8006b6e <VL53L0X_calc_sigma_estimate+0x2f6>
 8006b08:	028f87ae 	.word	0x028f87ae
 8006b0c:	0006999a 	.word	0x0006999a
 8006b10:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			/* smaller than 1.0f */
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 8006b14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however
			 * both values are small enough such that32 bits will
			 * not be exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8006b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b24:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 8006b28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b2c:	fb02 f303 	mul.w	r3, r2, r3
 8006b30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8006b34:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006b38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b3a:	4413      	add	r3, r2
 8006b3c:	0c1b      	lsrs	r3, r3, #16
 8006b3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8006b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b46:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8006b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			 * At this point the value will be 1.xx, therefore if we
			 * square the value this will exceed 32 bits. To address
			 * this perform a single shift to the right before the
			 * multiplication.
			 */
			pwMult >>= 1;
 8006b4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b52:	085b      	lsrs	r3, r3, #1
 8006b54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8006b58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b5c:	fb03 f303 	mul.w	r3, r3, r3
 8006b60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8006b64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b68:	0b9b      	lsrs	r3, r3, #14
 8006b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8006b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b74:	fb02 f303 	mul.w	r3, r2, r3
 8006b78:	637b      	str	r3, [r7, #52]	; 0x34

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b7c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8006b80:	0c1b      	lsrs	r3, r3, #16
 8006b82:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8006b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b86:	fb03 f303 	mul.w	r3, r3, r3
 8006b8a:	637b      	str	r3, [r7, #52]	; 0x34

		sqr2 = sigmaEstimateP2;
 8006b8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006b90:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8006b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b94:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8006b98:	0c1b      	lsrs	r3, r3, #16
 8006b9a:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9e:	fb03 f303 	mul.w	r3, r3, r3
 8006ba2:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8006ba4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	4413      	add	r3, r2
 8006baa:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8006bac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006bae:	f7fe f834 	bl	8004c1a <VL53L0X_isqrt>
 8006bb2:	62b8      	str	r0, [r7, #40]	; 0x28

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8006bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb6:	041b      	lsls	r3, r3, #16
 8006bb8:	62bb      	str	r3, [r7, #40]	; 0x28
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8006bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bbc:	3332      	adds	r3, #50	; 0x32
 8006bbe:	4a42      	ldr	r2, [pc, #264]	; (8006cc8 <VL53L0X_calc_sigma_estimate+0x450>)
 8006bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc4:	095a      	lsrs	r2, r3, #5
 8006bc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bcc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8006bd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006bd4:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8006bd8:	fb02 f303 	mul.w	r3, r2, r3
 8006bdc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8006be0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006be4:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8006be8:	3308      	adds	r3, #8
 8006bea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8006bee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006bf2:	4a36      	ldr	r2, [pc, #216]	; (8006ccc <VL53L0X_calc_sigma_estimate+0x454>)
 8006bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf8:	0b5b      	lsrs	r3, r3, #13
 8006bfa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8006bfe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006c02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d903      	bls.n	8006c12 <VL53L0X_calc_sigma_estimate+0x39a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstRtn = cSigmaEstRtnMax;
 8006c0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 8006c12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006c16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8006c20:	4a2b      	ldr	r2, [pc, #172]	; (8006cd0 <VL53L0X_calc_sigma_estimate+0x458>)
 8006c22:	fba2 2303 	umull	r2, r3, r2, r3
 8006c26:	099b      	lsrs	r3, r3, #6
 8006c28:	627b      	str	r3, [r7, #36]	; 0x24
		 * (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8006c2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006c32:	441a      	add	r2, r3
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fd ffed 	bl	8004c1a <VL53L0X_isqrt>
 8006c40:	6238      	str	r0, [r7, #32]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8006c42:	6a3b      	ldr	r3, [r7, #32]
 8006c44:	021b      	lsls	r3, r3, #8
 8006c46:	623b      	str	r3, [r7, #32]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006c4e:	4a20      	ldr	r2, [pc, #128]	; (8006cd0 <VL53L0X_calc_sigma_estimate+0x458>)
 8006c50:	fba2 2303 	umull	r2, r3, r2, r3
 8006c54:	099b      	lsrs	r3, r3, #6
 8006c56:	623b      	str	r3, [r7, #32]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8006c58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006c5c:	fb03 f303 	mul.w	r3, r3, r3
 8006c60:	637b      	str	r3, [r7, #52]	; 0x34
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	fb03 f303 	mul.w	r3, r3, r3
 8006c68:	633b      	str	r3, [r7, #48]	; 0x30

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8006c6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c6e:	4413      	add	r3, r2
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7fd ffd2 	bl	8004c1a <VL53L0X_isqrt>
 8006c76:	61f8      	str	r0, [r7, #28]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006c7e:	fb02 f303 	mul.w	r3, r2, r3
 8006c82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8006c86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d009      	beq.n	8006ca0 <VL53L0X_calc_sigma_estimate+0x428>
 8006c8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <VL53L0X_calc_sigma_estimate+0x428>
 8006c94:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8006c98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d903      	bls.n	8006ca8 <VL53L0X_calc_sigma_estimate+0x430>
				(sigmaEstimate > cSigmaEstMax)) {
			sigmaEstimate = cSigmaEstMax;
 8006ca0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8006cae:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006cba:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	37c0      	adds	r7, #192	; 0xc0
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	51eb851f 	.word	0x51eb851f
 8006ccc:	d1b71759 	.word	0xd1b71759
 8006cd0:	10624dd3 	.word	0x10624dd3

08006cd4 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b090      	sub	sp, #64	; 0x40
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	607a      	str	r2, [r7, #4]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	72fb      	strb	r3, [r7, #11]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8006d00:	2300      	movs	r3, #0
 8006d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8006d06:	2300      	movs	r3, #0
 8006d08:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8006d12:	2300      	movs	r3, #0
 8006d14:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8006d22:	2300      	movs	r3, #0
 8006d24:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8006d26:	7afb      	ldrb	r3, [r7, #11]
 8006d28:	10db      	asrs	r3, r3, #3
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	f003 030f 	and.w	r3, r3, #15
 8006d30:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8006d34:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d017      	beq.n	8006d6c <VL53L0X_get_pal_range_status+0x98>
 8006d3c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d40:	2b05      	cmp	r3, #5
 8006d42:	d013      	beq.n	8006d6c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8006d44:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d48:	2b07      	cmp	r3, #7
 8006d4a:	d00f      	beq.n	8006d6c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8006d4c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d50:	2b0c      	cmp	r3, #12
 8006d52:	d00b      	beq.n	8006d6c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8006d54:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d58:	2b0d      	cmp	r3, #13
 8006d5a:	d007      	beq.n	8006d6c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8006d5c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d60:	2b0e      	cmp	r3, #14
 8006d62:	d003      	beq.n	8006d6c <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8006d64:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d68:	2b0f      	cmp	r3, #15
 8006d6a:	d103      	bne.n	8006d74 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8006d72:	e002      	b.n	8006d7a <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8006d74:	2300      	movs	r3, #0
 8006d76:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006d7a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d109      	bne.n	8006d96 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006d82:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006d86:	461a      	mov	r2, r3
 8006d88:	2100      	movs	r1, #0
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f7fc f9c2 	bl	8003114 <VL53L0X_GetLimitCheckEnable>
 8006d90:	4603      	mov	r3, r0
 8006d92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8006d96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d03c      	beq.n	8006e18 <VL53L0X_get_pal_range_status+0x144>
 8006d9e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d138      	bne.n	8006e18 <VL53L0X_get_pal_range_status+0x144>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8006da6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006daa:	461a      	mov	r2, r3
 8006dac:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f7ff fd62 	bl	8006878 <VL53L0X_calc_sigma_estimate>
 8006db4:	4603      	mov	r3, r0
 8006db6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate);
		if (Status == VL53L0X_ERROR_NONE)
 8006dba:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10a      	bne.n	8006dd8 <VL53L0X_get_pal_range_status+0x104>
			Status = VL53L0X_calc_dmax(
 8006dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	f107 0210 	add.w	r2, r7, #16
 8006dca:	4619      	mov	r1, r3
 8006dcc:	68f8      	ldr	r0, [r7, #12]
 8006dce:	f7ff fcad 	bl	800672c <VL53L0X_calc_dmax>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				Dev,
				pRangingMeasurementData->AmbientRateRtnMegaCps,
				&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8006dd8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d103      	bne.n	8006de8 <VL53L0X_get_pal_range_status+0x114>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006de6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8006de8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d113      	bne.n	8006e18 <VL53L0X_get_pal_range_status+0x144>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8006df0:	f107 0320 	add.w	r3, r7, #32
 8006df4:	461a      	mov	r2, r3
 8006df6:	2100      	movs	r1, #0
 8006df8:	68f8      	ldr	r0, [r7, #12]
 8006dfa:	f7fc fa0f 	bl	800321c <VL53L0X_GetLimitCheckValue>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8006e04:	6a3b      	ldr	r3, [r7, #32]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d006      	beq.n	8006e18 <VL53L0X_get_pal_range_status+0x144>
				(SigmaEstimate > SigmaLimitValue))
 8006e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e0c:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d902      	bls.n	8006e18 <VL53L0X_get_pal_range_status+0x144>
					/* Limit Fail */
				SigmaLimitflag = 1;
 8006e12:	2301      	movs	r3, #1
 8006e14:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006e18:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d109      	bne.n	8006e34 <VL53L0X_get_pal_range_status+0x160>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006e20:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8006e24:	461a      	mov	r2, r3
 8006e26:	2102      	movs	r1, #2
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f7fc f973 	bl	8003114 <VL53L0X_GetLimitCheckEnable>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8006e34:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d044      	beq.n	8006ec6 <VL53L0X_get_pal_range_status+0x1f2>
 8006e3c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d140      	bne.n	8006ec6 <VL53L0X_get_pal_range_status+0x1f2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8006e44:	f107 031c 	add.w	r3, r7, #28
 8006e48:	461a      	mov	r2, r3
 8006e4a:	2102      	movs	r1, #2
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f7fc f9e5 	bl	800321c <VL53L0X_GetLimitCheckValue>
 8006e52:	4603      	mov	r3, r0
 8006e54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8006e58:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d107      	bne.n	8006e70 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e60:	2201      	movs	r2, #1
 8006e62:	21ff      	movs	r1, #255	; 0xff
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f000 f9b5 	bl	80071d4 <VL53L0X_WrByte>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8006e70:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d109      	bne.n	8006e8c <VL53L0X_get_pal_range_status+0x1b8>
			Status = VL53L0X_RdWord(Dev,
 8006e78:	f107 0316 	add.w	r3, r7, #22
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	21b6      	movs	r1, #182	; 0xb6
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f000 fa53 	bl	800732c <VL53L0X_RdWord>
 8006e86:	4603      	mov	r3, r0
 8006e88:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8006e8c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d107      	bne.n	8006ea4 <VL53L0X_get_pal_range_status+0x1d0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e94:	2200      	movs	r2, #0
 8006e96:	21ff      	movs	r1, #255	; 0xff
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 f99b 	bl	80071d4 <VL53L0X_WrByte>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8006ea4:	8afb      	ldrh	r3, [r7, #22]
 8006ea6:	025b      	lsls	r3, r3, #9
 8006ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006eae:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

		if ((SignalRefClipValue > 0) &&
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d006      	beq.n	8006ec6 <VL53L0X_get_pal_range_status+0x1f2>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8006eb8:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8006eba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d902      	bls.n	8006ec6 <VL53L0X_get_pal_range_status+0x1f2>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006ec6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d109      	bne.n	8006ee2 <VL53L0X_get_pal_range_status+0x20e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006ece:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	2103      	movs	r1, #3
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7fc f91c 	bl	8003114 <VL53L0X_GetLimitCheckEnable>
 8006edc:	4603      	mov	r3, r0
 8006ede:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8006ee2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d023      	beq.n	8006f32 <VL53L0X_get_pal_range_status+0x25e>
 8006eea:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d11f      	bne.n	8006f32 <VL53L0X_get_pal_range_status+0x25e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8006ef2:	893b      	ldrh	r3, [r7, #8]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d102      	bne.n	8006efe <VL53L0X_get_pal_range_status+0x22a>
			SignalRatePerSpad = 0;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	637b      	str	r3, [r7, #52]	; 0x34
 8006efc:	e005      	b.n	8006f0a <VL53L0X_get_pal_range_status+0x236>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	021a      	lsls	r2, r3, #8
 8006f02:	893b      	ldrh	r3, [r7, #8]
 8006f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f08:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8006f0a:	f107 0318 	add.w	r3, r7, #24
 8006f0e:	461a      	mov	r2, r3
 8006f10:	2103      	movs	r1, #3
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f7fc f982 	bl	800321c <VL53L0X_GetLimitCheckValue>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d006      	beq.n	8006f32 <VL53L0X_get_pal_range_status+0x25e>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8006f24:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8006f26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d202      	bcs.n	8006f32 <VL53L0X_get_pal_range_status+0x25e>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f32:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d14a      	bne.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		if (NoneFlag == 1) {
 8006f3a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d103      	bne.n	8006f4a <VL53L0X_get_pal_range_status+0x276>
			*pPalRangeStatus = 255;	 /* NONE */
 8006f42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f44:	22ff      	movs	r2, #255	; 0xff
 8006f46:	701a      	strb	r2, [r3, #0]
 8006f48:	e042      	b.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 1 ||
 8006f4a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d007      	beq.n	8006f62 <VL53L0X_get_pal_range_status+0x28e>
 8006f52:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d003      	beq.n	8006f62 <VL53L0X_get_pal_range_status+0x28e>
					DeviceRangeStatusInternal == 2 ||
 8006f5a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f5e:	2b03      	cmp	r3, #3
 8006f60:	d103      	bne.n	8006f6a <VL53L0X_get_pal_range_status+0x296>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8006f62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f64:	2205      	movs	r2, #5
 8006f66:	701a      	strb	r2, [r3, #0]
 8006f68:	e032      	b.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 6 ||
 8006f6a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f6e:	2b06      	cmp	r3, #6
 8006f70:	d003      	beq.n	8006f7a <VL53L0X_get_pal_range_status+0x2a6>
 8006f72:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f76:	2b09      	cmp	r3, #9
 8006f78:	d103      	bne.n	8006f82 <VL53L0X_get_pal_range_status+0x2ae>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8006f7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f7c:	2204      	movs	r2, #4
 8006f7e:	701a      	strb	r2, [r3, #0]
 8006f80:	e026      	b.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 8 ||
 8006f82:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f86:	2b08      	cmp	r3, #8
 8006f88:	d007      	beq.n	8006f9a <VL53L0X_get_pal_range_status+0x2c6>
 8006f8a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006f8e:	2b0a      	cmp	r3, #10
 8006f90:	d003      	beq.n	8006f9a <VL53L0X_get_pal_range_status+0x2c6>
					DeviceRangeStatusInternal == 10 ||
 8006f92:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d103      	bne.n	8006fa2 <VL53L0X_get_pal_range_status+0x2ce>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8006f9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f9c:	2203      	movs	r2, #3
 8006f9e:	701a      	strb	r2, [r3, #0]
 8006fa0:	e016      	b.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 4 ||
 8006fa2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d003      	beq.n	8006fb2 <VL53L0X_get_pal_range_status+0x2de>
 8006faa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d103      	bne.n	8006fba <VL53L0X_get_pal_range_status+0x2e6>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8006fb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fb4:	2202      	movs	r2, #2
 8006fb6:	701a      	strb	r2, [r3, #0]
 8006fb8:	e00a      	b.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		} else if (SigmaLimitflag == 1) {
 8006fba:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d103      	bne.n	8006fca <VL53L0X_get_pal_range_status+0x2f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8006fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	701a      	strb	r2, [r3, #0]
 8006fc8:	e002      	b.n	8006fd0 <VL53L0X_get_pal_range_status+0x2fc>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8006fca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fcc:	2200      	movs	r2, #0
 8006fce:	701a      	strb	r2, [r3, #0]
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006fd0:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	2101      	movs	r1, #1
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f7fc f89b 	bl	8003114 <VL53L0X_GetLimitCheckEnable>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8006fe4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d14f      	bne.n	800708c <VL53L0X_get_pal_range_status+0x3b8>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8006fec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <VL53L0X_get_pal_range_status+0x328>
 8006ff4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d103      	bne.n	8007004 <VL53L0X_get_pal_range_status+0x330>
			Temp8 = 1;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007002:	e002      	b.n	800700a <VL53L0X_get_pal_range_status+0x336>
		else
			Temp8 = 0;
 8007004:	2300      	movs	r3, #0
 8007006:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007010:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8007014:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007018:	2b04      	cmp	r3, #4
 800701a:	d003      	beq.n	8007024 <VL53L0X_get_pal_range_status+0x350>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800701c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8007020:	2b00      	cmp	r3, #0
 8007022:	d103      	bne.n	800702c <VL53L0X_get_pal_range_status+0x358>
			Temp8 = 1;
 8007024:	2301      	movs	r3, #1
 8007026:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800702a:	e002      	b.n	8007032 <VL53L0X_get_pal_range_status+0x35e>
		else
			Temp8 = 0;
 800702c:	2300      	movs	r3, #0
 800702e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007038:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800703c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8007040:	2b00      	cmp	r3, #0
 8007042:	d003      	beq.n	800704c <VL53L0X_get_pal_range_status+0x378>
 8007044:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007048:	2b01      	cmp	r3, #1
 800704a:	d103      	bne.n	8007054 <VL53L0X_get_pal_range_status+0x380>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800704c:	2301      	movs	r3, #1
 800704e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007052:	e002      	b.n	800705a <VL53L0X_get_pal_range_status+0x386>
		else
			Temp8 = 0;
 8007054:	2300      	movs	r3, #0
 8007056:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007060:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8007064:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007068:	2b00      	cmp	r3, #0
 800706a:	d003      	beq.n	8007074 <VL53L0X_get_pal_range_status+0x3a0>
 800706c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007070:	2b01      	cmp	r3, #1
 8007072:	d103      	bne.n	800707c <VL53L0X_get_pal_range_status+0x3a8>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8007074:	2301      	movs	r3, #1
 8007076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800707a:	e002      	b.n	8007082 <VL53L0X_get_pal_range_status+0x3ae>
		else
			Temp8 = 0;
 800707c:	2300      	movs	r3, #0
 800707e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007088:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800708c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 8007090:	4618      	mov	r0, r3
 8007092:	3740      	adds	r7, #64	; 0x40
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8007098:	b580      	push	{r7, lr}
 800709a:	b088      	sub	sp, #32
 800709c:	af02      	add	r7, sp, #8
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	330a      	adds	r3, #10
 80070a8:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f8d3 0180 	ldr.w	r0, [r3, #384]	; 0x180
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f893 3184 	ldrb.w	r3, [r3, #388]	; 0x184
 80070b6:	b299      	uxth	r1, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	4613      	mov	r3, r2
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	f7f9 feb2 	bl	8000e2c <HAL_I2C_Master_Transmit>
 80070c8:	4603      	mov	r3, r0
 80070ca:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80070cc:	693b      	ldr	r3, [r7, #16]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b088      	sub	sp, #32
 80070da:	af02      	add	r7, sp, #8
 80070dc:	60f8      	str	r0, [r7, #12]
 80070de:	60b9      	str	r1, [r7, #8]
 80070e0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	330a      	adds	r3, #10
 80070e6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f8d3 0180 	ldr.w	r0, [r3, #384]	; 0x180
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f893 3184 	ldrb.w	r3, [r3, #388]	; 0x184
 80070f4:	f043 0301 	orr.w	r3, r3, #1
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	b299      	uxth	r1, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	b29a      	uxth	r2, r3
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	9300      	str	r3, [sp, #0]
 8007104:	4613      	mov	r3, r2
 8007106:	68ba      	ldr	r2, [r7, #8]
 8007108:	f7f9 ff8e 	bl	8001028 <HAL_I2C_Master_Receive>
 800710c:	4603      	mov	r3, r0
 800710e:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8007110:	693b      	ldr	r3, [r7, #16]
}
 8007112:	4618      	mov	r0, r3
 8007114:	3718      	adds	r7, #24
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
	...

0800711c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	607a      	str	r2, [r7, #4]
 8007126:	603b      	str	r3, [r7, #0]
 8007128:	460b      	mov	r3, r1
 800712a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800712c:	2300      	movs	r3, #0
 800712e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	2b3f      	cmp	r3, #63	; 0x3f
 8007134:	d902      	bls.n	800713c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8007136:	f06f 0303 	mvn.w	r3, #3
 800713a:	e016      	b.n	800716a <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800713c:	4a0d      	ldr	r2, [pc, #52]	; (8007174 <VL53L0X_WriteMulti+0x58>)
 800713e:	7afb      	ldrb	r3, [r7, #11]
 8007140:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 8007142:	683a      	ldr	r2, [r7, #0]
 8007144:	6879      	ldr	r1, [r7, #4]
 8007146:	480c      	ldr	r0, [pc, #48]	; (8007178 <VL53L0X_WriteMulti+0x5c>)
 8007148:	f000 f998 	bl	800747c <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	3301      	adds	r3, #1
 8007150:	461a      	mov	r2, r3
 8007152:	4908      	ldr	r1, [pc, #32]	; (8007174 <VL53L0X_WriteMulti+0x58>)
 8007154:	68f8      	ldr	r0, [r7, #12]
 8007156:	f7ff ff9f 	bl	8007098 <_I2CWrite>
 800715a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d001      	beq.n	8007166 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007162:	23ec      	movs	r3, #236	; 0xec
 8007164:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007166:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	20000518 	.word	0x20000518
 8007178:	20000519 	.word	0x20000519

0800717c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800717c:	b580      	push	{r7, lr}
 800717e:	b086      	sub	sp, #24
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	607a      	str	r2, [r7, #4]
 8007186:	603b      	str	r3, [r7, #0]
 8007188:	460b      	mov	r3, r1
 800718a:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800718c:	2300      	movs	r3, #0
 800718e:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8007190:	f107 030b 	add.w	r3, r7, #11
 8007194:	2201      	movs	r2, #1
 8007196:	4619      	mov	r1, r3
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f7ff ff7d 	bl	8007098 <_I2CWrite>
 800719e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d002      	beq.n	80071ac <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80071a6:	23ec      	movs	r3, #236	; 0xec
 80071a8:	75fb      	strb	r3, [r7, #23]
        goto done;
 80071aa:	e00c      	b.n	80071c6 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	6879      	ldr	r1, [r7, #4]
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f7ff ff90 	bl	80070d6 <_I2CRead>
 80071b6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d002      	beq.n	80071c4 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80071be:	23ec      	movs	r3, #236	; 0xec
 80071c0:	75fb      	strb	r3, [r7, #23]
 80071c2:	e000      	b.n	80071c6 <VL53L0X_ReadMulti+0x4a>
    }
done:
 80071c4:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 80071c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3718      	adds	r7, #24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
	...

080071d4 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	460b      	mov	r3, r1
 80071de:	70fb      	strb	r3, [r7, #3]
 80071e0:	4613      	mov	r3, r2
 80071e2:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071e4:	2300      	movs	r3, #0
 80071e6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80071e8:	4a0b      	ldr	r2, [pc, #44]	; (8007218 <VL53L0X_WrByte+0x44>)
 80071ea:	78fb      	ldrb	r3, [r7, #3]
 80071ec:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 80071ee:	4a0a      	ldr	r2, [pc, #40]	; (8007218 <VL53L0X_WrByte+0x44>)
 80071f0:	78bb      	ldrb	r3, [r7, #2]
 80071f2:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80071f4:	2202      	movs	r2, #2
 80071f6:	4908      	ldr	r1, [pc, #32]	; (8007218 <VL53L0X_WrByte+0x44>)
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f7ff ff4d 	bl	8007098 <_I2CWrite>
 80071fe:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007206:	23ec      	movs	r3, #236	; 0xec
 8007208:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800720a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800720e:	4618      	mov	r0, r3
 8007210:	3710      	adds	r7, #16
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	20000518 	.word	0x20000518

0800721c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	460b      	mov	r3, r1
 8007226:	70fb      	strb	r3, [r7, #3]
 8007228:	4613      	mov	r3, r2
 800722a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800722c:	2300      	movs	r3, #0
 800722e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8007230:	4a0e      	ldr	r2, [pc, #56]	; (800726c <VL53L0X_WrWord+0x50>)
 8007232:	78fb      	ldrb	r3, [r7, #3]
 8007234:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8007236:	883b      	ldrh	r3, [r7, #0]
 8007238:	0a1b      	lsrs	r3, r3, #8
 800723a:	b29b      	uxth	r3, r3
 800723c:	b2da      	uxtb	r2, r3
 800723e:	4b0b      	ldr	r3, [pc, #44]	; (800726c <VL53L0X_WrWord+0x50>)
 8007240:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 8007242:	883b      	ldrh	r3, [r7, #0]
 8007244:	b2da      	uxtb	r2, r3
 8007246:	4b09      	ldr	r3, [pc, #36]	; (800726c <VL53L0X_WrWord+0x50>)
 8007248:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800724a:	2203      	movs	r2, #3
 800724c:	4907      	ldr	r1, [pc, #28]	; (800726c <VL53L0X_WrWord+0x50>)
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f7ff ff22 	bl	8007098 <_I2CWrite>
 8007254:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d001      	beq.n	8007260 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800725c:	23ec      	movs	r3, #236	; 0xec
 800725e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007260:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007264:	4618      	mov	r0, r3
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	20000518 	.word	0x20000518

08007270 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	4608      	mov	r0, r1
 800727a:	4611      	mov	r1, r2
 800727c:	461a      	mov	r2, r3
 800727e:	4603      	mov	r3, r0
 8007280:	70fb      	strb	r3, [r7, #3]
 8007282:	460b      	mov	r3, r1
 8007284:	70bb      	strb	r3, [r7, #2]
 8007286:	4613      	mov	r3, r2
 8007288:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800728a:	2300      	movs	r3, #0
 800728c:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800728e:	f107 020e 	add.w	r2, r7, #14
 8007292:	78fb      	ldrb	r3, [r7, #3]
 8007294:	4619      	mov	r1, r3
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 f81e 	bl	80072d8 <VL53L0X_RdByte>
 800729c:	4603      	mov	r3, r0
 800729e:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 80072a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d110      	bne.n	80072ca <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 80072a8:	7bba      	ldrb	r2, [r7, #14]
 80072aa:	78bb      	ldrb	r3, [r7, #2]
 80072ac:	4013      	ands	r3, r2
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	787b      	ldrb	r3, [r7, #1]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 80072b8:	7bba      	ldrb	r2, [r7, #14]
 80072ba:	78fb      	ldrb	r3, [r7, #3]
 80072bc:	4619      	mov	r1, r3
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7ff ff88 	bl	80071d4 <VL53L0X_WrByte>
 80072c4:	4603      	mov	r3, r0
 80072c6:	73fb      	strb	r3, [r7, #15]
 80072c8:	e000      	b.n	80072cc <VL53L0X_UpdateByte+0x5c>
        goto done;
 80072ca:	bf00      	nop
done:
    return Status;
 80072cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3710      	adds	r7, #16
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	460b      	mov	r3, r1
 80072e2:	607a      	str	r2, [r7, #4]
 80072e4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072e6:	2300      	movs	r3, #0
 80072e8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80072ea:	f107 030b 	add.w	r3, r7, #11
 80072ee:	2201      	movs	r2, #1
 80072f0:	4619      	mov	r1, r3
 80072f2:	68f8      	ldr	r0, [r7, #12]
 80072f4:	f7ff fed0 	bl	8007098 <_I2CWrite>
 80072f8:	6138      	str	r0, [r7, #16]
    if( status_int ){
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007300:	23ec      	movs	r3, #236	; 0xec
 8007302:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007304:	e00c      	b.n	8007320 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8007306:	2201      	movs	r2, #1
 8007308:	6879      	ldr	r1, [r7, #4]
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f7ff fee3 	bl	80070d6 <_I2CRead>
 8007310:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d002      	beq.n	800731e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007318:	23ec      	movs	r3, #236	; 0xec
 800731a:	75fb      	strb	r3, [r7, #23]
 800731c:	e000      	b.n	8007320 <VL53L0X_RdByte+0x48>
    }
done:
 800731e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8007320:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007324:	4618      	mov	r0, r3
 8007326:	3718      	adds	r7, #24
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	460b      	mov	r3, r1
 8007336:	607a      	str	r2, [r7, #4]
 8007338:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800733a:	2300      	movs	r3, #0
 800733c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800733e:	f107 030b 	add.w	r3, r7, #11
 8007342:	2201      	movs	r2, #1
 8007344:	4619      	mov	r1, r3
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f7ff fea6 	bl	8007098 <_I2CWrite>
 800734c:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d002      	beq.n	800735a <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007354:	23ec      	movs	r3, #236	; 0xec
 8007356:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007358:	e017      	b.n	800738a <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800735a:	2202      	movs	r2, #2
 800735c:	490e      	ldr	r1, [pc, #56]	; (8007398 <VL53L0X_RdWord+0x6c>)
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f7ff feb9 	bl	80070d6 <_I2CRead>
 8007364:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d002      	beq.n	8007372 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800736c:	23ec      	movs	r3, #236	; 0xec
 800736e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007370:	e00b      	b.n	800738a <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8007372:	4b09      	ldr	r3, [pc, #36]	; (8007398 <VL53L0X_RdWord+0x6c>)
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	b29b      	uxth	r3, r3
 8007378:	021b      	lsls	r3, r3, #8
 800737a:	b29a      	uxth	r2, r3
 800737c:	4b06      	ldr	r3, [pc, #24]	; (8007398 <VL53L0X_RdWord+0x6c>)
 800737e:	785b      	ldrb	r3, [r3, #1]
 8007380:	b29b      	uxth	r3, r3
 8007382:	4413      	add	r3, r2
 8007384:	b29a      	uxth	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800738a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800738e:	4618      	mov	r0, r3
 8007390:	3718      	adds	r7, #24
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	20000518 	.word	0x20000518

0800739c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	460b      	mov	r3, r1
 80073a6:	607a      	str	r2, [r7, #4]
 80073a8:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073aa:	2300      	movs	r3, #0
 80073ac:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80073ae:	f107 030b 	add.w	r3, r7, #11
 80073b2:	2201      	movs	r2, #1
 80073b4:	4619      	mov	r1, r3
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f7ff fe6e 	bl	8007098 <_I2CWrite>
 80073bc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80073c4:	23ec      	movs	r3, #236	; 0xec
 80073c6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80073c8:	e01b      	b.n	8007402 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 80073ca:	2204      	movs	r2, #4
 80073cc:	4910      	ldr	r1, [pc, #64]	; (8007410 <VL53L0X_RdDWord+0x74>)
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	f7ff fe81 	bl	80070d6 <_I2CRead>
 80073d4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d002      	beq.n	80073e2 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80073dc:	23ec      	movs	r3, #236	; 0xec
 80073de:	75fb      	strb	r3, [r7, #23]
        goto done;
 80073e0:	e00f      	b.n	8007402 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 80073e2:	4b0b      	ldr	r3, [pc, #44]	; (8007410 <VL53L0X_RdDWord+0x74>)
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	061a      	lsls	r2, r3, #24
 80073e8:	4b09      	ldr	r3, [pc, #36]	; (8007410 <VL53L0X_RdDWord+0x74>)
 80073ea:	785b      	ldrb	r3, [r3, #1]
 80073ec:	041b      	lsls	r3, r3, #16
 80073ee:	441a      	add	r2, r3
 80073f0:	4b07      	ldr	r3, [pc, #28]	; (8007410 <VL53L0X_RdDWord+0x74>)
 80073f2:	789b      	ldrb	r3, [r3, #2]
 80073f4:	021b      	lsls	r3, r3, #8
 80073f6:	4413      	add	r3, r2
 80073f8:	4a05      	ldr	r2, [pc, #20]	; (8007410 <VL53L0X_RdDWord+0x74>)
 80073fa:	78d2      	ldrb	r2, [r2, #3]
 80073fc:	441a      	add	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 8007402:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007406:	4618      	mov	r0, r3
 8007408:	3718      	adds	r7, #24
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	20000518 	.word	0x20000518

08007414 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800741c:	2300      	movs	r3, #0
 800741e:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 8007420:	2002      	movs	r0, #2
 8007422:	f7f9 f91b 	bl	800065c <HAL_Delay>
    return status;
 8007426:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <__libc_init_array>:
 8007434:	b570      	push	{r4, r5, r6, lr}
 8007436:	2600      	movs	r6, #0
 8007438:	4d0c      	ldr	r5, [pc, #48]	; (800746c <__libc_init_array+0x38>)
 800743a:	4c0d      	ldr	r4, [pc, #52]	; (8007470 <__libc_init_array+0x3c>)
 800743c:	1b64      	subs	r4, r4, r5
 800743e:	10a4      	asrs	r4, r4, #2
 8007440:	42a6      	cmp	r6, r4
 8007442:	d109      	bne.n	8007458 <__libc_init_array+0x24>
 8007444:	f000 f838 	bl	80074b8 <_init>
 8007448:	2600      	movs	r6, #0
 800744a:	4d0a      	ldr	r5, [pc, #40]	; (8007474 <__libc_init_array+0x40>)
 800744c:	4c0a      	ldr	r4, [pc, #40]	; (8007478 <__libc_init_array+0x44>)
 800744e:	1b64      	subs	r4, r4, r5
 8007450:	10a4      	asrs	r4, r4, #2
 8007452:	42a6      	cmp	r6, r4
 8007454:	d105      	bne.n	8007462 <__libc_init_array+0x2e>
 8007456:	bd70      	pop	{r4, r5, r6, pc}
 8007458:	f855 3b04 	ldr.w	r3, [r5], #4
 800745c:	4798      	blx	r3
 800745e:	3601      	adds	r6, #1
 8007460:	e7ee      	b.n	8007440 <__libc_init_array+0xc>
 8007462:	f855 3b04 	ldr.w	r3, [r5], #4
 8007466:	4798      	blx	r3
 8007468:	3601      	adds	r6, #1
 800746a:	e7f2      	b.n	8007452 <__libc_init_array+0x1e>
 800746c:	080074f8 	.word	0x080074f8
 8007470:	080074f8 	.word	0x080074f8
 8007474:	080074f8 	.word	0x080074f8
 8007478:	080074fc 	.word	0x080074fc

0800747c <memcpy>:
 800747c:	440a      	add	r2, r1
 800747e:	4291      	cmp	r1, r2
 8007480:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007484:	d100      	bne.n	8007488 <memcpy+0xc>
 8007486:	4770      	bx	lr
 8007488:	b510      	push	{r4, lr}
 800748a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800748e:	4291      	cmp	r1, r2
 8007490:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007494:	d1f9      	bne.n	800748a <memcpy+0xe>
 8007496:	bd10      	pop	{r4, pc}

08007498 <memset>:
 8007498:	4603      	mov	r3, r0
 800749a:	4402      	add	r2, r0
 800749c:	4293      	cmp	r3, r2
 800749e:	d100      	bne.n	80074a2 <memset+0xa>
 80074a0:	4770      	bx	lr
 80074a2:	f803 1b01 	strb.w	r1, [r3], #1
 80074a6:	e7f9      	b.n	800749c <memset+0x4>

080074a8 <strcpy>:
 80074a8:	4603      	mov	r3, r0
 80074aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074ae:	f803 2b01 	strb.w	r2, [r3], #1
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	d1f9      	bne.n	80074aa <strcpy+0x2>
 80074b6:	4770      	bx	lr

080074b8 <_init>:
 80074b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ba:	bf00      	nop
 80074bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074be:	bc08      	pop	{r3}
 80074c0:	469e      	mov	lr, r3
 80074c2:	4770      	bx	lr

080074c4 <_fini>:
 80074c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c6:	bf00      	nop
 80074c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ca:	bc08      	pop	{r3}
 80074cc:	469e      	mov	lr, r3
 80074ce:	4770      	bx	lr
