# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.ip_user_files/bd/project_design_1/sim/project_design_1.vhd" \
"../../../../project.srcs/sources_1/imports/hdl/project_design_1_wrapper.vhd" \
"../../../../project.srcs/sim_1/new/project_simulation.vhd" \

# Do not sort compile order
nosort
