{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501022598607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501022598611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 18:43:18 2017 " "Processing started: Tue Jul 25 18:43:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501022598611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022598611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022598611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1501022598839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Hexadecimal_To_Seven_Segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Hexadecimal_To_Seven_Segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "../PS2/Hexadecimal_To_Seven_Segment.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/PS2_Demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/PS2_Demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "../PS2/PS2_Demo.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/PS2_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/PS2_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2/PS2_Controller.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Altera_UP_PS2_Data_In.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Altera_UP_PS2_Data_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../PS2/Altera_UP_PS2_Data_In.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Altera_UP_PS2_Command_Out.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Altera_UP_PS2_Command_Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../PS2/Altera_UP_PS2_Command_Out.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics.v(70) " "Verilog HDL information at graphics.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501022606620 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "graphics.v(612) " "Verilog HDL Event Control warning at graphics.v(612): Event Control contains a complex event expression" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 612 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1501022606621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/graphics.v 9 9 " "Found 9 design units, including 9 entities, in source file Verilog FIles/graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "2 hdrawblock " "Found entity 2: hdrawblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "3 vdrawblock " "Found entity 3: vdrawblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawsquare " "Found entity 4: drawsquare" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "5 clearscreen " "Found entity 5: clearscreen" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "6 ball " "Found entity 6: ball" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "7 drawball " "Found entity 7: drawball" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "8 drawhblock " "Found entity 8: drawhblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""} { "Info" "ISGN_ENTITY_NAME" "9 drawvblock " "Found entity 9: drawvblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/endgame.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog FIles/endgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 endgamemux " "Found entity 1: endgamemux" {  } { { "Verilog FIles/endgame.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/endgame.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(38) " "Verilog HDL information at counter.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/counter.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501022606628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/counter.v 3 3 " "Found 3 design units, including 3 entities, in source file Verilog FIles/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterhz " "Found entity 1: counterhz" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606628 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/counter.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606628 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/counter.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606628 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballpos collision2.v(10) " "Verilog Module Declaration warning at collision2.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballpos\"" {  } { { "Verilog FIles/collision2.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/collision2.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501022606632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision2.v(94) " "Verilog HDL information at collision2.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/collision2.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/collision2.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501022606632 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballcollisions collision2.v(72) " "Verilog Module Declaration warning at collision2.v(72): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballcollisions\"" {  } { { "Verilog FIles/collision2.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/collision2.v" 72 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501022606632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/collision2.v 2 2 " "Found 2 design units, including 2 entities, in source file Verilog FIles/collision2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballpos " "Found entity 1: ballpos" {  } { { "Verilog FIles/collision2.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/collision2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606633 ""} { "Info" "ISGN_ENTITY_NAME" "2 ballcollisions " "Found entity 2: ballcollisions" {  } { { "Verilog FIles/collision2.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/collision2.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/block.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog FIles/block.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 project.v(34) " "Verilog HDL Declaration information at project.v(34): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501022606638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 project.v(35) " "Verilog HDL Declaration information at project.v(35): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501022606638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 project.v(36) " "Verilog HDL Declaration information at project.v(36): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501022606638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 project.v(37) " "Verilog HDL Declaration information at project.v(37): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501022606638 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(302) " "Verilog HDL information at project.v(302): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 302 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501022606638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606639 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606639 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606639 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/project.v" 835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VGA/vga_adapter/vga_controller.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../VGA/vga_adapter/vga_address_translator.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501022606652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "obb graphics.v(278) " "Verilog HDL Implicit Net warning at graphics.v(278): created implicit net for \"obb\"" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501022606652 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "blockout graphics.v(134) " "Verilog HDL Procedural Assignment error at graphics.v(134): object \"blockout\" on left-hand side of assignment must have a variable data type" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 134 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1501022606654 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "blockout graphics.v(141) " "Verilog HDL Procedural Assignment error at graphics.v(141): object \"blockout\" on left-hand side of assignment must have a variable data type" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/Verilog FIles/graphics.v" 141 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1501022606654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file /cmshome/shenkev4/Desktop/kevin/cscb58-final-project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501022606787 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 25 18:43:26 2017 " "Processing ended: Tue Jul 25 18:43:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501022606787 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501022606787 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501022606787 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606787 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501022606904 ""}
