============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:09:21 pm
  Module:                 carry_select_adder_46814_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5 ps) Path Delay Check
     Startpoint: (F) A[18]
       Endpoint: (F) S[31]

                   Capture    Launch  
      Path Delay:+    4500         -  
      Drv Adjust:+       0         0  
         Arrival:=    4500            
                                      
   Required Time:=    4500            
       Data Path:-    4495            
           Slack:=       5            

Exceptions/Constraints:
  max_delay             4500            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags     Arc     Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------
  A[18]                                                      -       -         F     (arrival)                       3 12.5  1000     0       0    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g44/Y                             -       A->Y      R     sky130_fd_sc_hd__clkinv_1       2  9.0   221   277     277    (-,-) 
  CSA_BLOCKS[3].RCA_C1/F1A/g40__5122/Y                       -       A->Y      F     sky130_fd_sc_hd__nand2_1        2 10.3   108   136     414    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g2/Y            -       B1->Y     R     sky130_fd_sc_hd__o21ai_2        1  3.7    94    78     491    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g87__7098/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        1  5.6    57    74     565    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g64/Y           -       A->Y      R     sky130_fd_sc_hd__inv_2          2  9.1    50    66     631    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g60__6161/Y     -       B2->Y     F     sky130_fd_sc_hd__o2bb2ai_1      2  8.4    98    85     715    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g62__7410/Y     -       A->Y      R     sky130_fd_sc_hd__nand2_1        1  3.7    55    82     798    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g60__2346/Y     -       A->Y      F     sky130_fd_sc_hd__nand2_1        1  4.2    59    55     853    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g61/Y           -       A->Y      R     sky130_fd_sc_hd__clkinv_1       2  9.1    59    72     925    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g57__5107/Y     -       B2->Y     F     sky130_fd_sc_hd__o2bb2ai_1      2  8.4    98    87    1012    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g2/X            -       A1->X     F     sky130_fd_sc_hd__a21o_1         2  8.4    58   198    1210    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g2/X            -       A1->X     F     sky130_fd_sc_hd__a21o_1         1  6.3    49   172    1382    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g57__1881/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_2           1  5.8    81   337    1719    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g57__5115/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1           1  5.8    96   391    2109    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g57__7482/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1           1  5.8    96   396    2506    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g57__4733/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1           1  5.8    96   396    2902    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g57__6161/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1           1  6.3    99   400    3302    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[12].FA/g57__9315/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_2           1  5.8    81   355    3657    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[13].FA/g57__9945/SUM  -       CIN->SUM  F     sky130_fd_sc_hd__fa_1           1  3.1    83   436    4093    (-,-) 
  g569__8428/X                                               -       A0->X     F     sky130_fd_sc_hd__mux2_2         1 51.3   158   401    4495    (-,-) 
  S[31]                                                      <<<     -         F     (port)                          -    -     -     0    4495    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------

