Library {
  Name			  "xrbsMath_r3"
  Version		  5.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Tue Feb 04 18:37:04 2003"
  Creator		  "singhj"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "singhj"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Apr 27 15:22:26 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:120>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xrbsMath_r3"
    Location		    [431, 131, 907, 555]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "CORDIC ATAN"
      Ports		      [2, 2]
      Position		      [25, 123, 110, 227]
      BackgroundColor	      "yellow"
      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'Lin"
"kStatus', 'none');"
      TreatAsAtomicUnit	      off
      MaskDescription	      "A parallel implementation, circular vectoring m"
"ode CORDIC processor for performing rectangular-to-polar conversion.  The num"
"ber of iteration stages (and resultant output accuracy) and the processor ari"
"thmetic precision are controlled by the mask customization."
      MaskHelp		      "web(xlhtmldoclink('CORDIC ATAN'));"
      MaskPromptString	      "Number of Processing Elements (integer value st"
"arting from 1)|X, Y Data Width|X, Y Binary Point Position|Latency for each Pr"
"ocessing Element [1 0 0 1]|Previous Number of Stages|Previous Pipeline Values"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "stages=@1;pe_nbits=@2;pe_binpt=@3;pipeline_x=@4"
";prev_stages=@5;pipeline=@6;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nsav_gcb=gcb;\nstages = "
"round(sum(abs(stages)));\nif (stages == 0)\n	stages = prev_stages;\nen"
"d\nx = zeros(1,stages);\npipe_size = max(size(pipeline_x));\nif pipe_size >= "
"stages\n	x(1,1:stages) = pipeline_x(1,1:stages);\nelse\n	x(1,1:"
"pipe_size) = pipeline_x(1,1:pipe_size);\nend\n\nif (stages ~=prev_stages)\n"
"	pipeline=x;\n	cordic_pe = find_system(gcb, 'lookUnderMasks', '"
"all', 'FollowLinks','on','masktype', 'CORDIC parallel PE');\n    \n  a=find_s"
"ystem(cordic_pe{1}, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', '"
"CORDIC iteration PE');\n  for i= 2:length(a)\n    for j=1:3\n	  delete"
"_line(cordic_pe{1}, ['CORDIC PE' int2str(i-1) '/' int2str(j)], ['CORDIC PE' i"
"nt2str(i) '/' int2str(j)]);\n    end\n  end\n    if length(a)>0,\n      delet"
"e_line(cordic_pe{1}, 'x/1', 'CORDIC PE1/1');\n      delete_line(cordic_pe{1},"
" 'y/1', 'CORDIC PE1/2');\n      delete_line(cordic_pe{1}, 'z/1', 'CORDIC PE1/"
"3');\n      delete_line(cordic_pe{1}, ['CORDIC PE' int2str(length(a)) '/1'],'"
"X/1');\n      delete_line(cordic_pe{1}, ['CORDIC PE' int2str(length(a)) '/2']"
",'Terminator/1');\n      delete_line(cordic_pe{1}, ['CORDIC PE' int2str(lengt"
"h(a)) '/3'],'Z/1');\n    elseif length(a)==0\n      temp_port=get_param([cord"
"ic_pe{1} '/x'],'porthandles');\n      temp_line=get_param(temp_port.Outport,'"
"line');\n      if temp_line>=0  delete_line(temp_line); end\n      temp_port="
"get_param([cordic_pe{1} '/y'],'porthandles');\n      temp_line=get_param(temp"
"_port.Outport,'line');\n      if temp_line>=0  delete_line(temp_line); end\n "
"     temp_port=get_param([cordic_pe{1} '/z'],'porthandles');\n      temp_line"
"=get_param(temp_port.Outport,'line');\n      if temp_line>=0  delete_line(tem"
"p_line); end\n    end\n\n    for i=2:length(a)\n      delete_block(a{i});\n  "
"  end\n    for i=2:stages,\n        add_block([cordic_pe{1} '/CORDIC PE1'], ["
"cordic_pe{1} '/CORDIC PE' int2str(i)], 'ii', int2str(i-1),'pe_nbits', 'pe_nbi"
"ts','pe_binpt', 'pe_binpt','pipeline',['pipeline(1,' int2str(i) ')'],'positio"
"n',[150+(i-1)*125, 70, 205+(i-1)*125, 130]);\n    end\n\n    for i= 2:stages,"
"\n      for j=1:3\n		add_line(cordic_pe{1}, ['CORDIC PE' int2st"
"r(i-1) '/' int2str(j)], ['CORDIC PE' int2str(i) '/' int2str(j)], 'autorouting"
"', 'on');\n      end\n    end\n\n    if stages==0\n      add_line(cordic_pe{1"
"}, 'x/1', 'X/1', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'y/1', '"
"Terminator/1', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'z/1', 'Z/"
"1', 'autorouting', 'on');\n    elseif stages>0\n      add_line(cordic_pe{1}, "
"'x/1', 'CORDIC PE1/1', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'y"
"/1', 'CORDIC PE1/2', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'z/1"
"', 'CORDIC PE1/3', 'autorouting', 'on');\n\n      set_param([cordic_pe{1} '/'"
" 'X'], 'Position', [150+stages*125, 72, 180+stages*125, 86]);\n      set_para"
"m([cordic_pe{1} '/' 'Terminator'], 'Position', [210+stages*125, 92, 225+stage"
"s*125, 108]);\n      set_param([cordic_pe{1} '/' 'Z'], 'Position', [240+stage"
"s*125, 113, 270+stages*125, 127]);\n\n      add_line(cordic_pe{1}, ['CORDIC P"
"E' int2str(stages) '/1'], 'X/1', 'autorouting', 'on');\n      add_line(cordic"
"_pe{1}, ['CORDIC PE' int2str(stages) '/2'], 'Terminator/1', 'autorouting', 'o"
"n');\n      add_line(cordic_pe{1}, ['CORDIC PE' int2str(stages) '/3'],'Z/1', "
"'autorouting', 'on');\n\n      % force a \"compile\" of the constituent const"
"ant blocks to\n      % workaround a data propagation problem\n      find_syst"
"em(cordic_pe{1}, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'MaskType','Xi"
"linx Constant Block');\n  end\n	set_param(sav_gcb, 'prev_stages', int2"
"str(stages));\n	set_param(sav_gcb, 'pipeline', [ '[' int2str(x) ']']);"
"\nelse\n	if (sum(pipeline~=x))\n		set_param(gcb, 'pipeli"
"ne', [ '[' int2str(x) ']']);\n	end\nend\nstr = sprintf('-%d',sum(x) + "
"3);\n\n  "
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,str);"
"\nport_label('input',1,'x');\nport_label('input',2,'y');\nport_label('output'"
",1,'mag');\nport_label('output',2,'atan');\nplot([0 0 iWidth iWidth 0], [0 iH"
"eight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|20|15|ones(1,8)|8|[1  1  1  1  1  1  1  1]"
      System {
	Name			"CORDIC ATAN"
	Location		[325, 375, 1110, 1027]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [35, 53, 65, 67]
	}
	Block {
	  BlockType		  Inport
	  Name			  "y"
	  Position		  [35, 98, 65, 112]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CORDIC \nPipe Balance"
	  Ports			  [1, 1]
	  Position		  [350, 170, 390, 190]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "sum(pipeline)"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CORDIC \nPipe Balance1"
	  Ports			  [1, 1]
	  Position		  [350, 195, 390, 215]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "sum(pipeline)+1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CORDIC \nPipe Balance2"
	  Ports			  [1, 1]
	  Position		  [525, 45, 565, 65]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CORDIC Fine Angle PE"
	  Ports			  [3, 2]
	  Position		  [335, 38, 395, 102]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskType		  "CORDIC parallel PE"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');\npo"
"rt_label('output',2,'Z');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0"
"]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CORDIC Fine Angle PE"
	    Location		    [182, 82, 967, 734]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [15, 73, 45, 87]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [40, 93, 70, 107]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [65, 113, 95, 127]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE1"
	      Ports		      [3, 3]
	      Position		      [150, 70, 205, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|pe_nbits|pe_binpt|atan||pipeline(1,1)"
	      System {
		Name			"CORDIC PE1"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE2"
	      Ports		      [3, 3]
	      Position		      [275, 70, 330, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|pe_nbits|pe_binpt|atan||pipeline(1,2)"
	      System {
		Name			"CORDIC PE2"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE3"
	      Ports		      [3, 3]
	      Position		      [400, 70, 455, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|pe_nbits|pe_binpt|atan||pipeline(1,3)"
	      System {
		Name			"CORDIC PE3"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE4"
	      Ports		      [3, 3]
	      Position		      [525, 70, 580, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|pe_nbits|pe_binpt|atan||pipeline(1,4)"
	      System {
		Name			"CORDIC PE4"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE5"
	      Ports		      [3, 3]
	      Position		      [650, 70, 705, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|pe_nbits|pe_binpt|atan||pipeline(1,5)"
	      System {
		Name			"CORDIC PE5"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE6"
	      Ports		      [3, 3]
	      Position		      [775, 70, 830, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|pe_nbits|pe_binpt|atan||pipeline(1,6)"
	      System {
		Name			"CORDIC PE6"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE7"
	      Ports		      [3, 3]
	      Position		      [900, 70, 955, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|pe_nbits|pe_binpt|atan||pipeline(1,7)"
	      System {
		Name			"CORDIC PE7"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE8"
	      Ports		      [3, 3]
	      Position		      [1025, 70, 1080, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|pe_nbits|pe_binpt|atan||pipeline(1,8)"
	      System {
		Name			"CORDIC PE8"
		Location		[221, 117, 880, 541]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  gen_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [155, 236, 240, 254]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [1210, 92, 1225, 108]
	      NamePlacement	      "alternate"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X"
	      Position		      [1150, 73, 1180, 87]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [1240, 113, 1270, 127]
	      Port		      "2"
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      3
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The fine angle rotation operation is pe"
"rformed iteratively in stages (0..stages-1). \nThe i-th PE rotates its input "
"vector by an angle +/- atan(1/2^i), driving its input y coordinate towards ze"
"ro."
	      Position		      [40, 360]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	      FontSize		      14
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [20, 147, 65, 163]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "pe_nbits"
	  bin_pt		  "pe_binpt"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Correct"
	  Ports			  [3, 1]
	  Position		  [500, 71, 595, 149]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'Z in');\nport_la"
"bel('input',2,'sgn(y)');\nport_label('input',3,'sgn(x)');\nport_label('output"
"',1,'Z');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Correct"
	    Location		    [-6, 124, 779, 776]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Z IN"
	      Position		      [105, 48, 135, 62]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PI_ addsub"
	      Position		      [15, 123, 45, 137]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Z MUX SEL"
	      Position		      [55, 28, 85, 42]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "+PI"
	      Ports		      [0, 1]
	      Position		      [100, 158, 200, 182]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "pi"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "-PI"
	      Ports		      [0, 1]
	      Position		      [100, 198, 200, 222]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-pi"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [350, 152, 420, 228]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      gen_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [105, 121, 145, 139]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [470, 26, 510, 84]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      gen_core		      "on"
	      use_rpm		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [235, 110, 275, 230]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      gen_core		      "on"
	      use_rpm		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [595, 48, 625, 62]
	    }
	    Line {
	      SrcBlock		      "-PI"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "+PI"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Z IN"
	      SrcPort		      1
	      Points		      [160, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 155]
		DstBlock		"AddSub"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [15, 0; 0, -115]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Z MUX SEL"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PI_ addsub"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The  CORDIC algorithm coverges for angl"
"es between  -pi/2 to +pi/2. The Quadrant Correct subsystem reflects\nthe angl"
"e back to the 2nd and 3rd quadrant from the 1st and 4th quadarnt if reflectio"
"n was applied during the\nquadarnt map stage. Reflection is applied by subtra"
"cting the output angle by pi if the original vector was in the\n2nd quadrant "
"and -p if it was in the 3rd quadrant."
	      Position		      [35, 325]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Map"
	  Ports			  [2, 4]
	  Position		  [140, 36, 235, 124]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y');\np"
"ort_label('output',3,'sgn(y)');\nport_label('output',4,'sgn(x)');\nplot([0 0 "
"iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Map"
	    Location		    [215, 74, 860, 589]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [55, 58, 85, 72]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [60, 158, 90, 172]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [350, 154, 395, 176]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [135, 57, 160, 73]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [455, 29, 495, 101]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      gen_core		      "on"
	      use_rpm		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate1"
	      Ports		      [1, 1]
	      Position		      [310, 80, 340, 100]
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      gen_core		      "on"
	      use_rpm		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sgn(x)"
	      Ports		      [1, 1]
	      Position		      [240, 30, 280, 50]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sgn(y)"
	      Ports		      [1, 1]
	      Position		      [475, 215, 515, 235]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X"
	      Position		      [565, 58, 595, 72]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [575, 158, 605, 172]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign(y)"
	      Position		      [570, 218, 600, 232]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign(x)"
	      Position		      [570, 263, 600, 277]
	      Port		      "4"
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"Y"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"sgn(y)"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Negate1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sgn(x)"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 230]
		DstBlock		"sign(x)"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sgn(y)"
	      SrcPort		      1
	      DstBlock		      "sign(y)"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"sgn(x)"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"Negate1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Annotation {
	      Name		      "The  CORDIC algorithm converges for ang"
"les between  -pi/2 to +pi/2. The Quadrant Map subsystem always maps the\nabso"
"lute value for x-axis. This reflects the input vector from the 2nd and 3rd qu"
"adrant to the 1st and 4th quadrant, resp."
	      Position		      [45, 360]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  Position		  [640, 48, 670, 62]
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  Position		  [640, 103, 670, 117]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "CORDIC \nPipe Balance2"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  1
	  DstBlock		  "CORDIC \nPipe Balance2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  2
	  DstBlock		  "Quadrant Correct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CORDIC \nPipe Balance1"
	  SrcPort		  1
	  Points		  [65, 0; 0, -70]
	  DstBlock		  "Quadrant Correct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CORDIC \nPipe Balance"
	  SrcPort		  1
	  Points		  [45, 0; 0, -70]
	  DstBlock		  "Quadrant Correct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  4
	  Points		  [10, 0; 0, 95]
	  DstBlock		  "CORDIC \nPipe Balance1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  3
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "CORDIC \nPipe Balance"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "y"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  2
	  Points		  [70, 0]
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  1
	  Points		  [70, 0]
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [220, 0; 0, -65]
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  3
	}
	Annotation {
	  Name			  "The CORDIC algorithm is implemented in 3 st"
"eps.\n\nStep 1: Coarse Angle Rotation.  The algorithm converges only for angl"
"es between -pi/2 and pi/2, so if x < zero, the input vector is reflected \nto"
" the 1st or 3rd quadrant by making the x-coordinate non-negative. \n\nStep 2:"
" Fine Angle Rotation.  For rectangular-to-polar conversion, the resulting vec"
"tor is rotated through progressively smaller angles, such that y goes\nto zer"
"o. In the i-th stage, the angular rotation is by either +/- atan(1/2^i), depe"
"nding on whether or not its input y is less than or greater than zero. \n\nSt"
"ep 3: Angle Correction. If there was a reflection applied in Step 1, this ste"
"p applies the appropriate angle correction by subtracting it from +/- pi. "
	  Position		  [20, 330]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CORDIC DIVIDER"
      Ports		      [2, 1]
      Position		      [185, 119, 275, 226]
      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'Lin"
"kStatus', 'none');"
      TreatAsAtomicUnit	      off
      MaskType		      "CORDIC Based Divider"
      MaskDescription	      "This design implements a divider circuit using "
"a fully parallel CORDIC  (COordinate Rotation DIgital Computer) algorithm in "
"linear vectoring mode with pre and post compensation. Using pre and post comp"
"ensation techniques, this design can compute any arbitrary ratio y/x.  "
      MaskHelp		      "web(xlhtmldoclink('CORDIC DIVIDER'));"
      MaskPromptString	      "Number of Processing Elements (integer value st"
"arting from 1)|X, Y, Data Width|X,Y Binary Point Position|Latency for each Pr"
"ocessing Element [1 0 0 1]|Previous Number of Stages|Previous Pipeline Value|"
"Previous Number of Bits"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,"
      MaskVariables	      "stages=@1;num_width=@2;num_binpt=@3;pipeline_x="
"@4;prev_stages=@5;pipeline=@6;prev_bits=@7;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nsav_gcb=gcb;\nstages = "
"round(sum(abs(stages)));\nif (stages == 0)\n	stages = prev_stages;\nen"
"d\nx = zeros(1,stages);\npipe_size = max(size(pipeline_x));\nif pipe_size >= "
"stages\n	x(1,1:stages) = pipeline_x(1,1:stages);\nelse\n	x(1,1:"
"pipe_size) = pipeline_x(1,1:pipe_size);\nend\n\nnum_width = round(sum(abs(num"
"_width)));\nif (num_width < 2)\n	num_width = prev_bits;\nend\n\nif ((n"
"um_width-1) ~=prev_bits)\n    % Draw the Normalization X Stage\n    norm_x = "
"find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', "
"'Normalize X');\n	a=find_system(norm_x{1}, 'lookUnderMasks', 'all', 'F"
"ollowLinks','on','masktype', 'Normalize Shift Stage');\n	for i= 2:leng"
"th(a)\n		for j=1:3\n		    delete_line(norm_x{1}, "
"['Shift' int2str(i-1) '/' int2str(j)], ['Shift' int2str(i) '/' int2str(j)]);"
"\n		end\n	end\n	delete_line(norm_x{1}, ['Shift' i"
"nt2str(length(a)) '/1'],'norm/1');\n	delete_line(norm_x{1}, ['Shift' i"
"nt2str(length(a)) '/2'],'shift/1');\n	delete_line(norm_x{1}, ['Shift' "
"int2str(length(a)) '/3'],'Terminator1/1');\n	\n	for i=2:length("
"a)\n      delete_block(a{i});\n	end\n	for i=2:(num_width-1),\n "
"       add_block([norm_x{1} '/Shift1'], [norm_x{1} '/Shift' int2str(i)],'posi"
"tion',[150+(i-1)*125, 70, 205+(i-1)*125, 130]);\n	end\n    set_param(["
"norm_x{1} '/' 'norm'], 'Position', [150+i*125, 72, 180+i*125, 86]);\n    set_"
"param([norm_x{1} '/' 'shift'], 'Position', [210+i*125, 92, 225+i*125, 108]);"
"\n    set_param([norm_x{1} '/' 'Terminator1'], 'Position', [240+i*125, 113, 2"
"70+i*125, 127]);\n    for i= 2:(num_width-1)\n		for j=1:3\n"
"		    add_line(norm_x{1}, ['Shift' int2str(i-1) '/' int2str(j)]"
", ['Shift' int2str(i) '/' int2str(j)]);\n		end\n	end\n  "
"  add_line(norm_x{1}, ['Shift' int2str((num_width-1)) '/1'],'norm/1');\n"
"	add_line(norm_x{1}, ['Shift' int2str((num_width-1)) '/2'],'shift/1');"
"\n	add_line(norm_x{1}, ['Shift' int2str((num_width-1)) '/3'],'Terminat"
"or1/1');\n    \n    % Draw the Normalization Y Stage\n    norm_y = find_syste"
"m(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', 'Normalize"
" Y');\n	a=find_system(norm_y{1}, 'lookUnderMasks', 'all', 'FollowLinks"
"','on','masktype', 'Normalize Shift Stage');\n	for i= 2:length(a)\n"
"		for j=1:3\n		    delete_line(norm_y{1}, ['Shift"
"' int2str(i-1) '/' int2str(j)], ['Shift' int2str(i) '/' int2str(j)]);\n"
"		end\n	end\n	delete_line(norm_y{1}, ['Shift' int"
"2str(length(a)) '/1'],'norm/1');\n	delete_line(norm_y{1}, ['Shift' int"
"2str(length(a)) '/2'],'shift/1');\n	delete_line(norm_y{1}, ['Shift' in"
"t2str(length(a)) '/3'],'Terminator1/1');\n	\n	for i=2:length(a)"
"\n      delete_block(a{i});\n	end\n	for i=2:(num_width-1)\n    "
"    add_block([norm_y{1} '/Shift1'], [norm_y{1} '/Shift' int2str(i)],'positio"
"n',[150+(i-1)*125, 70, 205+(i-1)*125, 130]);\n	end\n    set_param([nor"
"m_y{1} '/' 'norm'], 'Position', [150+i*125, 72, 180+i*125, 86]);\n    set_par"
"am([norm_y{1} '/' 'shift'], 'Position', [210+i*125, 92, 225+i*125, 108]);\n  "
"  set_param([norm_y{1} '/' 'Terminator1'], 'Position', [240+i*125, 113, 270+i"
"*125, 127]);\n    for i= 2:(num_width-1)\n		for j=1:3\n	"
"	    add_line(norm_y{1}, ['Shift' int2str(i-1) '/' int2str(j)], ['Shif"
"t' int2str(i) '/' int2str(j)]);\n		end\n	end\n    add_li"
"ne(norm_y{1}, ['Shift' int2str((num_width-1)) '/1'],'norm/1');\n	add_l"
"ine(norm_y{1}, ['Shift' int2str((num_width-1)) '/2'],'shift/1');\n	add"
"_line(norm_y{1}, ['Shift' int2str((num_width-1)) '/3'],'Terminator1/1');\n"
"	find_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'M"
"askType','Xilinx Multiplexer Block');\n	set_param(sav_gcb, 'prev_bits'"
",int2str((num_width-1)));\nend\nif (stages ~=prev_stages)\n	pipeline=x"
";\n    iterative_divider = find_system(sav_gcb, 'lookUnderMasks', 'all', 'Fol"
"lowLinks','on','masktype', 'CORDIC Iterative Divider');\n  a=find_system(iter"
"ative_divider{1}, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', 'CO"
"RDIC iteration Divider');\n  for i= 2:length(a)\n    for j=1:3\n	  del"
"ete_line(iterative_divider{1}, ['CORDIC PE' int2str(i-1) '/' int2str(j)], ['C"
"ORDIC PE' int2str(i) '/' int2str(j)]);\n    end\n  end\n  delete_line(iterati"
"ve_divider{1}, ['CORDIC PE' int2str(length(a)) '/1'],'Terminator1/1');\n  del"
"ete_line(iterative_divider{1}, ['CORDIC PE' int2str(length(a)) '/2'],'Termina"
"tor2/1');\n  delete_line(iterative_divider{1}, ['CORDIC PE' int2str(length(a)"
") '/3'],'Z/1');\n  for i=2:length(a)\n     delete_block(a{i});\n  end\n  for "
"i=2:stages,\n      add_block([iterative_divider{1} '/CORDIC PE1'], [iterative"
"_divider{1} '/CORDIC PE' int2str(i)], 'ii', int2str(i-1),'pipeline',['pipelin"
"e(1,' int2str(i) ')'],'position',[150+(i-1)*125, 70, 205+(i-1)*125, 130]);\n "
" end\n  for i= 2:stages,\n     for j=1:3\n	     add_line(iterative_div"
"ider{1}, ['CORDIC PE' int2str(i-1) '/' int2str(j)], ['CORDIC PE' int2str(i) '"
"/' int2str(j)], 'autorouting', 'on');\n     end\n  end\n  set_param([iterativ"
"e_divider{1} '/' 'Terminator1'], 'Position', [150+stages*125, 72, 180+stages*"
"125, 86]);\n  set_param([iterative_divider{1} '/' 'Terminator2'], 'Position',"
" [210+stages*125, 92, 225+stages*125, 108]);\n  set_param([iterative_divider{"
"1} '/' 'Z'], 'Position', [240+stages*125, 113, 270+stages*125, 127]);\n\n  ad"
"d_line(iterative_divider{1}, ['CORDIC PE' int2str(stages) '/1'], 'Terminator1"
"/1', 'autorouting', 'on');\n  add_line(iterative_divider{1}, ['CORDIC PE' int"
"2str(stages) '/2'], 'Terminator2/1', 'autorouting', 'on');\n  add_line(iterat"
"ive_divider{1}, ['CORDIC PE' int2str(stages) '/3'],'Z/1', 'autorouting', 'on'"
");\n   % force a \"compile\" of the constituent constant blocks to\n   % work"
"around a data propagation problem\n   find_system(iterative_divider{1}, 'look"
"UnderMasks', 'all', 'FollowLinks', 'on', 'MaskType','Xilinx Constant Block');"
"\n   set_param(sav_gcb, 'prev_stages', int2str(stages));\n   set_param(sav_gc"
"b, 'pipeline', [ '[' int2str(x) ']']);\nelse\n	if (sum(pipeline~=x))\n"
"		set_param(sav_gcb, 'pipeline', [ '[' int2str(x) ']']);\n"
"	end\nend\n\nstr = sprintf('-%d',sum(x) + num_width + 4);"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,str);"
"\nport_label('input',1,'x');\nport_label('input',2,'y');\nport_label('output'"
",1,'y/x');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "11|16|11|ones(1,11)|11|[1  1  1  1  1  1  1  1 "
" 1  1  1]|15"
      System {
	Name			"CORDIC DIVIDER"
	Location		[388, 141, 1185, 657]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [15, 68, 45, 82]
	}
	Block {
	  BlockType		  Inport
	  Name			  "y"
	  Position		  [20, 153, 50, 167]
	  Port			  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [205, 111, 230, 129]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "stages+2"
	  bin_pt		  "stages"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [380, 131, 425, 149]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "sum(pipeline)"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  xl_area		  "[1 1 0 1 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [385, 176, 430, 194]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "sum(pipeline)"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  xl_area		  "[2 4 0 4 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Iterative Divider"
	  Ports			  [3, 1]
	  Position		  [270, 56, 345, 134]
	  NamePlacement		  "alternate"
	  TreatAsAtomicUnit	  off
	  MaskType		  "CORDIC Iterative Divider"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'Z');\npl"
"ot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Iterative Divider"
	    Location		    [370, 79, 1167, 595]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [15, 73, 45, 87]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [40, 93, 70, 107]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [70, 113, 100, 127]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE1"
	      Ports		      [3, 3]
	      Position		      [130, 70, 185, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration Divider"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency|stages"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;stages=@5;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|num_width|num_binpt|pipeline(1,1)|sta"
"ges"
	      System {
		Name			"CORDIC PE1"
		Location		[370, 79, 1167, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 98, 75, 112]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "stages+2"
		  bin_pt		  "stages"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^-ii"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "stages+2"
		  bin_pt		  "stages"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 173, 260, 187]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [450, 55, 490, 95]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[8 16 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 68, 600, 82]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0; 0, 0]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    Points		    [150, 0; 0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [140, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [115, 0; 0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x - y if y < 0, otherwise\n   ="
" x + y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atan(1/2^i) if y <"
" 0, otherwise\n   = z + atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE10"
	      Ports		      [3, 3]
	      Position		      [1275, 70, 1330, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "9"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,10)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE11"
	      Ports		      [3, 3]
	      Position		      [1400, 70, 1455, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "10"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,11)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE2"
	      Ports		      [3, 3]
	      Position		      [275, 70, 330, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "1"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,2)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE3"
	      Ports		      [3, 3]
	      Position		      [400, 70, 455, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "2"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,3)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE4"
	      Ports		      [3, 3]
	      Position		      [525, 70, 580, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "3"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,4)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE5"
	      Ports		      [3, 3]
	      Position		      [650, 70, 705, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "4"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,5)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE6"
	      Ports		      [3, 3]
	      Position		      [775, 70, 830, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "5"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,6)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE7"
	      Ports		      [3, 3]
	      Position		      [900, 70, 955, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "6"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,7)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE8"
	      Ports		      [3, 3]
	      Position		      [1025, 70, 1080, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "7"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,8)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC PE9"
	      Ports		      [3, 3]
	      Position		      [1150, 70, 1205, 130]
	      BackgroundColor	      "yellow"
	      SourceBlock	      "xrbsMath_r3/CORDIC DIVIDER/Iterative Di"
"vider/CORDIC PE1"
	      SourceType	      "CORDIC iteration Divider"
	      ii		      "8"
	      pe_nbits		      "num_width"
	      pe_binpt		      "num_binpt"
	      pipeline		      "pipeline(1,9)"
	      stages		      "stages"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [1525, 73, 1555, 87]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [1585, 92, 1600, 108]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [1615, 113, 1645, 127]
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE9"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE9"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE9"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE10"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE10"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE10"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE10"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE11"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE11"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE11"
	      SrcPort		      2
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE11"
	      SrcPort		      3
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The input vector is rotated through pro"
"gressively smaller angles, such that y goes\nto zero resulting in the final o"
"utput z = y/x."
	      Position		      [109, 203]
	      HorizontalAlignment     "left"
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Correct"
	  Ports			  [3, 1]
	  Position		  [470, 74, 530, 206]
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Data Width|Data Binary Point"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "num_width=@1;num_binpt=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'z');\nport_label"
"('input',2,'sign');\nport_label('input',3,'norm');\nport_label('output',1,'y/"
"x');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "num_width|num_binpt"
	  System {
	    Name		    "Quadrant Correct"
	    Location		    [370, 79, 1167, 595]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [25, 58, 55, 72]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sign"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "norm"
	      Position		      [20, 193, 50, 207]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [360, 45, 410, 125]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      use_embedded	      "on"
	      pipeline		      "on"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "on"
	      xl_area		      "[32 64 0 0 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [235, 22, 280, 108]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "num_width-1"
	      bin_pt		      "num_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate"
	      Ports		      [1, 1]
	      Position		      [140, 85, 185, 105]
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "num_width"
	      bin_pt		      "num_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM"
	      Ports		      [1, 1]
	      Position		      [115, 182, 170, 218]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "2^ceil(log2(num_width))"
	      initVector	      "2.^(0:(2^ceil(log2(num_width))-1))"
	      arith_type	      "Unsigned"
	      n_bits		      "num_width"
	      bin_pt		      "0"
	      latency		      "0"
	      distributed_mem	      "on"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [505, 78, 535, 92]
	    }
	    Line {
	      SrcBlock		      "ROM"
	      SrcPort		      1
	      Points		      [120, 0; 0, -95]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "norm"
	      SrcPort		      1
	      DstBlock		      "ROM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Negate"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Negate"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sign"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Co-ordinate Correction. If the axis was"
" rotated Step 1 and a relative shift was applied to Y over X, this step assig"
"ns the appropriate\nsign to the resulting ratio and multiplies it with 2^(rel"
"ative_shift of Y over X). "
	      Position		      [10, 305]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Map"
	  Ports			  [2, 4]
	  Position		  [90, 30, 175, 205]
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Num_Width|Num_bin_pt"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "num_width=@1;num_binpt=@2;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('output',1,'norm_x');\nport_label('output',2,'no"
"rm_y');\nport_label('output',3,'sign');\nport_label('output',4,'index');\nplo"
"t([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "num_width|num_binpt"
	  System {
	    Name		    "Quadrant Map"
	    Location		    [370, 79, 1167, 595]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [15, 53, 45, 67]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [435, 114, 475, 156]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(num_width))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[2 0 0 4 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [385, 118, 415, 132]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(num_width+1))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0 0 0 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [385, 138, 415, 152]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(num_width+1))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0 0 0 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [440, 72, 470, 88]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "num_width"
	      bin_pt		      "num_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0 0 0 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [445, 198, 475, 212]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "num_width"
	      bin_pt		      "num_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0 0 0 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [430, 30, 470, 50]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "num_width"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Normalize X"
	      Ports		      [3, 2]
	      Position		      [250, 57, 315, 143]
	      TreatAsAtomicUnit	      off
	      MaskType		      "Normalize X"
	      MaskPromptString	      "Number of bits|Binary Point Position|Pr"
"evious Number of bits"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,off"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "num_bits=@1;bin_point=@2;prev_bits=@3;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'abs');\nport"
"_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('output',1"
",'norm');\nport_label('output',2,'shift');\nplot([0 0 iWidth iWidth 0], [0 iH"
"eight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "num_width-1|num_binpt|15"
	      System {
		Name			"Normalize X"
		Location		[370, 79, 1167, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "abs"
		  Position		  [45, 73, 75, 87]
		}
		Block {
		  BlockType		  Inport
		  Name			  "cin"
		  Position		  [70, 93, 100, 107]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "msb"
		  Position		  [105, 113, 135, 127]
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift1"
		  Ports			  [3, 3]
		  Position		  [175, 68, 230, 132]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift1"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift10"
		  Ports			  [3, 3]
		  Position		  [1275, 70, 1330, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift10"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift11"
		  Ports			  [3, 3]
		  Position		  [1400, 70, 1455, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift11"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift12"
		  Ports			  [3, 3]
		  Position		  [1525, 70, 1580, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift12"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift13"
		  Ports			  [3, 3]
		  Position		  [1650, 70, 1705, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift13"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift14"
		  Ports			  [3, 3]
		  Position		  [1775, 70, 1830, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift14"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift15"
		  Ports			  [3, 3]
		  Position		  [1900, 70, 1955, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift15"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift2"
		  Ports			  [3, 3]
		  Position		  [275, 70, 330, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift2"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift3"
		  Ports			  [3, 3]
		  Position		  [400, 70, 455, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift3"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift4"
		  Ports			  [3, 3]
		  Position		  [525, 70, 580, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift4"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift5"
		  Ports			  [3, 3]
		  Position		  [650, 70, 705, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift5"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift6"
		  Ports			  [3, 3]
		  Position		  [775, 70, 830, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift6"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift7"
		  Ports			  [3, 3]
		  Position		  [900, 70, 955, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift7"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift8"
		  Ports			  [3, 3]
		  Position		  [1025, 70, 1080, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift8"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift9"
		  Ports			  [3, 3]
		  Position		  [1150, 70, 1205, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift9"
		    Location		    [245, 118, 1057, 787]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [2115, 113, 2145, 127]
		  ShowName		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "norm"
		  Position		  [2025, 73, 2055, 87]
		}
		Block {
		  BlockType		  Outport
		  Name			  "shift"
		  Position		  [2085, 92, 2100, 108]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "msb"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cin"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "abs"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  2
		  DstBlock		  "Shift2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  3
		  DstBlock		  "Shift2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  DstBlock		  "Shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  2
		  DstBlock		  "Shift3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  3
		  DstBlock		  "Shift3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  1
		  DstBlock		  "Shift4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  2
		  DstBlock		  "Shift4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  3
		  DstBlock		  "Shift4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  1
		  DstBlock		  "Shift5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  2
		  DstBlock		  "Shift5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  3
		  DstBlock		  "Shift5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  1
		  DstBlock		  "Shift6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  2
		  DstBlock		  "Shift6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  3
		  DstBlock		  "Shift6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  1
		  DstBlock		  "Shift7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  2
		  DstBlock		  "Shift7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  3
		  DstBlock		  "Shift7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  1
		  DstBlock		  "Shift8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  2
		  DstBlock		  "Shift8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  3
		  DstBlock		  "Shift8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  1
		  DstBlock		  "Shift9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  2
		  DstBlock		  "Shift9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  3
		  DstBlock		  "Shift9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  1
		  DstBlock		  "Shift10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  2
		  DstBlock		  "Shift10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  3
		  DstBlock		  "Shift10"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  1
		  DstBlock		  "Shift11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  2
		  DstBlock		  "Shift11"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  3
		  DstBlock		  "Shift11"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  1
		  DstBlock		  "Shift12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  2
		  DstBlock		  "Shift12"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  3
		  DstBlock		  "Shift12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  1
		  DstBlock		  "Shift13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  2
		  DstBlock		  "Shift13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  3
		  DstBlock		  "Shift13"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift13"
		  SrcPort		  1
		  DstBlock		  "Shift14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift13"
		  SrcPort		  2
		  DstBlock		  "Shift14"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift13"
		  SrcPort		  3
		  DstBlock		  "Shift14"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift14"
		  SrcPort		  1
		  DstBlock		  "Shift15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift14"
		  SrcPort		  2
		  DstBlock		  "Shift15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift14"
		  SrcPort		  3
		  DstBlock		  "Shift15"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift15"
		  SrcPort		  1
		  DstBlock		  "norm"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift15"
		  SrcPort		  2
		  DstBlock		  "shift"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift15"
		  SrcPort		  3
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Normalizing X : The absolute value "
"of X is shifted left till we have a 1\non the most significant bit and the nu"
"mber of shifts are recorded."
		  Position		  [285, 245]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Normalize Y"
	      Ports		      [3, 2]
	      Position		      [250, 182, 315, 268]
	      TreatAsAtomicUnit	      off
	      MaskType		      "Normalize Y"
	      MaskPromptString	      "Number of bits|Binary Point Position|Pr"
"evious Number of bits"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,off"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "num_bits=@1;bin_point=@2;prev_bits=@3;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'abs');\nport"
"_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('output',1"
",'norm');\nport_label('output',2,'shift');\nplot([0 0 iWidth iWidth 0], [0 iH"
"eight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "num_width-1|num_binpt|15"
	      System {
		Name			"Normalize Y"
		Location		[370, 79, 1167, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "abs"
		  Position		  [25, 73, 55, 87]
		}
		Block {
		  BlockType		  Inport
		  Name			  "cin"
		  Position		  [60, 93, 90, 107]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "msb"
		  Position		  [95, 113, 125, 127]
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift1"
		  Ports			  [3, 3]
		  Position		  [165, 68, 220, 132]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift1"
		    Location		    [370, 79, 1167, 595]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift10"
		  Ports			  [3, 3]
		  Position		  [1275, 70, 1330, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift10"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift11"
		  Ports			  [3, 3]
		  Position		  [1400, 70, 1455, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift11"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift12"
		  Ports			  [3, 3]
		  Position		  [1525, 70, 1580, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift12"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift13"
		  Ports			  [3, 3]
		  Position		  [1650, 70, 1705, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift13"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift14"
		  Ports			  [3, 3]
		  Position		  [1775, 70, 1830, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift14"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift15"
		  Ports			  [3, 3]
		  Position		  [1900, 70, 1955, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift15"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift2"
		  Ports			  [3, 3]
		  Position		  [275, 70, 330, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift2"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift3"
		  Ports			  [3, 3]
		  Position		  [400, 70, 455, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift3"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift4"
		  Ports			  [3, 3]
		  Position		  [525, 70, 580, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift4"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift5"
		  Ports			  [3, 3]
		  Position		  [650, 70, 705, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift5"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift6"
		  Ports			  [3, 3]
		  Position		  [775, 70, 830, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift6"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift7"
		  Ports			  [3, 3]
		  Position		  [900, 70, 955, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift7"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift8"
		  Ports			  [3, 3]
		  Position		  [1025, 70, 1080, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift8"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift9"
		  Ports			  [3, 3]
		  Position		  [1150, 70, 1205, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift9"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[8 15 0 15 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [2115, 113, 2145, 127]
		  ShowName		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "norm"
		  Position		  [2025, 73, 2055, 87]
		}
		Block {
		  BlockType		  Outport
		  Name			  "shift"
		  Position		  [2085, 92, 2100, 108]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "abs"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cin"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "msb"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  2
		  DstBlock		  "Shift2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  3
		  DstBlock		  "Shift2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  DstBlock		  "Shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  2
		  DstBlock		  "Shift3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  3
		  DstBlock		  "Shift3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  1
		  DstBlock		  "Shift4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  2
		  DstBlock		  "Shift4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  3
		  DstBlock		  "Shift4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  1
		  DstBlock		  "Shift5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  2
		  DstBlock		  "Shift5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  3
		  DstBlock		  "Shift5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  1
		  DstBlock		  "Shift6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  2
		  DstBlock		  "Shift6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  3
		  DstBlock		  "Shift6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  1
		  DstBlock		  "Shift7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  2
		  DstBlock		  "Shift7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  3
		  DstBlock		  "Shift7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  1
		  DstBlock		  "Shift8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  2
		  DstBlock		  "Shift8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  3
		  DstBlock		  "Shift8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  1
		  DstBlock		  "Shift9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  2
		  DstBlock		  "Shift9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  3
		  DstBlock		  "Shift9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  1
		  DstBlock		  "Shift10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  2
		  DstBlock		  "Shift10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  3
		  DstBlock		  "Shift10"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  1
		  DstBlock		  "Shift11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  2
		  DstBlock		  "Shift11"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  3
		  DstBlock		  "Shift11"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  1
		  DstBlock		  "Shift12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  2
		  DstBlock		  "Shift12"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  3
		  DstBlock		  "Shift12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  1
		  DstBlock		  "Shift13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  2
		  DstBlock		  "Shift13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  3
		  DstBlock		  "Shift13"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift13"
		  SrcPort		  1
		  DstBlock		  "Shift14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift13"
		  SrcPort		  2
		  DstBlock		  "Shift14"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift13"
		  SrcPort		  3
		  DstBlock		  "Shift14"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift14"
		  SrcPort		  1
		  DstBlock		  "Shift15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift14"
		  SrcPort		  2
		  DstBlock		  "Shift15"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift14"
		  SrcPort		  3
		  DstBlock		  "Shift15"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift15"
		  SrcPort		  1
		  DstBlock		  "norm"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift15"
		  SrcPort		  2
		  DstBlock		  "shift"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift15"
		  SrcPort		  3
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Normalizing X : The absolute value "
"of X is shifted left till we have a 1\non the most significant bit and the nu"
"mber of shifts are recorded."
		  Position		  [285, 245]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "map"
	      Ports		      [2, 5]
	      Position		      [70, 21, 155, 179]
	      TreatAsAtomicUnit	      off
	      System {
		Name			"map"
		Location		[370, 79, 1167, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [20, 68, 50, 82]
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [25, 178, 55, 192]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [480, 328, 515, 352]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [480, 268, 515, 292]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  inserted_by_tool	  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [395, 16, 430, 49]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "XOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "off"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [310, 63, 340, 127]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "num_width-1"
		  bin_pt		  "num_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 15 0 15 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [310, 174, 340, 236]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "num_width-1"
		  bin_pt		  "num_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 15 0 15 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate"
		  Ports			  [1, 1]
		  Position		  [205, 105, 250, 125]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "num_width"
		  bin_pt		  "num_binpt"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[16 0 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate1"
		  Ports			  [1, 1]
		  Position		  [210, 215, 255, 235]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "num_width"
		  bin_pt		  "num_binpt"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[16 0 0 32 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [85, 64, 115, 86]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[8 16 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [90, 174, 120, 196]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[8 16 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [395, 258, 440, 302]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[8 1 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [200, 61, 245, 89]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [205, 171, 250, 199]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "output_mapping"
		  Position		  [480, 28, 510, 42]
		}
		Block {
		  BlockType		  Outport
		  Name			  "abs_x"
		  Position		  [530, 88, 560, 102]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "cout"
		  Position		  [555, 333, 585, 347]
		  Port			  "3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "latch"
		  Position		  [545, 273, 575, 287]
		  Port			  "4"
		}
		Block {
		  BlockType		  Outport
		  Name			  "abs_y"
		  Position		  [545, 198, 575, 212]
		  Port			  "5"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Negate"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "abs_x"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  DstBlock		  "Register1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Negate1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Relational"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "abs_y"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "output_mapping"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "latch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "Quadrant Mapping : The CORDIC algor"
"ithm converges only for positive values of x, so if x < zero, the input vecto"
"r is reflected \nto the 1st or 3rd quadrant by making the x-coordinate non-ne"
"gative. For normalizing X and Y, Y is also always mapped to a\nnon-negative v"
"alue. The algorithm converges for all values of X and Y, except for the most "
"negative value."
		  Position		  [40, 425]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "norm_X"
	      Position		      [525, 73, 555, 87]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "norm_Y"
	      Position		      [540, 198, 570, 212]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign"
	      Position		      [525, 33, 555, 47]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "index"
	      Position		      [530, 128, 560, 142]
	      Port		      "4"
	    }
	    Line {
	      SrcBlock		      "map"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "map"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize X"
	      SrcPort		      2
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize X"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize Y"
	      SrcPort		      2
	      Points		      [25, 0; 0, -105]
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize Y"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "map"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "map"
	      SrcPort		      2
	      DstBlock		      "Normalize X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "map"
	      SrcPort		      3
	      Points		      [40, 0]
	      Branch {
		DstBlock		"Normalize X"
		DstPort			2
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Normalize Y"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "map"
	      SrcPort		      4
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Normalize X"
		DstPort			3
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Normalize Y"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "map"
	      SrcPort		      5
	      Points		      [55, 0; 0, 35]
	      DstBlock		      "Normalize Y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "index"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sign"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "norm_X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "norm_Y"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Quadrant Mapping and Normalization\n\nT"
"he CORDIC algorithm converges only for positive values of x, so if x < zero, "
"the input vector is reflected \nto the 1st or 3rd quadrant by making the x-co"
"ordinate non-negative. For normalizing X and Y, Y is also \nalways mapped to "
"a non-negative value. The algorithm converges for all values of X and Y, exce"
"pt the most negative.\nAfter map stage both the absolute inputs X and Y are s"
"hifted to the left till they have a 1 in the most significant \nbit (MSB). Th"
"e relative shift of Y over X is recorded and passed on to the Quadrant Correc"
"t Stage. "
	      Position		      [75, 385]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "div"
	  Position		  [575, 133, 605, 147]
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Iterative Divider"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  1
	  Points		  [35, 0; 0, 20]
	  DstBlock		  "Iterative Divider"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  2
	  DstBlock		  "Iterative Divider"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Iterative Divider"
	  SrcPort		  1
	  DstBlock		  "Quadrant Correct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  3
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "Quadrant Correct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  4
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Quadrant Correct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "y"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  1
	  DstBlock		  "div"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The CORDIC Divider algorithm is implemented"
" in 4 steps.\n\nStep 1: Co-ordinate Rotation.  The CORDIC algorithm converges"
" only for positive values of x, so if x < zero, the input vector is\nreflecte"
"d to the 1st or 3rd quadrant by making the x-coordinate non-negative. For nor"
"malizing X and Y, Y is always mapped to\na non-negative value. The Divider ci"
"rcuit has been designed to converge for all values of X and Y, except for the"
" most negative value . \n\nStep 2: Normalization.  The CORDIC algorithm conve"
"rges only for y <= 2 x. For  x > y, both the inputs X and Y are shifted to th"
"e\nleft till they have a 1 in the most significant bit (MSB).  The relative s"
"hift of Y over X is recorded and passed on to the Quadrant\nCorrect Stage. \n"
"\nStep 3: Linear Rotations.  For ratio calculation, the resulting vector is r"
"otated through progressively smaller angles, such that y goes\nto zero. In th"
"e i-th stage, the rotation yields +/- y/x, depending on whether the input y i"
"s less than or greater than zero. \n\nStep 4: Co-ordinate Correction. If the "
"axis was rotated Step 1 and a relative shift was applied to Y over X, this st"
"ep assigns the appropriate\nsign to the resulting ratio and multiplies it wit"
"h 2^(relative_shift of Y over X). "
	  Position		  [85, 390]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CORDIC LOG"
      Ports		      [1, 2]
      Position		      [340, 123, 440, 227]
      BackgroundColor	      "yellow"
      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'Lin"
"kStatus', 'none');"
      TreatAsAtomicUnit	      off
      MaskDescription	      "A parallel implementation, hyperbolic vectoring"
" mode CORDIC processor for calculating natural log of input x.  The number of"
" iteration stages (and resultant output accuracy) and the processor arithmeti"
"c precision are controlled by the mask customization."
      MaskHelp		      "web(xlhtmldoclink('CORDIC LOG'));"
      MaskPromptString	      "Number of Processing Elements (integer value st"
"arting from 1)|Input Data Width|Input Binary Point Position|Latency for each "
"Processing Element [1 0 0 1]|Normalized Data Width|Normalized Binary Point Po"
"sition"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "stages=@1;pe_nbits=@2;pe_binpt=@3;pipeline=@4;n"
"orm_nbits=@5;norm_binpt=@6;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nif(length(pipeline)>s"
"tages)\n	x = sum(pipeline(1,1:stages));\nelse\n	x = sum(pipelin"
"e);\nend\n\nstr = sprintf('-%d',2+pe_nbits-1+x+1);"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,str);"
"\nport_label('input',1,'x');\nport_label('output',1,'log x');\nport_label('ou"
"tput',2,'CMPLX_PI');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|8|4|ones(1,8)|0|0"
      System {
	Name			"CORDIC LOG"
	Location		[582, 79, 1359, 638]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [15, 113, 45, 127]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CORDIC Fine Angle PE"
	  Ports			  [6, 4]
	  Position		  [325, 35, 440, 205]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskType		  "CORDIC parallel PE"
	  MaskPromptString	  "Number of Stages|Number of Bits|Binary Poin"
"t Position|Pipeline Stage Value|Previous Stages|Previous Pipeline Stage Value"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "stages=@1;pe_nbits=@2;pe_binpt=@3;pipeline_"
"x=@4;prev_stages=@5;pipeline=@6;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nset_param(gcb,'Link"
"Status', 'none');\nsav_gcb=gcb;\nstages = round(sum(abs(stages)));\nif (stage"
"s == 0)\n	stages = prev_stages;\nend\nx = zeros(1,stages);\npipe_size "
"= max(size(pipeline_x));\nif pipe_size >= stages\n	x(1,1:stages) = pip"
"eline_x(1,1:stages);\nelse\n	x(1,1:pipe_size) = pipeline_x(1,1:pipe_si"
"ze);\nend\n\nif (stages ~=prev_stages)\n	pipeline = x;\n	a=find"
"_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', 'COR"
"DIC iteration PE');\n	for i= 2:length(a)\n		for j=1:3\n"
"		    delete_line(sav_gcb, ['CORDIC PE' int2str(i-1) '/' int2st"
"r(j)], ['CORDIC PE' int2str(i) '/' int2str(j)]);\n		end\n"
"	end\n	delete_line(sav_gcb, ['CORDIC PE' int2str(length(a)) '/1"
"'],'T1/1');\n	delete_line(sav_gcb, ['CORDIC PE' int2str(length(a)) '/2"
"'],'T2/1');\n	delete_line(sav_gcb, ['CORDIC PE' int2str(length(a)) '/3"
"'],'Z/1');\n	\n	for i=2:length(a)\n      delete_block(a{i});\n"
"	end\n	ite_stage=1;\n	repeat_stage=4;\n	dec_stage"
"=0;\n	for i=2:stages\n        ite_stage= i-dec_stage;\n	"
"	if(repeat_stage==ite_stage-1)\n            ite_stage=ite_stage-1;\n"
"			repeat_stage=repeat_stage*3+1;\n		"
"	dec_stage=dec_stage+1;\n		end\n        add_block([sav_g"
"cb '/CORDIC PE1'], [sav_gcb '/CORDIC PE' int2str(i)],'ii',int2str(ite_stage),"
"'pipeline',['pipeline(1,' int2str(i) ')'],'position',[150+(i-1)*125, 70, 205+"
"(i-1)*125, 130]);\n	end\n    set_param([sav_gcb '/' 'T1'], 'Position',"
" [150+stages*125, 73, 180+stages*125, 87]);\n    set_param([sav_gcb '/' 'T2']"
", 'Position', [210+stages*125, 92, 225+stages*125, 108]);\n	set_param("
"[sav_gcb '/' 'Z'], 'Position', [270+stages*125, 111, 270+stages*125, 129]);\n"
"    for i= 2:stages\n		for j=1:3\n		    add_line("
"sav_gcb, ['CORDIC PE' int2str(i-1) '/' int2str(j)], ['CORDIC PE' int2str(i) '"
"/' int2str(j)]);\n		end\n	end\n    add_line(sav_gcb, ['C"
"ORDIC PE' int2str(stages) '/1'],'T1/1');\n	add_line(sav_gcb, ['CORDIC "
"PE' int2str(stages) '/2'],'T2/1');\n	add_line(sav_gcb, ['CORDIC PE' in"
"t2str(stages) '/3'],'Z/1');\n	find_system(sav_gcb, 'lookUnderMasks', '"
"all', 'FollowLinks', 'on', 'MaskType','Xilinx Slice Block');\n	set_par"
"am(sav_gcb, 'prev_stages',int2str(stages));\n	set_param(sav_gcb, 'pipe"
"line', [ '[' int2str(x) ']']);\nend\n\nif (sum(pipeline~=x))\n	pipelin"
"e = x;\n	set_param(sav_gcb, 'pipeline', [ '[' int2str(x) ']']);\nend"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('input',3,'z');\nport_label('input',4,'shift');"
"\nport_label('input',5,'sgn(x)');\nport_label('input',6,'0_det');\nport_label"
"('output',1,'Z');\nport_label('output',2,'shift');\nport_label('output',3,'sg"
"n(x)');\nport_label('output',4,'0_det');\nplot([0 0 iWidth iWidth 0], [0 iHei"
"ght iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "stages|pe_nbits+1|pe_nbits-1|pipeline|8|[1 "
" 1  1  1  1  1  1  1]"
	  System {
	    Name		    "CORDIC Fine Angle PE"
	    Location		    [370, 79, 1357, 735]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [55, 73, 85, 87]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [55, 93, 85, 107]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [55, 113, 85, 127]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift1"
	      Position		      [55, 183, 85, 197]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sign"
	      Position		      [55, 223, 85, 237]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "zero_detect"
	      Position		      [60, 268, 90, 282]
	      Port		      "6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC \nPipe Balance"
	      Ports		      [1, 1]
	      Position		      [140, 180, 180, 200]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "sum(pipeline)"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC \nPipe Balance1"
	      Ports		      [1, 1]
	      Position		      [145, 220, 185, 240]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "sum(pipeline)"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[2 3 0 3 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC \nPipe Balance2"
	      Ports		      [1, 1]
	      Position		      [150, 265, 190, 285]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "sum(pipeline)"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE1"
	      Ports		      [3, 3]
	      Position		      [150, 67, 200, 133]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|pe_nbits|pe_binpt|pipeline(1,1)"
	      System {
		Name			"CORDIC PE1"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE2"
	      Ports		      [3, 3]
	      Position		      [275, 70, 330, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|pe_nbits|pe_binpt|pipeline(1,2)"
	      System {
		Name			"CORDIC PE2"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE3"
	      Ports		      [3, 3]
	      Position		      [400, 70, 455, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|pe_nbits|pe_binpt|pipeline(1,3)"
	      System {
		Name			"CORDIC PE3"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE4"
	      Ports		      [3, 3]
	      Position		      [525, 70, 580, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|pe_nbits|pe_binpt|pipeline(1,4)"
	      System {
		Name			"CORDIC PE4"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE5"
	      Ports		      [3, 3]
	      Position		      [650, 70, 705, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|pe_nbits|pe_binpt|pipeline(1,5)"
	      System {
		Name			"CORDIC PE5"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE6"
	      Ports		      [3, 3]
	      Position		      [775, 70, 830, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|pe_nbits|pe_binpt|pipeline(1,6)"
	      System {
		Name			"CORDIC PE6"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE7"
	      Ports		      [3, 3]
	      Position		      [900, 70, 955, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|pe_nbits|pe_binpt|pipeline(1,7)"
	      System {
		Name			"CORDIC PE7"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE8"
	      Ports		      [3, 3]
	      Position		      [1025, 70, 1080, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|pe_nbits|pe_binpt|pipeline(1,8)"
	      System {
		Name			"CORDIC PE8"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [15, 248, 45, 262]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [445, 249, 495, 291]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [290, 261, 375, 279]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "atanh(1/2^ii)"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 263, 600, 277]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  DstBlock		  "AddSub2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x\nZ = z - atanh(1/2^i) if y "
"< 0, otherwise\n   = z + atanh(1/2^i)"
		  Position		  [225, 385]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "T1"
	      Position		      [1150, 73, 1180, 87]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "T2"
	      Position		      [1210, 92, 1225, 108]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [1270, 111, 1270, 129]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "shift_dly"
	      Position		      [230, 183, 260, 197]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign_dly"
	      Position		      [230, 223, 260, 237]
	      NamePlacement	      "alternate"
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "zero_detect_dly"
	      Position		      [235, 268, 265, 282]
	      NamePlacement	      "alternate"
	      Port		      "4"
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "CORDIC \nPipe Balance"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC \nPipe Balance"
	      SrcPort		      1
	      DstBlock		      "shift_dly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sign"
	      SrcPort		      1
	      DstBlock		      "CORDIC \nPipe Balance1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC \nPipe Balance1"
	      SrcPort		      1
	      DstBlock		      "sign_dly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "zero_detect"
	      SrcPort		      1
	      DstBlock		      "CORDIC \nPipe Balance2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC \nPipe Balance2"
	      SrcPort		      1
	      DstBlock		      "zero_detect_dly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      1
	      DstBlock		      "T1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      2
	      DstBlock		      "T2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      3
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "For atanh{ (w-l) / (w+1) }. calculation"
", the resulting vector is rotated through progressively smaller \nangles, suc"
"h that y goes to zero. "
	      Position		      [210, 355]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Correct"
	  Ports			  [4, 2]
	  Position		  [500, 38, 595, 202]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskPromptString	  "Number of Bits|Binary Point Position|Consta"
"nt Value|Constant Bits"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,off,off"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "pe_nbits=@1;pe_binpt=@2;k_val=@3;k_bits=@4;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nt = pe_nbits-pe_bin"
"pt-1;\nif (t== 0)\n	k_val = 0;\n	k_bits = 1;\nelse\n	k_v"
"al= t;\n	k_bits = ceil(log2(t+1));\nend\n"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'X');\nport_label"
"('input',2,'shift');\nport_label('input',3,'sgn(x)');\nport_label('input',4,'"
"0_det');\nport_label('output',1,'log X');\nport_label('output',2,'CMPLX_PI');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "pe_nbits|pe_binpt|0|0"
	  System {
	    Name		    "Quadrant Correct"
	    Location		    [582, 79, 1359, 638]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "X"
	      Position		      [65, 68, 95, 82]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [115, 233, 145, 247]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sign_x"
	      Position		      [130, 363, 160, 377]
	      NamePlacement	      "alternate"
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "zero_detect"
	      Position		      [75, 293, 105, 307]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [560, 62, 620, 118]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[2 0 0 4 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [305, 197, 365, 253]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[2 0 0 4 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CMult"
	      Ports		      [1, 1]
	      Position		      [420, 201, 480, 249]
	      SourceBlock	      "xbsIndex_r3/CMult"
	      SourceType	      "Xilinx Constant Multiplier"
	      const		      "log(2)"
	      const_n_bits	      "9"
	      const_bin_pt	      "9"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      mem_type		      "Distributed RAM"
	      pipeline		      "off"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[16 0 0 31 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [210, 200, 250, 220]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "k_val"
	      arith_type	      "Unsigned"
	      n_bits		      "k_bits"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [335, 347, 380, 393]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      Ports		      [1, 1]
	      Position		      [300, 59, 345, 91]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [160, 290, 180, 310]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [690, 83, 720, 97]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CMPLX_PI"
	      Position		      [585, 363, 615, 377]
	      Port		      "2"
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "CMPLX_PI"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "zero_detect"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sign_x"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "CMult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CMult"
	      SrcPort		      1
	      Points		      [55, 0; 0, -120]
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "If the input was negative  a CMPLX_PI f"
"lag is porvided at the output for adding PI if a complex output is desired.\n"
"If a left shift was applied to X, this step adjusts the output by using the e"
"quation log (w * 2^E) = log (w) + E * log (2). "
	      Position		      [140, 475]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Map"
	  Ports			  [1, 6]
	  Position		  [130, 31, 250, 209]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('output',1,'X');\nport_label('output',2,'Y');\nport_label('output',3,'Z');\n"
"port_label('output',4,'shift');\nport_label('output',5,'sgn(x)');\nport_label"
"('output',6,'0_det');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Map"
	    Location		    [370, 79, 1357, 751]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [45, 113, 75, 127]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Co-ordinate\nCorrection"
	      Ports		      [1, 3]
	      Position		      [110, 76, 175, 164]
	      TreatAsAtomicUnit	      off
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('output',1,'X');\nport_label('output',2,'sgn(x)');\nport_label('output',"
"3,'0_det');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Co-ordinate\nCorrection"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [25, 58, 55, 72]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [175, 135, 215, 155]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [80, 57, 105, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[6 12 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [325, 29, 365, 101]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[6 12 0 12 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate1"
		  Ports			  [1, 1]
		  Position		  [255, 80, 285, 100]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[6 0 0 12 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [410, 49, 450, 81]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "off"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "pe_nbits-1"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [290, 113, 335, 157]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[3 0 0 6 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sgn(x)"
		  Ports			  [1, 1]
		  Position		  [185, 30, 225, 50]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [550, 58, 580, 72]
		}
		Block {
		  BlockType		  Outport
		  Name			  "sign_x"
		  Position		  [560, 13, 590, 27]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "zero_detect"
		  Position		  [555, 128, 585, 142]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "zero_detect"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sgn(x)"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "sign_x"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "sgn(x)"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [285, 115, 325, 135]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [460, 233, 510, 257]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "pe_nbits-1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [465, 278, 515, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "pe_nbits-1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Normalize X"
	      Ports		      [3, 2]
	      Position		      [370, 69, 460, 181]
	      TreatAsAtomicUnit	      off
	      MaskType		      "Normalization Stage"
	      MaskPromptString	      "Number of bits|Binary Point Position|Pr"
"evious Number of bits"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,off"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "num_bits=@1;bin_point=@2;prev_stages=@3"
";"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nset_param(gcb,'"
"LinkStatus', 'none');\nsav_gcb=gcb;\nstages = round(sum(abs(num_bits-1)));\ni"
"f (stages == 0)\n	stages = prev_stages;\nend\nif (stages ~=prev_stages"
")\n	a=find_system(gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','ma"
"sktype', 'Normalize Shift Stage');\n	for i= 2:length(a)\n	"
"	for j=1:3\n		    delete_line(sav_gcb, ['Shift' int2str("
"i-1) '/' int2str(j)], ['Shift' int2str(i) '/' int2str(j)]);\n		"
"end\n	end\n	delete_line(sav_gcb, ['Shift' int2str(length(a)) '/"
"1'],'norm/1');\n	delete_line(sav_gcb, ['Shift' int2str(length(a)) '/2'"
"],'shift/1');\n	delete_line(sav_gcb, ['Shift' int2str(length(a)) '/3']"
",'Terminator1/1');\n	\n	for i=2:length(a)\n      delete_block(a"
"{i});\n	end\n	for i=2:stages,\n        add_block([sav_gcb '/Shi"
"ft1'], [sav_gcb '/Shift' int2str(i)],'position',[150+(i-1)*125, 70, 205+(i-1)"
"*125, 130]);\n	end\n    set_param([sav_gcb '/' 'norm'], 'Position', [1"
"50+stages*125, 72, 180+stages*125, 86]);\n    set_param([sav_gcb '/' 'shift']"
", 'Position', [210+stages*125, 92, 225+stages*125, 108]);\n    set_param([sav"
"_gcb '/' 'Terminator1'], 'Position', [240+stages*125, 113, 270+stages*125, 12"
"7]);\n    for i= 2:stages\n		for j=1:3\n		    add"
"_line(sav_gcb, ['Shift' int2str(i-1) '/' int2str(j)], ['Shift' int2str(i) '/'"
" int2str(j)]);\n		end\n	end\n    add_line(sav_gcb, ['Shi"
"ft' int2str(stages) '/1'],'norm/1');\n	add_line(sav_gcb, ['Shift' int2"
"str(stages) '/2'],'shift/1');\n	add_line(sav_gcb, ['Shift' int2str(sta"
"ges) '/3'],'Terminator1/1');\n	find_system(sav_gcb, 'lookUnderMasks', "
"'all', 'FollowLinks', 'on', 'MaskType','Xilinx Multiplexer Block');\n	"
"set_param(sav_gcb, 'prev_stages',int2str(stages));\nend"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'abs');\nport"
"_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('output',1"
",'norm');\nport_label('output',2,'shift');\nplot([0 0 iWidth iWidth 0], [0 iH"
"eight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "pe_nbits|pe_nbits-1|7"
	      System {
		Name			"Normalize X"
		Location		[13, 296, 1401, 928]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "abs"
		  Position		  [25, 73, 55, 87]
		}
		Block {
		  BlockType		  Inport
		  Name			  "cin"
		  Position		  [60, 93, 90, 107]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "msb"
		  Position		  [95, 113, 125, 127]
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift1"
		  Ports			  [3, 3]
		  Position		  [165, 68, 220, 132]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift1"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[1 2 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift2"
		  Ports			  [3, 3]
		  Position		  [275, 70, 330, 130]
		  SourceBlock		  "xrbsMath_r3/CORDIC LOG/Quadrant Map"
"/Normalize X/Shift1"
		  SourceType		  "Normalize Shift Stage"
		  num_bits		  "num_bits"
		  bin_point		  "bin_point"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift3"
		  Ports			  [3, 3]
		  Position		  [400, 70, 455, 130]
		  SourceBlock		  "xrbsMath_r3/CORDIC LOG/Quadrant Map"
"/Normalize X/Shift1"
		  SourceType		  "Normalize Shift Stage"
		  num_bits		  "num_bits"
		  bin_point		  "bin_point"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift4"
		  Ports			  [3, 3]
		  Position		  [525, 70, 580, 130]
		  SourceBlock		  "xrbsMath_r3/CORDIC LOG/Quadrant Map"
"/Normalize X/Shift1"
		  SourceType		  "Normalize Shift Stage"
		  num_bits		  "num_bits"
		  bin_point		  "bin_point"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift5"
		  Ports			  [3, 3]
		  Position		  [650, 70, 705, 130]
		  SourceBlock		  "xrbsMath_r3/CORDIC LOG/Quadrant Map"
"/Normalize X/Shift1"
		  SourceType		  "Normalize Shift Stage"
		  num_bits		  "num_bits"
		  bin_point		  "bin_point"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift6"
		  Ports			  [3, 3]
		  Position		  [775, 70, 830, 130]
		  SourceBlock		  "xrbsMath_r3/CORDIC LOG/Quadrant Map"
"/Normalize X/Shift1"
		  SourceType		  "Normalize Shift Stage"
		  num_bits		  "num_bits"
		  bin_point		  "bin_point"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift7"
		  Ports			  [3, 3]
		  Position		  [900, 70, 955, 130]
		  SourceBlock		  "xrbsMath_r3/CORDIC LOG/Quadrant Map"
"/Normalize X/Shift1"
		  SourceType		  "Normalize Shift Stage"
		  num_bits		  "num_bits"
		  bin_point		  "bin_point"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [1115, 113, 1145, 127]
		  ShowName		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "norm"
		  Position		  [1025, 73, 1055, 87]
		}
		Block {
		  BlockType		  Outport
		  Name			  "shift"
		  Position		  [1085, 92, 1100, 108]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "abs"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cin"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "msb"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  2
		  DstBlock		  "Shift2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  3
		  DstBlock		  "Shift2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  DstBlock		  "Shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  2
		  DstBlock		  "Shift3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  3
		  DstBlock		  "Shift3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  1
		  DstBlock		  "Shift4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  2
		  DstBlock		  "Shift4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  3
		  DstBlock		  "Shift4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  1
		  DstBlock		  "Shift5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  2
		  DstBlock		  "Shift5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  3
		  DstBlock		  "Shift5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  1
		  DstBlock		  "Shift6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  2
		  DstBlock		  "Shift6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  3
		  DstBlock		  "Shift6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  1
		  DstBlock		  "Shift7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  2
		  DstBlock		  "Shift7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  3
		  DstBlock		  "Shift7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  1
		  DstBlock		  "norm"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  2
		  DstBlock		  "shift"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  3
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Normalizing X : The absolute value "
"of X is shifted left till we have a 1\non the most significant bit and the nu"
"mber of shifts are recorded."
		  Position		  [285, 245]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Post Normalization"
	      Ports		      [2, 4]
	      Position		      [540, 74, 630, 181]
	      TreatAsAtomicUnit	      off
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'norm_x');\np"
"ort_label('input',2,'shift');\nport_label('output',1,'X');\nport_label('outpu"
"t',2,'Y');\nport_label('output',3,'Z');\nport_label('output',4,'shift');\nplo"
"t([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Post Normalization"
		Location		[370, 79, 1083, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "norm_x"
		  Position		  [35, 63, 65, 77]
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift_in"
		  Position		  [265, 268, 295, 282]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [370, 57, 425, 108]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits+1"
		  bin_pt		  "pe_nbits-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[7 0 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [380, 137, 435, 188]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits+1"
		  bin_pt		  "pe_nbits-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[7 0 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [275, 130, 315, 150]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [380, 220, 420, 240]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits+1"
		  bin_pt		  "pe_nbits-1"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [335, 265, 375, 285]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "ceil(log2(pe_nbits))"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [450, 78, 480, 92]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [460, 158, 490, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [470, 223, 500, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Outport
		  Name			  "shift_out"
		  Position		  [470, 268, 500, 282]
		  Port			  "4"
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "shift_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift_in"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "norm_x"
		  SrcPort		  1
		  Points		  [275, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X"
	      Position		      [715, 83, 745, 97]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [720, 108, 750, 122]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "shift"
	      Position		      [725, 133, 755, 147]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "shift1"
	      Position		      [725, 158, 755, 172]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign"
	      Position		      [695, 238, 725, 252]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "zero_detect"
	      Position		      [715, 283, 745, 297]
	      Port		      "6"
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "sign"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Co-ordinate\nCorrection"
	      SrcPort		      2
	      Points		      [80, 0; 0, 125]
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      4
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      2
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize X"
	      SrcPort		      2
	      DstBlock		      "Post Normalization"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Normalize X"
	      SrcPort		      1
	      DstBlock		      "Post Normalization"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "zero_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Co-ordinate\nCorrection"
	      SrcPort		      3
	      Points		      [60, 0; 0, 140]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      3
	      DstBlock		      "shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Normalize X"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Normalize X"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Co-ordinate\nCorrection"
	      SrcPort		      1
	      DstBlock		      "Normalize X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "Co-ordinate\nCorrection"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The CORDIC algorithm converges only for"
" positive values of x. If x < zero, the input data is converted to a non-nega"
"tive number.\n If x = 0, a zero detect flag is passed along to the output sta"
"ge. The Log circuit has been designed to converge for all values of X,\nexcep"
"t for the most negative value . \n\nThe CORDIC algorithm converges only for 0"
".5 <= x < 1.0. During normalization, the input X is shifted to the\nleft till"
" it has a 1 in the most significant bit.The log output is derived using the i"
"dentity log( w) = 2*atanh{ (w-l) / (w+1) }. \nBased on this identity the inpu"
"t w gets mapped to, X = w + 1 and Y = w - 1."
	      Position		      [95, 420]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "logx"
	  Position		  [670, 73, 700, 87]
	}
	Block {
	  BlockType		  Outport
	  Name			  "CMPLX_PI"
	  Position		  [665, 153, 695, 167]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  3
	  DstBlock		  "Quadrant Correct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  2
	  DstBlock		  "Quadrant Correct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  5
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  6
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  4
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  3
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  2
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  1
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  2
	  DstBlock		  "CMPLX_PI"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  4
	  DstBlock		  "Quadrant Correct"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  1
	  DstBlock		  "Quadrant Correct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  1
	  DstBlock		  "logx"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The CORDIC Natural Log algorithm is impleme"
"nted in 4 steps.\n\nStep 1: Co-ordinate Rotation.  The CORDIC algorithm conve"
"rges only for positive values of x. If x < zero, the input data is\nconverted"
" to a non-negative number. If x = 0, a zero detect flag is passed along to th"
"e output stage. The Log circuit has been\ndesigned to converge for all values"
" of X, except for the most negative value . \n\nStep 2: Normalization.  The C"
"ORDIC algorithm converges only for 0.5 <= x < 1.0. During normalization, the "
"input X is shifted to the\nleft till it has a 1 in the most significant bit.T"
"he log output is derived using the identity log( w) = 2*atanh{ (w-l) / (w+1) "
"}. \nBased on this identity the input w gets mapped to, X = w + 1 and Y = w -"
" 1.\n\nStep 3: Hyperbolic Rotations.  For atanh{ (w-l) / (w+1) }. calculation"
", the resulting vector is rotated through progressively smaller \nangles, suc"
"h that y goes to zero. \n\nStep 4: Co-ordinate Correction. If the input was n"
"egative  a CMPLX_PI flag is porvided at the output for adding PI if a complex"
" output is desired.\nIf a left shift was applied to X, this step adjusts the "
"output by using the equation log (w * 2^E) = log (w) + E * log (2). "
	  Position		  [110, 405]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CORDIC SINCOS"
      Ports		      [1, 2]
      Position		      [25, 278, 110, 382]
      BackgroundColor	      "yellow"
      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'Lin"
"kStatus', 'none');"
      TreatAsAtomicUnit	      off
      MaskType		      "CORDIC based Sine and Cosine function"
      MaskDescription	      "A parallel implementation, circular rotation mo"
"de CORDIC processor for calculating Sine and Cosine of input angle z.  The nu"
"mber of iteration stages (and resultant output accuracy) and the processor ar"
"ithmetic precision are controlled by the mask customization."
      MaskHelp		      "web(xlhtmldoclink('CORDIC SINCOS'));"
      MaskPromptString	      "Number of Processing Elements (integer value st"
"arting from 1)|Input Data Width|Input Binary Point Position|Latency for each "
"Processing Element [1 0 0 1]|Previous Number of Stages|Previous Pipeline Valu"
"es"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "stages=@1;pe_nbits=@2;pe_binpt=@3;pipeline_x=@4"
";prev_stages=@5;pipeline=@6;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nsav_gcb=gcb;\nstages = "
"round(sum(abs(stages)));\nif (stages == 0)\n	stages = prev_stages;\nen"
"d\nx = zeros(1,stages);\npipe_size = max(size(pipeline_x));\nif pipe_size >= "
"stages\n	x(1,1:stages) = pipeline_x(1,1:stages);\nelse\n	x(1,1:"
"pipe_size) = pipeline_x(1,1:pipe_size);\nend\n\nif (stages ~=prev_stages)\n"
"	pipeline=x;\n	cordic_pe = find_system(gcb, 'lookUnderMasks', '"
"all', 'FollowLinks','on','masktype', 'CORDIC parallel PE');\n    \n  a=find_s"
"ystem(cordic_pe{1}, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', '"
"CORDIC iteration PE');\n  for i= 2:length(a)\n    for j=1:3\n	  delete"
"_line(cordic_pe{1}, ['CORDIC PE' int2str(i-1) '/' int2str(j)], ['CORDIC PE' i"
"nt2str(i) '/' int2str(j)]);\n    end\n  end\n    if length(a)>0,\n      delet"
"e_line(cordic_pe{1}, 'x/1', 'CORDIC PE1/1');\n      delete_line(cordic_pe{1},"
" 'y/1', 'CORDIC PE1/2');\n      delete_line(cordic_pe{1}, 'z/1', 'CORDIC PE1/"
"3');\n      delete_line(cordic_pe{1}, ['CORDIC PE' int2str(length(a)) '/1'],'"
"X/1');\n      delete_line(cordic_pe{1}, ['CORDIC PE' int2str(length(a)) '/2']"
",'Y/1');\n      delete_line(cordic_pe{1}, ['CORDIC PE' int2str(length(a)) '/3"
"'],'Terminator/1');\n    elseif length(a)==0\n      temp_port=get_param([cord"
"ic_pe{1} '/x'],'porthandles');\n      temp_line=get_param(temp_port.Outport,'"
"line');\n      if temp_line>=0  delete_line(temp_line); end\n      temp_port="
"get_param([cordic_pe{1} '/y'],'porthandles');\n      temp_line=get_param(temp"
"_port.Outport,'line');\n      if temp_line>=0  delete_line(temp_line); end\n "
"     temp_port=get_param([cordic_pe{1} '/z'],'porthandles');\n      temp_line"
"=get_param(temp_port.Outport,'line');\n      if temp_line>=0  delete_line(tem"
"p_line); end\n    end\n\n    for i=2:length(a)\n      delete_block(a{i});\n  "
"  end\n    for i=2:stages,\n        add_block([cordic_pe{1} '/CORDIC PE1'], ["
"cordic_pe{1} '/CORDIC PE' int2str(i)], 'ii', int2str(i-1),'pe_nbits', 'pe_nbi"
"ts','pe_binpt', 'pe_binpt','pipeline',['pipeline(1,' int2str(i) ')'],'positio"
"n',[150+(i-1)*125, 70, 205+(i-1)*125, 130]);\n    end\n\n    for i= 2:stages,"
"\n      for j=1:3\n		add_line(cordic_pe{1}, ['CORDIC PE' int2st"
"r(i-1) '/' int2str(j)], ['CORDIC PE' int2str(i) '/' int2str(j)], 'autorouting"
"', 'on');\n      end\n    end\n\n    if stages==0\n      add_line(cordic_pe{1"
"}, 'x/1', 'X/1', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'y/1', '"
"Terminator/1', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'z/1', 'Z/"
"1', 'autorouting', 'on');\n    elseif stages>0\n      add_line(cordic_pe{1}, "
"'x/1', 'CORDIC PE1/1', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'y"
"/1', 'CORDIC PE1/2', 'autorouting', 'on');\n      add_line(cordic_pe{1}, 'z/1"
"', 'CORDIC PE1/3', 'autorouting', 'on');\n\n      set_param([cordic_pe{1} '/'"
" 'X'], 'Position', [150+stages*125, 72, 180+stages*125, 86]);\n      set_para"
"m([cordic_pe{1} '/' 'Y'], 'Position', [210+stages*125, 92, 225+stages*125, 10"
"8]);\n      set_param([cordic_pe{1} '/' 'Terminator'], 'Position', [240+stage"
"s*125, 113, 270+stages*125, 127]);\n\n      add_line(cordic_pe{1}, ['CORDIC P"
"E' int2str(stages) '/1'], 'X/1', 'autorouting', 'on');\n      add_line(cordic"
"_pe{1}, ['CORDIC PE' int2str(stages) '/2'], 'Y/1', 'autorouting', 'on');\n   "
"   add_line(cordic_pe{1}, ['CORDIC PE' int2str(stages) '/3'],'Terminator/1', "
"'autorouting', 'on');\n\n      % force a \"compile\" of the constituent const"
"ant blocks to\n      % workaround a data propagation problem\n      find_syst"
"em(cordic_pe{1}, 'lookUnderMasks', 'all', 'FollowLinks', 'on', 'MaskType','Xi"
"linx Constant Block');\n  end\n	set_param(sav_gcb, 'prev_stages', int2"
"str(stages));\n	set_param(sav_gcb, 'pipeline', [ '[' int2str(x) ']']);"
"\nelse\n	if (sum(pipeline~=x))\n		set_param(gcb, 'pipeli"
"ne', [ '[' int2str(x) ']']);\n	end\nend\nstr = sprintf('-%d',sum(x) + "
"3);\n\n  "
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,str);"
"\nport_label('input',1,'z');\nport_label('output',1,'cos');\nport_label('outp"
"ut',2,'sin');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|16|13|ones(1,8)|8|[1  1  1  1  1  1  1  1]"
      System {
	Name			"CORDIC SINCOS"
	Location		[217, 157, 971, 809]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "z"
	  Position		  [35, 168, 65, 182]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CORDIC Fine Angle PE"
	  Ports			  [3, 2]
	  Position		  [335, 38, 395, 102]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskType		  "CORDIC parallel PE"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');\npo"
"rt_label('output',2,'Y');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0"
"]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CORDIC Fine Angle PE"
	    Location		    [215, 82, 860, 597]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [15, 73, 45, 87]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [40, 93, 70, 107]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [65, 113, 95, 127]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE1"
	      Ports		      [3, 3]
	      Position		      [150, 70, 205, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|pe_nbits|pe_binpt|atan||pipeline(1,1)"
	      System {
		Name			"CORDIC PE1"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE2"
	      Ports		      [3, 3]
	      Position		      [275, 70, 330, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|pe_nbits|pe_binpt|atan||pipeline(1,2)"
	      System {
		Name			"CORDIC PE2"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [460, 69, 505, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [125, 0]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE3"
	      Ports		      [3, 3]
	      Position		      [400, 70, 455, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|pe_nbits|pe_binpt|atan||pipeline(1,3)"
	      System {
		Name			"CORDIC PE3"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE4"
	      Ports		      [3, 3]
	      Position		      [525, 70, 580, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|pe_nbits|pe_binpt|atan||pipeline(1,4)"
	      System {
		Name			"CORDIC PE4"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE5"
	      Ports		      [3, 3]
	      Position		      [650, 70, 705, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|pe_nbits|pe_binpt|atan||pipeline(1,5)"
	      System {
		Name			"CORDIC PE5"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE6"
	      Ports		      [3, 3]
	      Position		      [775, 70, 830, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|pe_nbits|pe_binpt|atan||pipeline(1,6)"
	      System {
		Name			"CORDIC PE6"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE7"
	      Ports		      [3, 3]
	      Position		      [900, 70, 955, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|pe_nbits|pe_binpt|atan||pipeline(1,7)"
	      System {
		Name			"CORDIC PE7"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE8"
	      Ports		      [3, 3]
	      Position		      [1025, 70, 1080, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Epsilon_k Function|epsilon_k|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,popup(atan|atanh),edit,e"
"dit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,off,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;epsilon_k"
"_fcn=@4;epsilon_k=@5;pipeline=@6;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\nswitch epsilon_k_fcn\n  case 1\n    epsilon_k = ata"
"n(1/2^ii);\n  case 2\n    epsilon_k = atanh(1/2^ii);\nend\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('input',3,'z');\nport_label('output',1,'X');"
"\nport_label('output',2,'Y');\nport_label('output',3,'Z');\nplot([0 0 iWidth "
"iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|pe_nbits|pe_binpt|atan||pipeline(1,8)"
	      System {
		Name			"CORDIC PE8"
		Location		[175, 111, 975, 680]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "z"
		  Position		  [45, 223, 75, 237]
		  Port			  "3"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [455, 69, 500, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [455, 143, 500, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [3, 1]
		  Position		  [455, 223, 500, 267]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[8 16 0 16 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [160, 235, 240, 255]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "epsilon_k"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [220, 128, 260, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Z"
		  Position		  [570, 238, 600, 252]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [195, 0]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "z"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Z"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [160, 0]
		  DstBlock		  "AddSub2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "AddSub2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if z < 0, otherwise\n   ="
" x - y\nY = y - x if z < 0, otherwise\n   = y + x\nZ = z + atan(1/2^i) if z <"
" 0, otherwise\n   = z - atan(1/2^i)"
		  Position		  [210, 360]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [1240, 113, 1270, 127]
	      NamePlacement	      "alternate"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X"
	      Position		      [1150, 73, 1180, 87]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [1210, 92, 1225, 108]
	      Port		      "2"
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      3
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      2
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      3
	      DstBlock		      "CORDIC PE2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE2"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The fine angle rotation operation is pe"
"rformed iteratively in stages (0..stages-1). \nThe i-th PE rotates its input "
"vector by an angle +/- atan(1/2^i), driving its input y coordinate towards ze"
"ro."
	      Position		      [40, 360]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	      FontSize		      14
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [120, 39, 200, 61]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1/1.646760"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "pe_nbits"
	  bin_pt		  "pe_binpt"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [230, 58, 275, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "pe_nbits"
	  bin_pt		  "pe_binpt"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [360, 195, 400, 215]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "sum(pipeline)+2"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[1 1 0 1 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [360, 165, 395, 185]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "sum(pipeline)+1"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[1 1 0 1 0 0 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Correct"
	  Ports			  [4, 2]
	  Position		  [500, 35, 600, 165]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('input',3,'angle_map');\nport_label('input',4,'s"
"gn(z)');\nport_label('output',1,'cos');\nport_label('output',2,'sin');\nplot("
"[0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Correct"
	    Location		    [114, 106, 914, 675]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      Position		      [40, 58, 70, 72]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      Position		      [45, 228, 75, 242]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "angle_map"
	      Position		      [35, 13, 65, 27]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sgn(z)"
	      Position		      [70, 308, 100, 322]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [420, 33, 460, 97]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 16 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [415, 281, 455, 349]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 16 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [210, 302, 235, 368]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [255, 92, 280, 158]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate1"
	      Ports		      [1, 1]
	      Position		      [160, 340, 190, 370]
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate2"
	      Ports		      [1, 1]
	      Position		      [200, 110, 230, 140]
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[8 0 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cosine"
	      Position		      [530, 58, 560, 72]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sine"
	      Position		      [535, 308, 565, 322]
	      Port		      "2"
	    }
	    Line {
	      SrcBlock		      "Negate2"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Negate1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sgn(z)"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -210]
		DstBlock		"Mux3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [75, 0; 0, -40]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "angle_map"
	      SrcPort		      1
	      Points		      [260, 0; 0, 25]
	      Branch {
		Points			[0, 250]
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "sine"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "cosine"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, -90]
		Branch {
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, -20]
		  DstBlock		  "Negate2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[125, 0; 0, 80]
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, 270]
		Branch {
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "Negate1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Annotation {
	      Name		      "Angle Correction:\n \nIF z > pi/2: usin"
"g z = t + pi/2, then\n   sin (z ) = sin(t).cos(pi/2) + cos(t).sin(pi/2) = cos"
"(t)\n   cos (z ) = cos(t).cos(pi/2) - sin(t).sin(pi/2) = -sin(t)\n\nIF z < pi"
"/2: using z = t - pi/2, then\n   sin (z ) = sin(t).cos(-pi/2) + cos(t).sin(-p"
"i/2) = -cos(t)\n   cos (z ) = cos(t).cos(-pi/2) - sin(t).sin(-pi/2) = sin(t)"
	      Position		      [210, 485]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Map"
	  Ports			  [1, 3]
	  Position		  [140, 130, 235, 220]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'z');\nport_label"
"('output',1,'z');\nport_label('output',2,'angle_map');\nport_label('output',3"
",'sgn(z)');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Map"
	    Location		    [145, 164, 899, 816]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "z"
	      Position		      [55, 38, 85, 52]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [3, 1]
	      Position		      [350, 235, 400, 325]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition or Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 16 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [210, 55, 255, 85]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "pi/2"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [210, 115, 255, 145]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-pi/2"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [395, 157, 420, 173]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[8 16 0 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [280, 303, 320, 317]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 0 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [370, 68, 415, 112]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 0 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [460, 129, 500, 201]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "pe_nbits"
	      bin_pt		      "pe_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[8 16 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [300, 30, 345, 85]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[8 1 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [300, 90, 345, 145]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[8 1 0 16 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sgn(z)"
	      Ports		      [1, 1]
	      Position		      [200, 300, 240, 320]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [560, 158, 590, 172]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "angle_map"
	      Position		      [575, 258, 605, 272]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sgn_z"
	      Position		      [575, 343, 605, 357]
	      Port		      "3"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [5, 0; 0, -90]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [25, 0; 0, 50]
	      Branch {
		Points			[0, 125]
		DstBlock		"angle_map"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [0, -20]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 210]
		DstBlock		"AddSub"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sgn(z)"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"sgn_z"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "z"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		Branch {
		  Points		  [0, 60]
		  Branch {
		    Points		    [0, 145; 35, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sgn(z)"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	    Annotation {
	      Name		      "Angle Map: For z between -pi to +pi\n\n"
" -pi/2 < z  < pi/2  =>  Z =z\n            z > pi/2   =>  Z = z - pi/2.\n     "
"       z < pi/2   =>  Z = z + pi/2."
	      Position		      [195, 445]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "cos"
	  Position		  [640, 63, 670, 77]
	}
	Block {
	  BlockType		  Outport
	  Name			  "sin"
	  Position		  [650, 128, 680, 142]
	  Port			  "2"
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  1
	  DstBlock		  "cos"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  2
	  DstBlock		  "sin"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  1
	  Points		  [55, 0; 0, -55]
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  3
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  2
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "z"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [40, 0; 0, -60]
	  DstBlock		  "Quadrant Correct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [55, 0; 0, -60]
	  DstBlock		  "Quadrant Correct"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  2
	  DstBlock		  "Quadrant Correct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  1
	  DstBlock		  "Quadrant Correct"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The CORDIC algorithm is implemented in 3 st"
"eps.\n\nStep 1: Coarse Angle Rotation.  The algorithm converges only for angl"
"es between -pi/2 and pi/2. If  z > pi/2, the input angle is reflected\n to th"
"e 1st quadrant by subtracting pi/2 from the input angle. When z < -pi/2, the "
"input angle is reflected back to the 3rd quadrant by adding\npi/2 to the inpu"
"t angle . \n\nStep 2: Fine Angle Rotation.  By setting x equal to 1/1.646760 "
"and y equal to 0, the rotational mode CORDIC processor yields cosine and sine"
"\nof the input angle Z. \n\nStep 3: Angle Correction. If there was a reflecti"
"on applied in Step 1, this step applies the appropriate correction . "
	  Position		  [20, 370]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CORDIC SQRT"
      Ports		      [1, 1]
      Position		      [180, 278, 280, 382]
      BackgroundColor	      "yellow"
      CopyFcn		      "set_param(gcb, 'MaskSelfModifiable', 'on', 'Lin"
"kStatus', 'none');"
      TreatAsAtomicUnit	      off
      MaskDescription	      "A parallel implementation, hyperbolic vectoring"
" mode CORDIC processor for calculating square root of input x.  The number of"
" iteration stages (and resultant output accuracy) and the processor arithmeti"
"c precision are controlled by the mask customization."
      MaskHelp		      "web(xlhtmldoclink('CORDIC SQRT'));"
      MaskPromptString	      "Number of Processing Elements (integer value st"
"arting from 1)|Input Data Width|Input Binary Point Position|Latency for each "
"Processing Element [1 0 0 1]|Normalized Data Width|Normalized Binary Point"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,off,off"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "stages=@1;pe_nbits=@2;pe_binpt=@3;pipeline=@4;n"
"orm_nbits=@5;norm_binpt=@6;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n%Normalized Data Width"
"\nnorm_nbits = pe_binpt + (pe_nbits-pe_binpt) + mod(pe_nbits-pe_binpt-1,2);\n"
"norm_binpt = norm_nbits-1;\n\nif(length(pipeline)>stages)\n	x = sum(pi"
"peline(1,1:stages));\nelse\n	x = sum(pipeline);\nend\n\nstr = sprintf("
"'-%d',2+norm_binpt+1+x + 4);"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\ntext(iCx-6,iCy,'z');\ntext(iCx,iCy+4,str);"
"\nport_label('input',1,'x');\nport_label('output',1,'sqrt x');\nplot([0 0 iWi"
"dth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|12|6|ones(1,12)|0|0"
      System {
	Name			"CORDIC SQRT"
	Location		[343, 200, 1455, 844]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"136"
	Block {
	  BlockType		  Inport
	  Name			  "x"
	  Position		  [15, 113, 45, 127]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CORDIC Fine Angle PE"
	  Ports			  [5, 4]
	  Position		  [320, 40, 430, 200]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskType		  "CORDIC parallel PE"
	  MaskPromptString	  "Number of Stages|Number of Bits|Binary Poin"
"t Position|Pipeline Stage Value|Previous Stages|Previous Pipeline Stage Value"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "stages=@1;pe_nbits=@2;pe_binpt=@3;pipeline_"
"x=@4;prev_stages=@5;pipeline=@6;"
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nset_param(gcb,'Link"
"Status', 'none');\nsav_gcb=gcb;\nstages = round(sum(abs(stages)));\nif (stage"
"s == 0)\n	stages = prev_stages;\nend\nx = zeros(1,stages);\npipe_size "
"= max(size(pipeline_x));\nif pipe_size >= stages\n	x(1,1:stages) = pip"
"eline_x(1,1:stages);\nelse\n	x(1,1:pipe_size) = pipeline_x(1,1:pipe_si"
"ze);\nend\n\nif (stages ~=prev_stages)\n	pipeline = x;\n	a=find"
"_system(sav_gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','masktype', 'COR"
"DIC iteration PE');\n	for i= 2:length(a)\n		for j=1:2\n"
"		    delete_line(sav_gcb, ['CORDIC PE' int2str(i-1) '/' int2st"
"r(j)], ['CORDIC PE' int2str(i) '/' int2str(j)]);\n		end\n"
"	end\n	delete_line(sav_gcb, ['CORDIC PE' int2str(length(a)) '/1"
"'],'X/1');\n	delete_line(sav_gcb, ['CORDIC PE' int2str(length(a)) '/2'"
"],'Terminator/1');\n	\n	for i=2:length(a)\n      delete_block(a"
"{i});\n	end\n	ite_stage=1;\n	repeat_stage=4;\n	de"
"c_stage=0;\n	for i=2:stages\n        ite_stage= i-dec_stage;\n	"
"	if(repeat_stage==ite_stage-1)\n            ite_stage=ite_stage-1;\n"
"			repeat_stage=repeat_stage*3+1;\n		"
"	dec_stage=dec_stage+1;\n		end\n        add_block([sav_g"
"cb '/CORDIC PE1'], [sav_gcb '/CORDIC PE' int2str(i)],'ii',int2str(ite_stage),"
"'pipeline',['pipeline(1,' int2str(i) ')'],'position',[150+(i-1)*125, 70, 205+"
"(i-1)*125, 130]);\n	end\n    set_param([sav_gcb '/' 'X'], 'Position', "
"[150+stages*125, 78, 180+stages*125, 92]);\n    set_param([sav_gcb '/' 'Termi"
"nator'], 'Position', [210+stages*125, 107, 225+stages*125, 123]);\n    for i="
" 2:stages\n		for j=1:2\n		    add_line(sav_gcb, ["
"'CORDIC PE' int2str(i-1) '/' int2str(j)], ['CORDIC PE' int2str(i) '/' int2str"
"(j)]);\n		end\n	end\n    add_line(sav_gcb, ['CORDIC PE' "
"int2str(stages) '/1'],'X/1');\n	add_line(sav_gcb, ['CORDIC PE' int2str"
"(stages) '/2'],'Terminator/1');\n	find_system(sav_gcb, 'lookUnderMasks"
"', 'all', 'FollowLinks', 'on', 'MaskType','Xilinx Slice Block');\n	set"
"_param(sav_gcb, 'prev_stages',int2str(stages));\n	set_param(sav_gcb, '"
"pipeline', [ '[' int2str(x) ']']);\nend\n\nif (sum(pipeline~=x))\n	pip"
"eline = x;\n	set_param(sav_gcb, 'pipeline', [ '[' int2str(x) ']']);\ne"
"nd"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('input',2,'y');\nport_label('input',3,'sgn(x)');\nport_label('input',4,'shif"
"t');\nport_label('input',5,'0_det');\nport_label('output',1,'X');\nport_label"
"('output',2,'sgn(x)');\nport_label('output',3,'shift');\nport_label('output',"
"4,'0_det');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "stages|norm_nbits+1|norm_binpt|pipeline|12|"
"[0  0  0  0  0  0  0  0  0  0  0  0]"
	  System {
	    Name		    "CORDIC Fine Angle PE"
	    Location		    [2, 76, 1471, 984]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [55, 78, 85, 92]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      Position		      [55, 108, 85, 122]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sign"
	      Position		      [55, 183, 85, 197]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [55, 223, 85, 237]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "zero_detect"
	      Position		      [60, 268, 90, 282]
	      Port		      "5"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC \nPipe Balance"
	      Ports		      [1, 1]
	      Position		      [140, 180, 180, 200]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "sum(pipeline)"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC \nPipe Balance1"
	      Ports		      [1, 1]
	      Position		      [145, 220, 185, 240]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "sum(pipeline)"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[2 3 0 3 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CORDIC \nPipe Balance2"
	      Ports		      [1, 1]
	      Position		      [150, 265, 190, 285]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "sum(pipeline)"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE1"
	      Ports		      [2, 2]
	      Position		      [150, 69, 200, 131]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|pe_nbits|pe_binpt|pipeline(1,1)"
	      System {
		Name			"CORDIC PE1"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE10"
	      Ports		      [2, 2]
	      Position		      [1275, 70, 1330, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "9|pe_nbits|pe_binpt|pipeline(1,10)"
	      System {
		Name			"CORDIC PE10"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE11"
	      Ports		      [2, 2]
	      Position		      [1400, 70, 1455, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "10|pe_nbits|pe_binpt|pipeline(1,11)"
	      System {
		Name			"CORDIC PE11"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE12"
	      Ports		      [2, 2]
	      Position		      [1525, 70, 1580, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11|pe_nbits|pe_binpt|pipeline(1,12)"
	      System {
		Name			"CORDIC PE12"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE2"
	      Ports		      [2, 2]
	      Position		      [275, 70, 330, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|pe_nbits|pe_binpt|pipeline(1,2)"
	      System {
		Name			"CORDIC PE2"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE3"
	      Ports		      [2, 2]
	      Position		      [400, 70, 455, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|pe_nbits|pe_binpt|pipeline(1,3)"
	      System {
		Name			"CORDIC PE3"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE4"
	      Ports		      [2, 2]
	      Position		      [525, 70, 580, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|pe_nbits|pe_binpt|pipeline(1,4)"
	      System {
		Name			"CORDIC PE4"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE5"
	      Ports		      [2, 2]
	      Position		      [650, 70, 705, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|pe_nbits|pe_binpt|pipeline(1,5)"
	      System {
		Name			"CORDIC PE5"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE6"
	      Ports		      [2, 2]
	      Position		      [775, 70, 830, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|pe_nbits|pe_binpt|pipeline(1,6)"
	      System {
		Name			"CORDIC PE6"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE7"
	      Ports		      [2, 2]
	      Position		      [900, 70, 955, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|pe_nbits|pe_binpt|pipeline(1,7)"
	      System {
		Name			"CORDIC PE7"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE8"
	      Ports		      [2, 2]
	      Position		      [1025, 70, 1080, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "7|pe_nbits|pe_binpt|pipeline(1,8)"
	      System {
		Name			"CORDIC PE8"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CORDIC PE9"
	      Ports		      [2, 2]
	      Position		      [1150, 70, 1205, 130]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MaskType		      "CORDIC iteration PE"
	      MaskPromptString	      "Iteration Index ii|Number of X,Y,Z Bits"
"|X,Y,Z Binary Point Position|Pipeline Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "ii=@1;pe_nbits=@2;pe_binpt=@3;pipeline="
"@4;"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\nset_param(gcb"
", 'LinkStatus', 'none');\n\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('input',2,'y');\nport_label('output',1,'X');\nport_label('output',2,'Y')"
";\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|pe_nbits|pe_binpt|pipeline(1,9)"
	      System {
		Name			"CORDIC PE9"
		Location		[434, 162, 1143, 839]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [45, 68, 75, 82]
		  NamePlacement		  "alternate"
		}
		Block {
		  BlockType		  Inport
		  Name			  "y"
		  Position		  [45, 83, 75, 97]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [3, 1]
		  Position		  [430, 69, 475, 111]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [3, 1]
		  Position		  [440, 143, 485, 187]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "pipeline"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 14 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [225, 128, 265, 142]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[1 0 0 1 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [345, 158, 390, 172]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [345, 83, 390, 97]
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "ii"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [155, 125, 195, 145]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [570, 83, 600, 97]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Y"
		  Position		  [570, 158, 600, 172]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "y"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  Points		  [220, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [105, 0]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "AddSub"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "AddSub1"
		    DstPort		    3
		  }
		}
		Annotation {
		  Name			  "X = x + y if y < 0, otherwise\n   ="
" x - y\nY = y + x if y < 0, otherwise\n   = y - x"
		  Position		  [235, 265]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [1710, 107, 1725, 123]
	      NamePlacement	      "alternate"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X"
	      Position		      [1650, 78, 1680, 92]
	      NamePlacement	      "alternate"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign_dly"
	      Position		      [230, 183, 260, 197]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "shift_dly"
	      Position		      [230, 223, 260, 237]
	      NamePlacement	      "alternate"
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "zero_detect_dly"
	      Position		      [235, 268, 265, 282]
	      NamePlacement	      "alternate"
	      Port		      "4"
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "y"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sign"
	      SrcPort		      1
	      DstBlock		      "CORDIC \nPipe Balance"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "CORDIC \nPipe Balance1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC \nPipe Balance"
	      SrcPort		      1
	      DstBlock		      "sign_dly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC \nPipe Balance1"
	      SrcPort		      1
	      DstBlock		      "shift_dly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "zero_detect"
	      SrcPort		      1
	      DstBlock		      "CORDIC \nPipe Balance2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC \nPipe Balance2"
	      SrcPort		      1
	      DstBlock		      "zero_detect_dly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE1"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE2"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE3"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE4"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE5"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE6"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE7"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE8"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE9"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE9"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE10"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE10"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE11"
	      SrcPort		      1
	      DstBlock		      "CORDIC PE12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE11"
	      SrcPort		      2
	      DstBlock		      "CORDIC PE12"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CORDIC PE12"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CORDIC PE12"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "The fine angle rotation operation is pe"
"rformed iteratively in stages (0..stages-1). \nThe i-th PE rotates its input "
"vector such that the input y maps towards zero.\n"
	      Position		      [135, 355]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	      FontSize		      14
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Correct"
	  Ports			  [4, 1]
	  Position		  [500, 38, 595, 202]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'X');\nport_label"
"('input',2,'sgn(x)');\nport_label('input',3,'shift');\nport_label('input',4,'"
"0_det');\nport_label('output',1,'X');\nplot([0 0 iWidth iWidth 0], [0 iHeight"
" iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Correct"
	    Location		    [189, 120, 1044, 788]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "X"
	      Position		      [125, 68, 155, 82]
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sign_x"
	      Position		      [180, 38, 210, 52]
	      NamePlacement	      "alternate"
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [40, 203, 70, 217]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "zero_detect"
	      Position		      [40, 273, 70, 287]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CMult"
	      Ports		      [1, 1]
	      Position		      [420, 201, 480, 249]
	      SourceBlock	      "xbsIndex_r3/CMult"
	      SourceType	      "Xilinx Constant Multiplier"
	      const		      "1.2195"
	      const_n_bits	      "8"
	      const_bin_pt	      "7"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      mem_type		      "Distributed RAM"
	      pipeline		      "off"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[16 0 0 31 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [570, 55, 620, 135]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      use_embedded	      "on"
	      pipeline		      "on"
	      latency		      "3"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "on"
	      xl_area		      "[30 60 0 0 0 1 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [390, 32, 435, 118]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "num_width-1"
	      bin_pt		      "num_binpt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      mux_type		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[7 14 0 14 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Negate"
	      Ports		      [1, 1]
	      Position		      [295, 95, 340, 115]
	      SourceBlock	      "xbsIndex_r3/Negate"
	      SourceType	      "Xilinx Negate Block"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "norm_nbits+1"
	      bin_pt		      "pe_binpt+((norm_binpt-pe_binpt)/2)"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[7 0 0 14 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM"
	      Ports		      [1, 1]
	      Position		      [225, 192, 280, 228]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "2^(ceil(log2(norm_binpt+1))-1)"
	      initVector	      "2.^-(0:(2^(ceil(log2(norm_binpt+1))-1)-"
"1))"
	      arith_type	      "Unsigned"
	      n_bits		      "2^(ceil(log2(norm_binpt+1))-1)"
	      bin_pt		      "2^(ceil(log2(norm_binpt+1))-1)-1"
	      latency		      "0"
	      distributed_mem	      "on"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[4 0 0 8 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [325, 198, 370, 247]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[4 8 0 0 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [210, 59, 245, 91]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "off"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "pe_binpt+((norm_binpt-pe_binpt)/2)"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Z"
	      Position		      [780, 88, 810, 102]
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sign_x"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "X"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Negate"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Z"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "ROM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Negate"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "CMult"
	      SrcPort		      1
	      Points		      [55, 0; 0, -110]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "CMult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "zero_detect"
	      SrcPort		      1
	      Points		      [235, 0]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      " If the input was negative and a left s"
"hift was applied to X, this step assigns the appropriate\nsign to the resulti"
"ng ratio and multiplies it with 2^(-shift). \nIf the input was zero, the zero"
" detect flag is used to set the output to 0."
	      Position		      [95, 350]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Quadrant Map"
	  Ports			  [1, 5]
	  Position		  [140, 42, 220, 198]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos = get_p"
"aram(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx="
"iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
	  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHeight iHei"
"ght] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_label"
"('output',1,'X');\nport_label('output',2,'Y');\nport_label('output',3,'sgn(x)"
"');\nport_label('output',4,'shift');\nport_label('output',5,'0_det');\nplot(["
"0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	  MaskIconFrame		  off
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Quadrant Map"
	    Location		    [309, 169, 1342, 854]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      Position		      [45, 108, 75, 122]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Co-ordinate\nRotation"
	      Ports		      [1, 3]
	      Position		      [125, 72, 190, 158]
	      TreatAsAtomicUnit	      off
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'x');\nport_l"
"abel('output',1,'X');\nport_label('output',2,'sgn(X)');\nport_label('output',"
"3,'0_det');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Co-ordinate\nRotation"
		Location		[321, 197, 1084, 432]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "x"
		  Position		  [25, 58, 55, 72]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [175, 135, 215, 155]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [480, 50, 525, 80]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "norm_nbits"
		  bin_pt		  "norm_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  inserted_by_tool	  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [80, 57, 105, 73]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[6 12 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [325, 29, 365, 101]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[6 12 0 12 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate1"
		  Ports			  [1, 1]
		  Position		  [255, 80, 285, 100]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "pe_nbits"
		  bin_pt		  "pe_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[6 0 0 12 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [410, 49, 450, 81]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "off"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "norm_binpt"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [290, 113, 335, 157]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[3 0 0 6 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sgn(x)"
		  Ports			  [1, 1]
		  Position		  [185, 30, 225, 50]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "X"
		  Position		  [550, 58, 580, 72]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [560, 13, 590, 27]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "zero_detect"
		  Position		  [555, 128, 585, 142]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "sgn(x)"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sgn(x)"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Negate1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "X"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "x"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "zero_detect"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [285, 110, 325, 130]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [390, 218, 440, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "norm_binpt+2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [395, 263, 445, 287]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "norm_binpt+2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      xl_area		      "[1 1 0 1 0 0 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Normalize X"
	      Ports		      [3, 2]
	      Position		      [370, 64, 460, 176]
	      TreatAsAtomicUnit	      off
	      MaskType		      "Normalization Stage"
	      MaskPromptString	      "Number of bits|Binary Point Position|Pr"
"evious Number of bits"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,off"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "num_bits=@1;bin_point=@2;prev_stages=@3"
";"
	      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = g"
"et_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\n"
"iCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\nset_param(gcb,'"
"LinkStatus', 'none');\nsav_gcb=gcb;\nstages = round(sum(abs(num_bits-1)));\ni"
"f (stages == 0)\n	stages = prev_stages;\nend\nif (stages ~=prev_stages"
")\n	a=find_system(gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','ma"
"sktype', 'Normalize Shift Stage');\n	for i= 2:length(a)\n	"
"	for j=1:3\n		    delete_line(sav_gcb, ['Shift' int2str("
"i-1) '/' int2str(j)], ['Shift' int2str(i) '/' int2str(j)]);\n		"
"end\n	end\n	delete_line(sav_gcb, ['Shift' int2str(length(a)) '/"
"1'],'norm/1');\n	delete_line(sav_gcb, ['Shift' int2str(length(a)) '/2'"
"],'shift/1');\n	delete_line(sav_gcb, ['Shift' int2str(length(a)) '/3']"
",'Terminator1/1');\n	\n	for i=2:length(a)\n      delete_block(a"
"{i});\n	end\n	for i=2:stages,\n        add_block([sav_gcb '/Shi"
"ft1'], [sav_gcb '/Shift' int2str(i)],'position',[150+(i-1)*125, 70, 205+(i-1)"
"*125, 130]);\n	end\n    set_param([sav_gcb '/' 'norm'], 'Position', [1"
"50+stages*125, 72, 180+stages*125, 86]);\n    set_param([sav_gcb '/' 'shift']"
", 'Position', [210+stages*125, 92, 225+stages*125, 108]);\n    set_param([sav"
"_gcb '/' 'Terminator1'], 'Position', [240+stages*125, 113, 270+stages*125, 12"
"7]);\n    for i= 2:stages\n		for j=1:3\n		    add"
"_line(sav_gcb, ['Shift' int2str(i-1) '/' int2str(j)], ['Shift' int2str(i) '/'"
" int2str(j)]);\n		end\n	end\n    add_line(sav_gcb, ['Shi"
"ft' int2str(stages) '/1'],'norm/1');\n	add_line(sav_gcb, ['Shift' int2"
"str(stages) '/2'],'shift/1');\n	add_line(sav_gcb, ['Shift' int2str(sta"
"ges) '/3'],'Terminator1/1');\n	find_system(sav_gcb, 'lookUnderMasks', "
"'all', 'FollowLinks', 'on', 'MaskType','Xilinx Multiplexer Block');\n	"
"set_param(sav_gcb, 'prev_stages',int2str(stages));\nend"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'abs');\nport"
"_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('output',1"
",'norm');\nport_label('output',2,'shift');\nplot([0 0 iWidth iWidth 0], [0 iH"
"eight iHeight 0 0]);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "norm_nbits|norm_binpt|12"
	      System {
		Name			"Normalize X"
		Location		[13, 296, 1401, 928]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "abs"
		  Position		  [25, 73, 55, 87]
		}
		Block {
		  BlockType		  Inport
		  Name			  "cin"
		  Position		  [60, 93, 90, 107]
		  Port			  "2"
		}
		Block {
		  BlockType		  Inport
		  Name			  "msb"
		  Position		  [95, 113, 125, 127]
		  Port			  "3"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift1"
		  Ports			  [3, 3]
		  Position		  [165, 68, 220, 132]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift1"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[1 2 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift10"
		  Ports			  [3, 3]
		  Position		  [1275, 70, 1330, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift10"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[6 11 0 10 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift11"
		  Ports			  [3, 3]
		  Position		  [1400, 70, 1455, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift11"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[6 12 0 11 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift12"
		  Ports			  [3, 3]
		  Position		  [1525, 70, 1580, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift12"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 12 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift2"
		  Ports			  [3, 3]
		  Position		  [275, 70, 330, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift2"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 3 0 2 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift3"
		  Ports			  [3, 3]
		  Position		  [400, 70, 455, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift3"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[2 4 0 3 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift4"
		  Ports			  [3, 3]
		  Position		  [525, 70, 580, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift4"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[3 5 0 4 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift5"
		  Ports			  [3, 3]
		  Position		  [650, 70, 705, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift5"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[3 6 0 5 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift6"
		  Ports			  [3, 3]
		  Position		  [775, 70, 830, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift6"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[4 7 0 6 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift7"
		  Ports			  [3, 3]
		  Position		  [900, 70, 955, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift7"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[4 8 0 7 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift8"
		  Ports			  [3, 3]
		  Position		  [1025, 70, 1080, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift8"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[5 9 0 8 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Shift9"
		  Ports			  [3, 3]
		  Position		  [1150, 70, 1205, 130]
		  TreatAsAtomicUnit	  off
		  MaskType		  "Normalize Shift Stage"
		  MaskPromptString	  "Number of Bits|Binary Point Positio"
"n"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "num_bits=@1;bin_point=@2;"
		  MaskInitialization	  "[bg,fg] = xlcmap('XBlock',0);\niPos"
" = get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2"
");\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);"
		  MaskDisplay		  "patch([0 iWidth iWidth 0],[0 0 iHei"
"ght iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\n"
"port_label('input',2,'cin');\nport_label('input',3,'msb');\nport_label('outpu"
"t',1,'dout');\nport_label('output',2,'sum');\nport_label('output',3,'latch');"
"\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
		  MaskIconFrame		  off
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_bits|bin_point"
		  System {
		    Name		    "Shift9"
		    Location		    [362, 416, 1174, 872]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 52, 45, 68]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cin"
		    Position		    [15, 157, 45, 173]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "msb"
		    Position		    [70, 282, 100, 298]
		    Port		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [340, 110, 410, 185]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    pipeline		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[5 10 0 9 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [165, 120, 200, 140]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [160, 205, 195, 225]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [220, 191, 260, 224]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [255, 258, 295, 302]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 0 0 1 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [355, 338, 400, 402]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    mux_type		    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_rpm		    "off"
		    gen_core		    "on"
		    xl_area		    "[7 13 0 13 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [380, 260, 420, 300]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[1 1 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [225, 356, 270, 384]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Left"
		    shift_bits		    "1"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "num_bits"
		    bin_pt		    "bin_point"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0 0 0 0 0 0 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [75, 116, 120, 144]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 363, 475, 377]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sum"
		    Position		    [445, 143, 475, 157]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "latch"
		    Position		    [455, 273, 485, 287]
		    Port		    "3"
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "latch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [55, 0; 0, -80]
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "msb"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cin"
		    SrcPort		    1
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "sum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [5, 0; 0, 70]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [1740, 113, 1770, 127]
		  ShowName		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "norm"
		  Position		  [1650, 73, 1680, 87]
		}
		Block {
		  BlockType		  Outport
		  Name			  "shift"
		  Position		  [1710, 92, 1725, 108]
		  Port			  "2"
		}
		Line {
		  SrcBlock		  "msb"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cin"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "abs"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  2
		  DstBlock		  "Shift2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  3
		  DstBlock		  "Shift2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  1
		  DstBlock		  "Shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  2
		  DstBlock		  "Shift3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift2"
		  SrcPort		  3
		  DstBlock		  "Shift3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  1
		  DstBlock		  "Shift4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  2
		  DstBlock		  "Shift4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift3"
		  SrcPort		  3
		  DstBlock		  "Shift4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  1
		  DstBlock		  "Shift5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  2
		  DstBlock		  "Shift5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift4"
		  SrcPort		  3
		  DstBlock		  "Shift5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  1
		  DstBlock		  "Shift6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  2
		  DstBlock		  "Shift6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift5"
		  SrcPort		  3
		  DstBlock		  "Shift6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  1
		  DstBlock		  "Shift7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  2
		  DstBlock		  "Shift7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift6"
		  SrcPort		  3
		  DstBlock		  "Shift7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  1
		  DstBlock		  "Shift8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  2
		  DstBlock		  "Shift8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift7"
		  SrcPort		  3
		  DstBlock		  "Shift8"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  1
		  DstBlock		  "Shift9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  2
		  DstBlock		  "Shift9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift8"
		  SrcPort		  3
		  DstBlock		  "Shift9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  1
		  DstBlock		  "Shift10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  2
		  DstBlock		  "Shift10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift9"
		  SrcPort		  3
		  DstBlock		  "Shift10"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  1
		  DstBlock		  "Shift11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  2
		  DstBlock		  "Shift11"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift10"
		  SrcPort		  3
		  DstBlock		  "Shift11"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  1
		  DstBlock		  "Shift12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  2
		  DstBlock		  "Shift12"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Shift11"
		  SrcPort		  3
		  DstBlock		  "Shift12"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  1
		  DstBlock		  "norm"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  2
		  DstBlock		  "shift"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift12"
		  SrcPort		  3
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Annotation {
		  Name			  "Normalizing X : The absolute value "
"of X is shifted left till we have a 1\non the most significant bit and the nu"
"mber of shifts are recorded."
		  Position		  [285, 245]
		  HorizontalAlignment	  "left"
		  DropShadow		  on
		  FontName		  "Arial"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Post Normalization"
	      Ports		      [2, 3]
	      Position		      [540, 67, 630, 173]
	      TreatAsAtomicUnit	      off
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'norm_x');\np"
"ort_label('input',2,'shift');\nport_label('output',1,'X');\nport_label('outpu"
"t',2,'Y');\nport_label('output',3,'shift');\nplot([0 0 iWidth iWidth 0], [0 i"
"Height iHeight 0 0]);"
	      MaskIconFrame	      off
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Post Normalization"
		Location		[712, 175, 1381, 580]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [130, 63, 160, 77]
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [25, 108, 55, 122]
		  Port			  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [185, 236, 235, 274]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(norm_binpt+1))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[2 0 0 4 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [370, 57, 425, 108]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "norm_nbits+1"
		  bin_pt		  "norm_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[7 0 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [380, 137, 435, 188]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "norm_nbits+1"
		  bin_pt		  "norm_binpt"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[7 0 0 14 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [85, 255, 125, 275]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [275, 130, 315, 150]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0.25"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [270, 29, 315, 111]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[7 13 0 13 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [280, 189, 325, 271]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[2 4 0 4 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift"
		  Ports			  [1, 1]
		  Position		  [205, 86, 245, 104]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "pe_binpt + (pe_nbits-pe_binpt) + mo"
"d(pe_nbits-pe_binpt-1,2)"
		  bin_pt		  "pe_binpt + (pe_nbits-pe_binpt) + mo"
"d(pe_nbits-pe_binpt-1,2)-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift1"
		  Ports			  [1, 1]
		  Position		  [365, 221, 405, 239]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Shift"
		  SourceType		  "Xilinx Shift Block"
		  shift_dir		  "Right"
		  shift_bits		  "1"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(norm_binpt+1))-1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  xl_area		  "[0 0 0 0 0 0 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [95, 107, 140, 123]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [63, 165, 87, 195]
		  Orientation		  "down"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "ceil(log2(norm_binpt+1))"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [450, 78, 480, 92]
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [460, 158, 490, 172]
		  Port			  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  Position		  [430, 223, 460, 237]
		  Port			  "3"
		}
		Line {
		  SrcBlock		  "Shift"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Shift"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "Shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0; 0, 30]
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift1"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "X"
	      Position		      [715, 78, 745, 92]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [720, 113, 750, 127]
	      Port		      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sign(x)"
	      Position		      [645, 223, 675, 237]
	      Port		      "3"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "shift"
	      Position		      [725, 148, 755, 162]
	      Port		      "4"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "zero_detect"
	      Position		      [645, 268, 675, 282]
	      Port		      "5"
	    }
	    Line {
	      SrcBlock		      "x"
	      SrcPort		      1
	      DstBlock		      "Co-ordinate\nRotation"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Co-ordinate\nRotation"
	      SrcPort		      1
	      DstBlock		      "Normalize X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Normalize X"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Normalize X"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      3
	      DstBlock		      "shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "sign(x)"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Co-ordinate\nRotation"
	      SrcPort		      3
	      Points		      [70, 0; 0, 130]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "zero_detect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Co-ordinate\nRotation"
	      SrcPort		      2
	      Points		      [30, 0; 0, 115]
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize X"
	      SrcPort		      1
	      DstBlock		      "Post Normalization"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Normalize X"
	      SrcPort		      2
	      DstBlock		      "Post Normalization"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      1
	      DstBlock		      "X"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Post Normalization"
	      SrcPort		      2
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Co-ordinate Rotation.  The CORDIC algor"
"ithm converges only for positive values of x. If x < zero, the input data is"
"\nconverted to a non-negative number. If x = 0, a zero detect flag is passed "
"along. The Square Root circuit has been designed to\nconverge for all values "
"of X, except for the most negative value . \n\nNormalization.  The CORDIC alg"
"orithm converges only for 0.25 <= x < 1.0. During normalization, the input X "
"is shifted to the\nleft till it has a 1 in the most significant bit after the"
" signed bit. If the left shift resullted in an odd number of shift values, a "
"right shift is\nperformed resulting in an even number of left shifts. The shi"
"ft value is divided by 2 and passed on to the quadrant correct stage. The\nsq"
"uare root is derived using the identity sqrt( w) = sqrt{ (w + 1/4)^2 - (w - 1"
"/4)^2). Based on this identity the input w gets mapped to, \nX = w + 0.25 and"
" Y = w - 0.25.\n"
	      Position		      [131, 437]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	      FontName		      "Arial"
	      FontSize		      12
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  Position		  [695, 113, 725, 127]
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  1
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  2
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Quadrant Correct"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  1
	  DstBlock		  "Quadrant Correct"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "x"
	  SrcPort		  1
	  DstBlock		  "Quadrant Map"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  3
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  4
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  2
	  DstBlock		  "Quadrant Correct"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  3
	  DstBlock		  "Quadrant Correct"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Quadrant Map"
	  SrcPort		  5
	  DstBlock		  "CORDIC Fine Angle PE"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "CORDIC Fine Angle PE"
	  SrcPort		  4
	  DstBlock		  "Quadrant Correct"
	  DstPort		  4
	}
	Annotation {
	  Name			  "The CORDIC Square Root algorithm is impleme"
"nted in 4 steps.\n\nStep 1: Co-ordinate Rotation.  The CORDIC algorithm conve"
"rges only for positive values of x. If x < zero, the input data is\nconverted"
" to a non-negative number. If x = 0, a zero detect flag is passed along. The "
"Square Root circuit has been designed to\nconverge for all values of X, excep"
"t for the most negative value . \n\nStep 2: Normalization.  The CORDIC algori"
"thm converges only for 0.25 <= x < 1.0. During normalization, the input X is "
"shifted to the\nleft till it has a 1 in the most significant bit after the si"
"gned bit. If the left shift resullted in an odd number of shift values, a rig"
"ht shift is\nperformed resulting in an even number of left shifts. The shift "
"value is divided by 2 and passed on to the quadrant correct stage. The\nsquar"
"e root is derived using the identity sqrt( w) = sqrt{ (w + 1/4)^2 - (w - 1/4)"
"^2). Based on this identity the input w gets mapped to, \nX = w + 0.25 and Y "
"= w - 0.25.\n\nStep 3: Hyperbolic Rotations.  For sqrt(x^2 - y^2) calculation"
", the resulting vector is rotated through progressively smaller angles, such"
"\nthat y goes to zero. \n\nStep 4: Co-ordinate Correction. If the input was n"
"egative and a left shift was applied to X, this step assigns the appropriate"
"\nsign to the resulting ratio and multiplies it with 2^(-shift). If the input"
" was zero, the zero detect flag is used to set the output\nto 0."
	  Position		  [80, 350]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontName		  "Arial"
	}
      }
    }
    Annotation {
      Name		      "Xilinx Reference Blockset v6.3\n(c) 2004  Xilin"
"x, Inc.\n\nMath Reference Library"
      Position		      [232, 59]
      FontSize		      12
    }
  }
}
