* 3 Input OR gate
.subckt or3 OUT A B C


M0 3nor A node1 vdd CMOSP W={width_P} L={LAMBDA} 
M1 node1 B node2 vdd CMOSP W={width_P} L={LAMBDA} 
M2 node2 C vdd vdd CMOSP W={width_P} L={LAMBDA} 

M3 3nor A gnd gnd CMOSN W={width_N} L={LAMBDA} 
M4 3nor B gnd gnd CMOSN W={width_N} L={LAMBDA} 
M5 3nor C gnd gnd CMOSN W={width_N} L={LAMBDA} 

M6 OUT 3nor VDD VDD CMOSP W={width_P} L={LAMBDA} 
M7 OUT 3nor GND Gnd CMOSN W={width_N} L={LAMBDA} 

.ends
