// Seed: 1878638102
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri0 id_2
);
  wire id_4;
  assign module_1.id_5 = 0;
  logic id_5;
  ;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    inout wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    output wand id_8,
    input supply0 id_9,
    input tri1 id_10
);
  always_latch @({id_5{id_3 - id_6}} or id_1);
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7
  );
endmodule
