$date
	Wed Dec 20 12:21:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bit4count_tb $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module UUT $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 $ A $end
$var reg 1 # B $end
$var reg 1 " C $end
$var reg 1 ! D $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
0%
x$
x#
x"
x!
$end
#20
0$
0#
0"
0!
1&
1%
#30
0&
#40
0%
#60
1!
1%
#80
0%
#100
1"
0!
1%
#120
0"
0%
1&
#140
1%
