
TI_set_DDR_size(uint32_t value) {
    HW_WR_REG32(AM62_DDRSS_SS_BASE + 0x020,(HW_RD_REG32(AM62_DDRSS_SS_BASE + 0x020) & ~0x3FF) | value); //VBUSM2AXI Control Register sdram_idx, region_idx 0x11 --> 0x0F = log2(connected SDRAM size) - 16
}

TI_disable_ECC() {

    HW_WR_REG32((AM62_DDRSS_SS_BASE + 0x120), 0x00); //ECC Control Register 0x120 ecc_en = 0, rmw_en = 0, wr_alloc = 0, ecc_ck=0

    HW_WR_REG32((AM62_DDRSS_SS_BASE + 0x130), 0xFFFF);
    HW_WR_REG32((AM62_DDRSS_SS_BASE + 0x134), 0x0);

    printf("--->>> ECC Disabled! <<<---\n");
}
