{"position": "Senior Physical Design Engineer", "company": "Intel Corporation", "profiles": ["Summary More than fifteen years experience as an ASIC Physical Design Engineer. \nCurrently at INTEL \n3 months at CRAY (Division acquired by Intel on 05/03/12) \n2 years at IBM \n3 years at Silicon Logic Engineering. \n9 years at Silicon Graphics. \n19 years at Cray Research. \n \nDuties performed during that time are as follows: \nSupervised an ASIC Physical Design Team \nASIC Floorplan Lead: Floorplan, Place & Route \nAssisted the development and documentation of an ASIC Methodology Flow. \nSupervised an CMOS Physical Design Team. \nTools Used: Internal IBM tools and Synopsys ICC. Specialties:Imaginative problem solver with exceptional organizational skills. Team leader, motivator and active participant. \n \nASIC Implementation using: Synopsys IC Compiler, PrimeTime, Chipbench, ChipEdit, TheGuide & Einstimer \nSynthesis - Synopsys & IBM \nFloorplanning - Synopsys & IBM \nChip Layout - Synopsys & IBM \nParasitic Extraction - Synopsys & IBM \nSTA & SSTA Timing Closure - Synopsys & IBM \nNoise & Power analysis - Synopsys & IBM \nDRC/LVS - Synopsys & IBM \nAutomation Scripting (TCL, Shell/Awk) Summary More than fifteen years experience as an ASIC Physical Design Engineer. \nCurrently at INTEL \n3 months at CRAY (Division acquired by Intel on 05/03/12) \n2 years at IBM \n3 years at Silicon Logic Engineering. \n9 years at Silicon Graphics. \n19 years at Cray Research. \n \nDuties performed during that time are as follows: \nSupervised an ASIC Physical Design Team \nASIC Floorplan Lead: Floorplan, Place & Route \nAssisted the development and documentation of an ASIC Methodology Flow. \nSupervised an CMOS Physical Design Team. \nTools Used: Internal IBM tools and Synopsys ICC. Specialties:Imaginative problem solver with exceptional organizational skills. Team leader, motivator and active participant. \n \nASIC Implementation using: Synopsys IC Compiler, PrimeTime, Chipbench, ChipEdit, TheGuide & Einstimer \nSynthesis - Synopsys & IBM \nFloorplanning - Synopsys & IBM \nChip Layout - Synopsys & IBM \nParasitic Extraction - Synopsys & IBM \nSTA & SSTA Timing Closure - Synopsys & IBM \nNoise & Power analysis - Synopsys & IBM \nDRC/LVS - Synopsys & IBM \nAutomation Scripting (TCL, Shell/Awk) More than fifteen years experience as an ASIC Physical Design Engineer. \nCurrently at INTEL \n3 months at CRAY (Division acquired by Intel on 05/03/12) \n2 years at IBM \n3 years at Silicon Logic Engineering. \n9 years at Silicon Graphics. \n19 years at Cray Research. \n \nDuties performed during that time are as follows: \nSupervised an ASIC Physical Design Team \nASIC Floorplan Lead: Floorplan, Place & Route \nAssisted the development and documentation of an ASIC Methodology Flow. \nSupervised an CMOS Physical Design Team. \nTools Used: Internal IBM tools and Synopsys ICC. Specialties:Imaginative problem solver with exceptional organizational skills. Team leader, motivator and active participant. \n \nASIC Implementation using: Synopsys IC Compiler, PrimeTime, Chipbench, ChipEdit, TheGuide & Einstimer \nSynthesis - Synopsys & IBM \nFloorplanning - Synopsys & IBM \nChip Layout - Synopsys & IBM \nParasitic Extraction - Synopsys & IBM \nSTA & SSTA Timing Closure - Synopsys & IBM \nNoise & Power analysis - Synopsys & IBM \nDRC/LVS - Synopsys & IBM \nAutomation Scripting (TCL, Shell/Awk) More than fifteen years experience as an ASIC Physical Design Engineer. \nCurrently at INTEL \n3 months at CRAY (Division acquired by Intel on 05/03/12) \n2 years at IBM \n3 years at Silicon Logic Engineering. \n9 years at Silicon Graphics. \n19 years at Cray Research. \n \nDuties performed during that time are as follows: \nSupervised an ASIC Physical Design Team \nASIC Floorplan Lead: Floorplan, Place & Route \nAssisted the development and documentation of an ASIC Methodology Flow. \nSupervised an CMOS Physical Design Team. \nTools Used: Internal IBM tools and Synopsys ICC. Specialties:Imaginative problem solver with exceptional organizational skills. Team leader, motivator and active participant. \n \nASIC Implementation using: Synopsys IC Compiler, PrimeTime, Chipbench, ChipEdit, TheGuide & Einstimer \nSynthesis - Synopsys & IBM \nFloorplanning - Synopsys & IBM \nChip Layout - Synopsys & IBM \nParasitic Extraction - Synopsys & IBM \nSTA & SSTA Timing Closure - Synopsys & IBM \nNoise & Power analysis - Synopsys & IBM \nDRC/LVS - Synopsys & IBM \nAutomation Scripting (TCL, Shell/Awk) Experience Senior Physical Design Engineer Intel Corporation May 2012  \u2013 Present (3 years 4 months) Chippewa Falls, WI Perform physical design support for the network interface channel team. Senior Physical Design Engineer Cray Inc. January 2012  \u2013  May 2012  (5 months) Chippewa Falls, WI. 54729 Using Synopsys ICC to perform top level and block level floorplanning duties on 28nm and 40nm ASIC's. Other activities include placement, clock implementation, routing, timing closure and backend checks for releasing to mask shop. Member Technical Staff, EDA Methodologies and Flow Development IBM April 2010  \u2013  October 2011  (1 year 7 months) Chippewa Falls, WI 54729 IBM 22nm & 32nm GPU/CPU gaming core physical implementation support. 19 month contract through CTG (Computer Task Group) EDA Support IBM 2009  \u2013  2010  (1 year) Tools and flow support. Senior Design Engineer Silicon Logic Engineering/Tundra/IDT April 2006  \u2013  December 2009  (3 years 9 months) ASIC place & route duties. ASIC Physical Designer Silicon Graphics July 1996  \u2013  March 2006  (9 years 9 months) Floorplanned, placed & routed large scale ASIC's. Design Engineer Specialist Cray Research May 1977  \u2013  July 1996  (19 years 3 months) Used cad packages to design PCB's & ASIC's. Senior Physical Design Engineer Intel Corporation May 2012  \u2013 Present (3 years 4 months) Chippewa Falls, WI Perform physical design support for the network interface channel team. Senior Physical Design Engineer Intel Corporation May 2012  \u2013 Present (3 years 4 months) Chippewa Falls, WI Perform physical design support for the network interface channel team. Senior Physical Design Engineer Cray Inc. January 2012  \u2013  May 2012  (5 months) Chippewa Falls, WI. 54729 Using Synopsys ICC to perform top level and block level floorplanning duties on 28nm and 40nm ASIC's. Other activities include placement, clock implementation, routing, timing closure and backend checks for releasing to mask shop. Senior Physical Design Engineer Cray Inc. January 2012  \u2013  May 2012  (5 months) Chippewa Falls, WI. 54729 Using Synopsys ICC to perform top level and block level floorplanning duties on 28nm and 40nm ASIC's. Other activities include placement, clock implementation, routing, timing closure and backend checks for releasing to mask shop. Member Technical Staff, EDA Methodologies and Flow Development IBM April 2010  \u2013  October 2011  (1 year 7 months) Chippewa Falls, WI 54729 IBM 22nm & 32nm GPU/CPU gaming core physical implementation support. 19 month contract through CTG (Computer Task Group) Member Technical Staff, EDA Methodologies and Flow Development IBM April 2010  \u2013  October 2011  (1 year 7 months) Chippewa Falls, WI 54729 IBM 22nm & 32nm GPU/CPU gaming core physical implementation support. 19 month contract through CTG (Computer Task Group) EDA Support IBM 2009  \u2013  2010  (1 year) Tools and flow support. EDA Support IBM 2009  \u2013  2010  (1 year) Tools and flow support. Senior Design Engineer Silicon Logic Engineering/Tundra/IDT April 2006  \u2013  December 2009  (3 years 9 months) ASIC place & route duties. Senior Design Engineer Silicon Logic Engineering/Tundra/IDT April 2006  \u2013  December 2009  (3 years 9 months) ASIC place & route duties. ASIC Physical Designer Silicon Graphics July 1996  \u2013  March 2006  (9 years 9 months) Floorplanned, placed & routed large scale ASIC's. ASIC Physical Designer Silicon Graphics July 1996  \u2013  March 2006  (9 years 9 months) Floorplanned, placed & routed large scale ASIC's. Design Engineer Specialist Cray Research May 1977  \u2013  July 1996  (19 years 3 months) Used cad packages to design PCB's & ASIC's. Design Engineer Specialist Cray Research May 1977  \u2013  July 1996  (19 years 3 months) Used cad packages to design PCB's & ASIC's. Skills ASIC EDA Physical Design Semiconductors Engineering TCL Silicon Timing Closure Static Timing Analysis SoC IC Linux Floorplanning Skills  ASIC EDA Physical Design Semiconductors Engineering TCL Silicon Timing Closure Static Timing Analysis SoC IC Linux Floorplanning ASIC EDA Physical Design Semiconductors Engineering TCL Silicon Timing Closure Static Timing Analysis SoC IC Linux Floorplanning ASIC EDA Physical Design Semiconductors Engineering TCL Silicon Timing Closure Static Timing Analysis SoC IC Linux Floorplanning Education Chippewa Valley Technical College Associate,  Electronics 1975  \u2013 1977 Chippewa Valley Technical College Associate,  Electronics 1975  \u2013 1977 Chippewa Valley Technical College Associate,  Electronics 1975  \u2013 1977 Chippewa Valley Technical College Associate,  Electronics 1975  \u2013 1977 ", "Summary ASIC Physical Design Engineer with 8+ years of experience. Strong exposure to spectrum of backend design activities for block level encompassing Floor Planning, power planning, Place and Route,Clock Tree Synthesis, Timing Closure, Static Timing Analysis, Physical Verification, Low Power design techniques. \n \nWorked frequency ranging from 200 MHz to 1 GHz designs. \nExperience in implementing low power blocks containing level shifters, power switches, retention registers, always-on-cells and Isolation cells and good knowledge on UPF and CPF understanding. \nWorked on different technology nodes like 130nm, 90nm, 65nm, 45nm 28nm and (Intel\u2019s 14nm). \nWorked on different projects like, Consumer applications, Networking, Graphic Processor, Automotive and wireless applications. \nHands on experience with block level designs with an instance count ranging from 200k to 1.8Million Instance count designs. \nGood in understanding different customer flow like Texas Instruments, ST Microelectronics, ST-Ericsson, Intel and Cypress Semiconductors. \nSo far participated in 11 production tapeouts. \nWorked on high performance GPU with Power VR Series6 (Rogue) Architecture which is used for 2D & 3D video rendering. Summary ASIC Physical Design Engineer with 8+ years of experience. Strong exposure to spectrum of backend design activities for block level encompassing Floor Planning, power planning, Place and Route,Clock Tree Synthesis, Timing Closure, Static Timing Analysis, Physical Verification, Low Power design techniques. \n \nWorked frequency ranging from 200 MHz to 1 GHz designs. \nExperience in implementing low power blocks containing level shifters, power switches, retention registers, always-on-cells and Isolation cells and good knowledge on UPF and CPF understanding. \nWorked on different technology nodes like 130nm, 90nm, 65nm, 45nm 28nm and (Intel\u2019s 14nm). \nWorked on different projects like, Consumer applications, Networking, Graphic Processor, Automotive and wireless applications. \nHands on experience with block level designs with an instance count ranging from 200k to 1.8Million Instance count designs. \nGood in understanding different customer flow like Texas Instruments, ST Microelectronics, ST-Ericsson, Intel and Cypress Semiconductors. \nSo far participated in 11 production tapeouts. \nWorked on high performance GPU with Power VR Series6 (Rogue) Architecture which is used for 2D & 3D video rendering. ASIC Physical Design Engineer with 8+ years of experience. Strong exposure to spectrum of backend design activities for block level encompassing Floor Planning, power planning, Place and Route,Clock Tree Synthesis, Timing Closure, Static Timing Analysis, Physical Verification, Low Power design techniques. \n \nWorked frequency ranging from 200 MHz to 1 GHz designs. \nExperience in implementing low power blocks containing level shifters, power switches, retention registers, always-on-cells and Isolation cells and good knowledge on UPF and CPF understanding. \nWorked on different technology nodes like 130nm, 90nm, 65nm, 45nm 28nm and (Intel\u2019s 14nm). \nWorked on different projects like, Consumer applications, Networking, Graphic Processor, Automotive and wireless applications. \nHands on experience with block level designs with an instance count ranging from 200k to 1.8Million Instance count designs. \nGood in understanding different customer flow like Texas Instruments, ST Microelectronics, ST-Ericsson, Intel and Cypress Semiconductors. \nSo far participated in 11 production tapeouts. \nWorked on high performance GPU with Power VR Series6 (Rogue) Architecture which is used for 2D & 3D video rendering. ASIC Physical Design Engineer with 8+ years of experience. Strong exposure to spectrum of backend design activities for block level encompassing Floor Planning, power planning, Place and Route,Clock Tree Synthesis, Timing Closure, Static Timing Analysis, Physical Verification, Low Power design techniques. \n \nWorked frequency ranging from 200 MHz to 1 GHz designs. \nExperience in implementing low power blocks containing level shifters, power switches, retention registers, always-on-cells and Isolation cells and good knowledge on UPF and CPF understanding. \nWorked on different technology nodes like 130nm, 90nm, 65nm, 45nm 28nm and (Intel\u2019s 14nm). \nWorked on different projects like, Consumer applications, Networking, Graphic Processor, Automotive and wireless applications. \nHands on experience with block level designs with an instance count ranging from 200k to 1.8Million Instance count designs. \nGood in understanding different customer flow like Texas Instruments, ST Microelectronics, ST-Ericsson, Intel and Cypress Semiconductors. \nSo far participated in 11 production tapeouts. \nWorked on high performance GPU with Power VR Series6 (Rogue) Architecture which is used for 2D & 3D video rendering. Experience Physical Design Engineer Synapse Design Inc February 2015  \u2013 Present (7 months) Santa Clara Senior Physical Design Engineer Intel Corporation & Texas Instruments(Consultant Through Synapse Techno Design Innovations Pvt Ltd) August 2011  \u2013  February 2015  (3 years 7 months) Bangalore Physical Design Engineer ST-Ericsson, (Consultant Through Sasken Communications Pvt Ltd) June 2010  \u2013  August 2011  (1 year 3 months) Noida & Bangalore Physical Design Engineer Cypress SemiConductors (Consultant through TTM India Pvt Ltd, Hyderabad) October 2006  \u2013  February 2009  (2 years 5 months) Hyderabad Area, India Physical Design Engineer Synapse Design Inc February 2015  \u2013 Present (7 months) Santa Clara Physical Design Engineer Synapse Design Inc February 2015  \u2013 Present (7 months) Santa Clara Senior Physical Design Engineer Intel Corporation & Texas Instruments(Consultant Through Synapse Techno Design Innovations Pvt Ltd) August 2011  \u2013  February 2015  (3 years 7 months) Bangalore Senior Physical Design Engineer Intel Corporation & Texas Instruments(Consultant Through Synapse Techno Design Innovations Pvt Ltd) August 2011  \u2013  February 2015  (3 years 7 months) Bangalore Physical Design Engineer ST-Ericsson, (Consultant Through Sasken Communications Pvt Ltd) June 2010  \u2013  August 2011  (1 year 3 months) Noida & Bangalore Physical Design Engineer ST-Ericsson, (Consultant Through Sasken Communications Pvt Ltd) June 2010  \u2013  August 2011  (1 year 3 months) Noida & Bangalore Physical Design Engineer Cypress SemiConductors (Consultant through TTM India Pvt Ltd, Hyderabad) October 2006  \u2013  February 2009  (2 years 5 months) Hyderabad Area, India Physical Design Engineer Cypress SemiConductors (Consultant through TTM India Pvt Ltd, Hyderabad) October 2006  \u2013  February 2009  (2 years 5 months) Hyderabad Area, India Skills Physical Design Static Timing Analysis Physical Verification TCL Signal Integrity Cadence Virtuoso VLSI Primetime SoC Timing Closure Clock Tree Synthesis lower power... Skills  Physical Design Static Timing Analysis Physical Verification TCL Signal Integrity Cadence Virtuoso VLSI Primetime SoC Timing Closure Clock Tree Synthesis lower power... Physical Design Static Timing Analysis Physical Verification TCL Signal Integrity Cadence Virtuoso VLSI Primetime SoC Timing Closure Clock Tree Synthesis lower power... Physical Design Static Timing Analysis Physical Verification TCL Signal Integrity Cadence Virtuoso VLSI Primetime SoC Timing Closure Clock Tree Synthesis lower power... Education Bharathidasan University M.Sc,  Electronics 2003  \u2013 2005 Bharathidasan University M.Sc,  Electronics 2003  \u2013 2005 Bharathidasan University M.Sc,  Electronics 2003  \u2013 2005 Bharathidasan University M.Sc,  Electronics 2003  \u2013 2005 ", "Summary An experienced Physical Design Engineer with hands on experience executing APR/Timing/Physical-Verification on multiple technology nodes including 90/45/32/22/14/10nm.  Summary An experienced Physical Design Engineer with hands on experience executing APR/Timing/Physical-Verification on multiple technology nodes including 90/45/32/22/14/10nm.  An experienced Physical Design Engineer with hands on experience executing APR/Timing/Physical-Verification on multiple technology nodes including 90/45/32/22/14/10nm.  An experienced Physical Design Engineer with hands on experience executing APR/Timing/Physical-Verification on multiple technology nodes including 90/45/32/22/14/10nm.  Experience Senior Physical Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) Chandler, Arizona 1) Leadership roles  \n- Co-APR lead for a 45nm project stepping which included overhauling of several partitions. managed engineers and aligned their tasks towards a sucessful tapeout  \n- APR lead for 14nm Chips. Worked with DAs to customize the APR flow for our particular needs, Supported junior engineers on APR/Timing issues.  \n- RV lead for 14nm Chips. Responsible for full-chip RV closure using Redhawk and internal tools (including IR/EM).  \n- Leading 10nm APR/PV/RV Tech-Readiness effort.  \n \n2) APR ENV ownership  \n- Owned the APR environment for multiple tech nodes (90/45/32/14nm) \n- Ownership included developing the ENV from scratch for 45nm (Transition from Astro to ICC)  \n- Ownership included taking a DA supported ENV and customizing it for specific needs for each chip (32/14nm)  \n- Worked on RC correlation for 45/32/22/14nm tech nodes and implemented RC scaling for placement and routing stages.  \n- Developed several custom flow scripts like custom buffering of critical signals, full-custom routing of backup power supplies on UPF based always-on logic cells,  \n \n3) APR & Layout Verification  \n- APR owner for partitions varying in sizes from 800-1.2 Million instances on various tech nodes (90/45/32/22/14nm).  \n- APR steps included placement optimization, CTS, timing optimizations, routing, post-route optimization. \n- Implemented a variety of automated and manual ECOs (timing and physical).  \n- Responsible for delivering DRC/LVS/ANT/DEN clean partitions for full-chip rollup.  \n \n4) Performance Verification (Timing)  \n- Responsible for building full-chip timing models and managing constraints on 90nm (2 Chips)  \n- Developed ECO scripts to automate Cap/Tran/Setup/Hold ECOs. (90/45/32/22/14nm) \n- Currently developing physical-aware DMSA based timing ECO automation in lower tech nodes (22/14nm) \n \n5) Synthesis  \n- Responsible for bottom-up synthesis on 90nm (2 Chips).  \n- Responsible for partition level synthesis on 22nm (1 Chip)  \n Senior Physical Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) Chandler, Arizona 1) Leadership roles  \n- Co-APR lead for a 45nm project stepping which included overhauling of several partitions. managed engineers and aligned their tasks towards a sucessful tapeout  \n- APR lead for 14nm Chips. Worked with DAs to customize the APR flow for our particular needs, Supported junior engineers on APR/Timing issues.  \n- RV lead for 14nm Chips. Responsible for full-chip RV closure using Redhawk and internal tools (including IR/EM).  \n- Leading 10nm APR/PV/RV Tech-Readiness effort.  \n \n2) APR ENV ownership  \n- Owned the APR environment for multiple tech nodes (90/45/32/14nm) \n- Ownership included developing the ENV from scratch for 45nm (Transition from Astro to ICC)  \n- Ownership included taking a DA supported ENV and customizing it for specific needs for each chip (32/14nm)  \n- Worked on RC correlation for 45/32/22/14nm tech nodes and implemented RC scaling for placement and routing stages.  \n- Developed several custom flow scripts like custom buffering of critical signals, full-custom routing of backup power supplies on UPF based always-on logic cells,  \n \n3) APR & Layout Verification  \n- APR owner for partitions varying in sizes from 800-1.2 Million instances on various tech nodes (90/45/32/22/14nm).  \n- APR steps included placement optimization, CTS, timing optimizations, routing, post-route optimization. \n- Implemented a variety of automated and manual ECOs (timing and physical).  \n- Responsible for delivering DRC/LVS/ANT/DEN clean partitions for full-chip rollup.  \n \n4) Performance Verification (Timing)  \n- Responsible for building full-chip timing models and managing constraints on 90nm (2 Chips)  \n- Developed ECO scripts to automate Cap/Tran/Setup/Hold ECOs. (90/45/32/22/14nm) \n- Currently developing physical-aware DMSA based timing ECO automation in lower tech nodes (22/14nm) \n \n5) Synthesis  \n- Responsible for bottom-up synthesis on 90nm (2 Chips).  \n- Responsible for partition level synthesis on 22nm (1 Chip)  \n Senior Physical Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) Chandler, Arizona 1) Leadership roles  \n- Co-APR lead for a 45nm project stepping which included overhauling of several partitions. managed engineers and aligned their tasks towards a sucessful tapeout  \n- APR lead for 14nm Chips. Worked with DAs to customize the APR flow for our particular needs, Supported junior engineers on APR/Timing issues.  \n- RV lead for 14nm Chips. Responsible for full-chip RV closure using Redhawk and internal tools (including IR/EM).  \n- Leading 10nm APR/PV/RV Tech-Readiness effort.  \n \n2) APR ENV ownership  \n- Owned the APR environment for multiple tech nodes (90/45/32/14nm) \n- Ownership included developing the ENV from scratch for 45nm (Transition from Astro to ICC)  \n- Ownership included taking a DA supported ENV and customizing it for specific needs for each chip (32/14nm)  \n- Worked on RC correlation for 45/32/22/14nm tech nodes and implemented RC scaling for placement and routing stages.  \n- Developed several custom flow scripts like custom buffering of critical signals, full-custom routing of backup power supplies on UPF based always-on logic cells,  \n \n3) APR & Layout Verification  \n- APR owner for partitions varying in sizes from 800-1.2 Million instances on various tech nodes (90/45/32/22/14nm).  \n- APR steps included placement optimization, CTS, timing optimizations, routing, post-route optimization. \n- Implemented a variety of automated and manual ECOs (timing and physical).  \n- Responsible for delivering DRC/LVS/ANT/DEN clean partitions for full-chip rollup.  \n \n4) Performance Verification (Timing)  \n- Responsible for building full-chip timing models and managing constraints on 90nm (2 Chips)  \n- Developed ECO scripts to automate Cap/Tran/Setup/Hold ECOs. (90/45/32/22/14nm) \n- Currently developing physical-aware DMSA based timing ECO automation in lower tech nodes (22/14nm) \n \n5) Synthesis  \n- Responsible for bottom-up synthesis on 90nm (2 Chips).  \n- Responsible for partition level synthesis on 22nm (1 Chip)  \n Skills TCL Primetime Static Timing Analysis SoC Timing Closure Clock Tree Synthesis Place & Route DRC IC Processors Physical Verification Skills  TCL Primetime Static Timing Analysis SoC Timing Closure Clock Tree Synthesis Place & Route DRC IC Processors Physical Verification TCL Primetime Static Timing Analysis SoC Timing Closure Clock Tree Synthesis Place & Route DRC IC Processors Physical Verification TCL Primetime Static Timing Analysis SoC Timing Closure Clock Tree Synthesis Place & Route DRC IC Processors Physical Verification Education University of North Carolina at Charlotte Masters,  Electronics and Computer engineering 2002  \u2013 2004 University of North Carolina at Charlotte Bachelors,  Electrical and Computer Engineering 1998  \u2013 2002 University of North Carolina at Charlotte Masters,  Electronics and Computer engineering 2002  \u2013 2004 University of North Carolina at Charlotte Masters,  Electronics and Computer engineering 2002  \u2013 2004 University of North Carolina at Charlotte Masters,  Electronics and Computer engineering 2002  \u2013 2004 University of North Carolina at Charlotte Bachelors,  Electrical and Computer Engineering 1998  \u2013 2002 University of North Carolina at Charlotte Bachelors,  Electrical and Computer Engineering 1998  \u2013 2002 University of North Carolina at Charlotte Bachelors,  Electrical and Computer Engineering 1998  \u2013 2002 ", "Summary Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Summary Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Versatile Sr. Physical Design Engineer with extensive experience in the implementation of ASICs/SOCs from synthesis to tape-out. \n\uf076\tOwned implementation of Imagination Technology's Power VR 3d graphics cores for several Intel Mobile SOCs: Z2460 , Z2760 & Z3480 \n\uf076\tVery well versed with industry standard EDA tools like Synopsys Design compiler, IC compiler, dft compiler, Primetime, Cadence Conformal, Apache Redhawk,. Successfully implemented several complex low power 3D graphics cores, chipsets, graphics chipsets & storage SOCs \n\uf076\tHighly focused and results-oriented in supporting complex, deadline-driven projects; able to identify goals and priorities and resolve issues \n\uf076\tHighly proficient in ECO flows for ASICs by owning ECO flows on several designs. \n\uf076\tProficient in Several programming languages like Perl, Shell, tcl. Experience Senior Physical Design Engineer Intel Corporation January 2007  \u2013 Present (8 years 8 months) Chandler, AZ Owned the implementation of 3d graphics cores for several Intel Low power socs: Z2460 (32nm smartphone soc), Z2760 (32nm tablet soc) and Z3480( 22nm smartphone SOC). \n\u2022\tOn Z2460, owned the entire 3d graphics core all the way from synthesis, functional verification, Place & Route, LVS/DRC/ERC cleanup and Timing closure @432Mhz with ~1.2M instances. \n\u2022\tFor Z2760, took a leadership role in mentoring and coaching two junior engineers while owning the entire Imagination technology\u2019s SGX545 Graphics core all the way from synthesis to tapein. Primary activities included synthesis, scan insertion, functional verification, Place & Route, power delivery, LVS/DRC/ERC cleanup & timing closure @533Mhz with ~2.2M instances. \n\u2022\tGFX lead on Z3480; taking the Imagination Power VR series 6 3D Graphics core all the way from synthesis to layout. The core is ~14M placeable instances hemming @533Mhz. I owned synthesis, FEV and the biggest physical partition of the project at ~5M instances. Converged it for layout & timing. \n\u2022\tCurrently,own a ~1M instance design for another stepping of the above project and converged it for layout & timing. Cleaned the design for Electric rule violations, IR drop violations, fev cleanliness and layout cleanup of drc/lvs/density and antenn violations. Senior Physical Design Engineer Intel September 2006  \u2013  January 2007  (5 months) chandler, AZ Worked on Intel Architecture based CPU to be integrated into several SOCs. \nPerform variety of tasks primarily setting up the project with RV/ERC in-house tools, integration help for SOCs. Physical Design Engineer Intel Corporation January 2001  \u2013  September 2006  (5 years 9 months) Chandler, AZ Owned the physical implementation of 3 partitions which constitute half the chip on a complex Storage SOC. \nOwned 3 out of the 6 partitions; constituting more than half of the chip. Performed all the implementation tasks from Placement to Tapeout. \n\u2022\tPerformed all the backend activities on these complex partitions(`600k placeable instances) on 90nm process. Did timing driven placement & Scan cell insertion in Physical Compiler, Clocking, Routing and metal dummification in Astro and extraction in Star-RCXT and timing closure in Primetime. Finally cleaned the physical design in Hercules for tapeout. Did it for several steppings of the project. \n\u2022\tProactively worked with Synopsys AEs to setup the placement/routing flows and roto-root the process for the entire project. Owned the Timing Driven Placement/Scan Insertion and Routing flow setup for the entire project \n\u2022\tStarted as logic synthesis person and picked up Physical Synthesis as part of I/O Processor implementation using Astro. Component Design Engineer Intel Corporation June 1998  \u2013  January 2001  (2 years 8 months) Chandler, AZ Provide Design Compiler tool support for a 50 person team while owning full-chip netlist builds. \nOwned logic synthesis tool setup and support for a 50 person team. Also, owned full-chip netlist builds, ECO flows, new methodology deployment like repeater insertion, etc. \n\u2022\tPlayed key role in supporting the entire team with logic synthesis support.  \n\u2022\tSignificantly reduced PV closure timing by working on a repeater insertion methodology. This greatly reduced the PV closure time and fetched me a divisional recognition award. Component Design Engineer Intel Corporation November 1996  \u2013  June 1998  (1 year 8 months) Chandler, AZ Supported the entire Intel Chandler site with Design Compiler used for logic synthesis\t \nHelped several SOC/ASIC teams with Logic Synthesis flow, setup & methodology questions. Worked with Synopsys AEs to get issues resolved. Also in-charge of setting up the licenses for Synopsys & taught classes on-site. Senior Physical Design Engineer Intel Corporation January 2007  \u2013 Present (8 years 8 months) Chandler, AZ Owned the implementation of 3d graphics cores for several Intel Low power socs: Z2460 (32nm smartphone soc), Z2760 (32nm tablet soc) and Z3480( 22nm smartphone SOC). \n\u2022\tOn Z2460, owned the entire 3d graphics core all the way from synthesis, functional verification, Place & Route, LVS/DRC/ERC cleanup and Timing closure @432Mhz with ~1.2M instances. \n\u2022\tFor Z2760, took a leadership role in mentoring and coaching two junior engineers while owning the entire Imagination technology\u2019s SGX545 Graphics core all the way from synthesis to tapein. Primary activities included synthesis, scan insertion, functional verification, Place & Route, power delivery, LVS/DRC/ERC cleanup & timing closure @533Mhz with ~2.2M instances. \n\u2022\tGFX lead on Z3480; taking the Imagination Power VR series 6 3D Graphics core all the way from synthesis to layout. The core is ~14M placeable instances hemming @533Mhz. I owned synthesis, FEV and the biggest physical partition of the project at ~5M instances. Converged it for layout & timing. \n\u2022\tCurrently,own a ~1M instance design for another stepping of the above project and converged it for layout & timing. Cleaned the design for Electric rule violations, IR drop violations, fev cleanliness and layout cleanup of drc/lvs/density and antenn violations. Senior Physical Design Engineer Intel Corporation January 2007  \u2013 Present (8 years 8 months) Chandler, AZ Owned the implementation of 3d graphics cores for several Intel Low power socs: Z2460 (32nm smartphone soc), Z2760 (32nm tablet soc) and Z3480( 22nm smartphone SOC). \n\u2022\tOn Z2460, owned the entire 3d graphics core all the way from synthesis, functional verification, Place & Route, LVS/DRC/ERC cleanup and Timing closure @432Mhz with ~1.2M instances. \n\u2022\tFor Z2760, took a leadership role in mentoring and coaching two junior engineers while owning the entire Imagination technology\u2019s SGX545 Graphics core all the way from synthesis to tapein. Primary activities included synthesis, scan insertion, functional verification, Place & Route, power delivery, LVS/DRC/ERC cleanup & timing closure @533Mhz with ~2.2M instances. \n\u2022\tGFX lead on Z3480; taking the Imagination Power VR series 6 3D Graphics core all the way from synthesis to layout. The core is ~14M placeable instances hemming @533Mhz. I owned synthesis, FEV and the biggest physical partition of the project at ~5M instances. Converged it for layout & timing. \n\u2022\tCurrently,own a ~1M instance design for another stepping of the above project and converged it for layout & timing. Cleaned the design for Electric rule violations, IR drop violations, fev cleanliness and layout cleanup of drc/lvs/density and antenn violations. Senior Physical Design Engineer Intel September 2006  \u2013  January 2007  (5 months) chandler, AZ Worked on Intel Architecture based CPU to be integrated into several SOCs. \nPerform variety of tasks primarily setting up the project with RV/ERC in-house tools, integration help for SOCs. Senior Physical Design Engineer Intel September 2006  \u2013  January 2007  (5 months) chandler, AZ Worked on Intel Architecture based CPU to be integrated into several SOCs. \nPerform variety of tasks primarily setting up the project with RV/ERC in-house tools, integration help for SOCs. Physical Design Engineer Intel Corporation January 2001  \u2013  September 2006  (5 years 9 months) Chandler, AZ Owned the physical implementation of 3 partitions which constitute half the chip on a complex Storage SOC. \nOwned 3 out of the 6 partitions; constituting more than half of the chip. Performed all the implementation tasks from Placement to Tapeout. \n\u2022\tPerformed all the backend activities on these complex partitions(`600k placeable instances) on 90nm process. Did timing driven placement & Scan cell insertion in Physical Compiler, Clocking, Routing and metal dummification in Astro and extraction in Star-RCXT and timing closure in Primetime. Finally cleaned the physical design in Hercules for tapeout. Did it for several steppings of the project. \n\u2022\tProactively worked with Synopsys AEs to setup the placement/routing flows and roto-root the process for the entire project. Owned the Timing Driven Placement/Scan Insertion and Routing flow setup for the entire project \n\u2022\tStarted as logic synthesis person and picked up Physical Synthesis as part of I/O Processor implementation using Astro. Physical Design Engineer Intel Corporation January 2001  \u2013  September 2006  (5 years 9 months) Chandler, AZ Owned the physical implementation of 3 partitions which constitute half the chip on a complex Storage SOC. \nOwned 3 out of the 6 partitions; constituting more than half of the chip. Performed all the implementation tasks from Placement to Tapeout. \n\u2022\tPerformed all the backend activities on these complex partitions(`600k placeable instances) on 90nm process. Did timing driven placement & Scan cell insertion in Physical Compiler, Clocking, Routing and metal dummification in Astro and extraction in Star-RCXT and timing closure in Primetime. Finally cleaned the physical design in Hercules for tapeout. Did it for several steppings of the project. \n\u2022\tProactively worked with Synopsys AEs to setup the placement/routing flows and roto-root the process for the entire project. Owned the Timing Driven Placement/Scan Insertion and Routing flow setup for the entire project \n\u2022\tStarted as logic synthesis person and picked up Physical Synthesis as part of I/O Processor implementation using Astro. Component Design Engineer Intel Corporation June 1998  \u2013  January 2001  (2 years 8 months) Chandler, AZ Provide Design Compiler tool support for a 50 person team while owning full-chip netlist builds. \nOwned logic synthesis tool setup and support for a 50 person team. Also, owned full-chip netlist builds, ECO flows, new methodology deployment like repeater insertion, etc. \n\u2022\tPlayed key role in supporting the entire team with logic synthesis support.  \n\u2022\tSignificantly reduced PV closure timing by working on a repeater insertion methodology. This greatly reduced the PV closure time and fetched me a divisional recognition award. Component Design Engineer Intel Corporation June 1998  \u2013  January 2001  (2 years 8 months) Chandler, AZ Provide Design Compiler tool support for a 50 person team while owning full-chip netlist builds. \nOwned logic synthesis tool setup and support for a 50 person team. Also, owned full-chip netlist builds, ECO flows, new methodology deployment like repeater insertion, etc. \n\u2022\tPlayed key role in supporting the entire team with logic synthesis support.  \n\u2022\tSignificantly reduced PV closure timing by working on a repeater insertion methodology. This greatly reduced the PV closure time and fetched me a divisional recognition award. Component Design Engineer Intel Corporation November 1996  \u2013  June 1998  (1 year 8 months) Chandler, AZ Supported the entire Intel Chandler site with Design Compiler used for logic synthesis\t \nHelped several SOC/ASIC teams with Logic Synthesis flow, setup & methodology questions. Worked with Synopsys AEs to get issues resolved. Also in-charge of setting up the licenses for Synopsys & taught classes on-site. Component Design Engineer Intel Corporation November 1996  \u2013  June 1998  (1 year 8 months) Chandler, AZ Supported the entire Intel Chandler site with Design Compiler used for logic synthesis\t \nHelped several SOC/ASIC teams with Logic Synthesis flow, setup & methodology questions. Worked with Synopsys AEs to get issues resolved. Also in-charge of setting up the licenses for Synopsys & taught classes on-site. Languages Hindi Telugu Hindi Telugu Hindi Telugu Skills VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less Skills  VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less VLSI Unix ASIC Verilog TCL Physical Design Static Timing Analysis Timing Closure SoC Primetime RTL design EDA Clock Tree Synthesis Physical Verification DFT Logic Synthesis Formal Verification Functional Verification Low-power Design Place & Route Synopsys tools Perl See 7+ \u00a0 \u00a0 See less Education Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Iowa State University Master of Science (M.S.),  Computer Engineering 1994  \u2013 1996 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 Jawaharlal Nehru Technological University Bachelot of Technology,  Electrical , Electronics and Communications Engineering 1990  \u2013 1994 ", "Summary \u2022 Expertise of full ASIC design cycle from RTL to GDSII, including Synthesis, placement, power-planning, CTS, CTMesh, routing, RC extraction, static timing analysis, signal integrity, and physical DRC/LVS clean up at 14/40/65nm \n\u2022 Performance driven design with clock skew implementation, timing sign-off in various corners, and cross-talk prevention \n\u2022 Low-power design with multiple power domain and power compiler with clock gating \n\u2022 Experience of transistor level digital circuit design and methodologies in deep sub-micron, including schematic, SPICE simulation, timing characterization, and physical layout \n \n \nCAD: Synopsys DC/DCT, ICC, PT/PTSI, Star-RCXT, HSPICE, Calibre DRC/LVS, Silicon Canvas, laker \nProgramming: perl, tcl/tk, verilog, C Summary \u2022 Expertise of full ASIC design cycle from RTL to GDSII, including Synthesis, placement, power-planning, CTS, CTMesh, routing, RC extraction, static timing analysis, signal integrity, and physical DRC/LVS clean up at 14/40/65nm \n\u2022 Performance driven design with clock skew implementation, timing sign-off in various corners, and cross-talk prevention \n\u2022 Low-power design with multiple power domain and power compiler with clock gating \n\u2022 Experience of transistor level digital circuit design and methodologies in deep sub-micron, including schematic, SPICE simulation, timing characterization, and physical layout \n \n \nCAD: Synopsys DC/DCT, ICC, PT/PTSI, Star-RCXT, HSPICE, Calibre DRC/LVS, Silicon Canvas, laker \nProgramming: perl, tcl/tk, verilog, C \u2022 Expertise of full ASIC design cycle from RTL to GDSII, including Synthesis, placement, power-planning, CTS, CTMesh, routing, RC extraction, static timing analysis, signal integrity, and physical DRC/LVS clean up at 14/40/65nm \n\u2022 Performance driven design with clock skew implementation, timing sign-off in various corners, and cross-talk prevention \n\u2022 Low-power design with multiple power domain and power compiler with clock gating \n\u2022 Experience of transistor level digital circuit design and methodologies in deep sub-micron, including schematic, SPICE simulation, timing characterization, and physical layout \n \n \nCAD: Synopsys DC/DCT, ICC, PT/PTSI, Star-RCXT, HSPICE, Calibre DRC/LVS, Silicon Canvas, laker \nProgramming: perl, tcl/tk, verilog, C \u2022 Expertise of full ASIC design cycle from RTL to GDSII, including Synthesis, placement, power-planning, CTS, CTMesh, routing, RC extraction, static timing analysis, signal integrity, and physical DRC/LVS clean up at 14/40/65nm \n\u2022 Performance driven design with clock skew implementation, timing sign-off in various corners, and cross-talk prevention \n\u2022 Low-power design with multiple power domain and power compiler with clock gating \n\u2022 Experience of transistor level digital circuit design and methodologies in deep sub-micron, including schematic, SPICE simulation, timing characterization, and physical layout \n \n \nCAD: Synopsys DC/DCT, ICC, PT/PTSI, Star-RCXT, HSPICE, Calibre DRC/LVS, Silicon Canvas, laker \nProgramming: perl, tcl/tk, verilog, C Experience Senior Physical Design Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Santa Clara Department of HPC CPU \n- Synthesis, place and route flow in ICC \n- Timing signoff with signal integrity in PT \n- Flops and latch mixed design Physical Design Engineer Marvell August 2006  \u2013  March 2012  (5 years 8 months) Santa Clara Department of CPU \n@ Physical Design Engineer: Backend design on CPU (ARM-based) in 40nm, 65nm. \n- Floorplanning, power grid planning, place and route in ICC/Astro \n- STA timing signoff in Prime Time \n- Utilized useful skew and minimized insertion delay in CTS to achieve better OCV \n- Analyzed signal integrity and avoidance/fixing \n- Verified and clean-up DRC/LVS in ICC/Calibre \n- Implemented isolation and retention cells on low-power design \n- Applied timing/function eco at metal-only and all-layers \n- Expedited design for debugging phase and data parsing by Tcl, perl \n- Maintained and generated Milkyway library by Makefile \n \n@ Circuit Design Engineer: High-speed digital circuit design in 40nm, 65nm \n- Customized flops with dynamic and static expertise, including zero-setup FF and MUX FF \n- Schematic, spice simulation, starxt netlist extraction, and timing characterization. \n- Customized layout with clean DRC/LVS in Laker. Senior Physical Design Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Santa Clara Department of HPC CPU \n- Synthesis, place and route flow in ICC \n- Timing signoff with signal integrity in PT \n- Flops and latch mixed design Senior Physical Design Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Santa Clara Department of HPC CPU \n- Synthesis, place and route flow in ICC \n- Timing signoff with signal integrity in PT \n- Flops and latch mixed design Physical Design Engineer Marvell August 2006  \u2013  March 2012  (5 years 8 months) Santa Clara Department of CPU \n@ Physical Design Engineer: Backend design on CPU (ARM-based) in 40nm, 65nm. \n- Floorplanning, power grid planning, place and route in ICC/Astro \n- STA timing signoff in Prime Time \n- Utilized useful skew and minimized insertion delay in CTS to achieve better OCV \n- Analyzed signal integrity and avoidance/fixing \n- Verified and clean-up DRC/LVS in ICC/Calibre \n- Implemented isolation and retention cells on low-power design \n- Applied timing/function eco at metal-only and all-layers \n- Expedited design for debugging phase and data parsing by Tcl, perl \n- Maintained and generated Milkyway library by Makefile \n \n@ Circuit Design Engineer: High-speed digital circuit design in 40nm, 65nm \n- Customized flops with dynamic and static expertise, including zero-setup FF and MUX FF \n- Schematic, spice simulation, starxt netlist extraction, and timing characterization. \n- Customized layout with clean DRC/LVS in Laker. Physical Design Engineer Marvell August 2006  \u2013  March 2012  (5 years 8 months) Santa Clara Department of CPU \n@ Physical Design Engineer: Backend design on CPU (ARM-based) in 40nm, 65nm. \n- Floorplanning, power grid planning, place and route in ICC/Astro \n- STA timing signoff in Prime Time \n- Utilized useful skew and minimized insertion delay in CTS to achieve better OCV \n- Analyzed signal integrity and avoidance/fixing \n- Verified and clean-up DRC/LVS in ICC/Calibre \n- Implemented isolation and retention cells on low-power design \n- Applied timing/function eco at metal-only and all-layers \n- Expedited design for debugging phase and data parsing by Tcl, perl \n- Maintained and generated Milkyway library by Makefile \n \n@ Circuit Design Engineer: High-speed digital circuit design in 40nm, 65nm \n- Customized flops with dynamic and static expertise, including zero-setup FF and MUX FF \n- Schematic, spice simulation, starxt netlist extraction, and timing characterization. \n- Customized layout with clean DRC/LVS in Laker. Education NCTU NCTU NCTU NCTU ", "Skills Fitness Training Fitness Instruction Fitness Consulting Consulting Motorsports Public Speaking Motivational Speaking Motivational... Motivated self-starter Sports Coaching Sports Writing Sports Marketing Sports Management Sports Injuries Sports Nutrition Employee Training Teacher Training Race Relations Blogging Blog Marketing SEO copywriting Motivation Inspiration Published Author Social Skills Activism Health Education Yoga Football Radio Broadcasting Information Technology Semiconductor Industry Healthcare Information... Social Media Microsoft Excel Video Production Video Editing Microsoft Office Wellness Coaching Social Technologies Social Media Marketing Debugging Social Media Strategist Employee Wellness... Microsoft Word Microblogging Mobile Applications Sports Medicine Marketing See 34+ \u00a0 \u00a0 See less Skills  Fitness Training Fitness Instruction Fitness Consulting Consulting Motorsports Public Speaking Motivational Speaking Motivational... Motivated self-starter Sports Coaching Sports Writing Sports Marketing Sports Management Sports Injuries Sports Nutrition Employee Training Teacher Training Race Relations Blogging Blog Marketing SEO copywriting Motivation Inspiration Published Author Social Skills Activism Health Education Yoga Football Radio Broadcasting Information Technology Semiconductor Industry Healthcare Information... Social Media Microsoft Excel Video Production Video Editing Microsoft Office Wellness Coaching Social Technologies Social Media Marketing Debugging Social Media Strategist Employee Wellness... Microsoft Word Microblogging Mobile Applications Sports Medicine Marketing See 34+ \u00a0 \u00a0 See less Fitness Training Fitness Instruction Fitness Consulting Consulting Motorsports Public Speaking Motivational Speaking Motivational... Motivated self-starter Sports Coaching Sports Writing Sports Marketing Sports Management Sports Injuries Sports Nutrition Employee Training Teacher Training Race Relations Blogging Blog Marketing SEO copywriting Motivation Inspiration Published Author Social Skills Activism Health Education Yoga Football Radio Broadcasting Information Technology Semiconductor Industry Healthcare Information... Social Media Microsoft Excel Video Production Video Editing Microsoft Office Wellness Coaching Social Technologies Social Media Marketing Debugging Social Media Strategist Employee Wellness... Microsoft Word Microblogging Mobile Applications Sports Medicine Marketing See 34+ \u00a0 \u00a0 See less Fitness Training Fitness Instruction Fitness Consulting Consulting Motorsports Public Speaking Motivational Speaking Motivational... Motivated self-starter Sports Coaching Sports Writing Sports Marketing Sports Management Sports Injuries Sports Nutrition Employee Training Teacher Training Race Relations Blogging Blog Marketing SEO copywriting Motivation Inspiration Published Author Social Skills Activism Health Education Yoga Football Radio Broadcasting Information Technology Semiconductor Industry Healthcare Information... Social Media Microsoft Excel Video Production Video Editing Microsoft Office Wellness Coaching Social Technologies Social Media Marketing Debugging Social Media Strategist Employee Wellness... Microsoft Word Microblogging Mobile Applications Sports Medicine Marketing See 34+ \u00a0 \u00a0 See less ", "Experience Senior Physical Design Engineer NVIDIA June 2013  \u2013 Present (2 years 3 months) Senior Physical Design Engineer Intel Corporation October 2001  \u2013  May 2013  (11 years 8 months) Hillsboro, OR Design Engineer Hewlett-Packard August 1988  \u2013  September 2001  (13 years 2 months) Senior Physical Design Engineer NVIDIA June 2013  \u2013 Present (2 years 3 months) Senior Physical Design Engineer NVIDIA June 2013  \u2013 Present (2 years 3 months) Senior Physical Design Engineer Intel Corporation October 2001  \u2013  May 2013  (11 years 8 months) Hillsboro, OR Senior Physical Design Engineer Intel Corporation October 2001  \u2013  May 2013  (11 years 8 months) Hillsboro, OR Design Engineer Hewlett-Packard August 1988  \u2013  September 2001  (13 years 2 months) Design Engineer Hewlett-Packard August 1988  \u2013  September 2001  (13 years 2 months) Education Stanford University 1987  \u2013 1988 University of Arizona Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1987 Stanford University 1987  \u2013 1988 Stanford University 1987  \u2013 1988 Stanford University 1987  \u2013 1988 University of Arizona Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1987 University of Arizona Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1987 University of Arizona Bachelor of Science (BS),  Electrical and Electronics Engineering 1983  \u2013 1987 ", "Skills Static Timing Analysis ASIC EDA Integrated Circuit... Semiconductors Digital IC Design Physical Design IC TCL Mixed Signal Skills  Static Timing Analysis ASIC EDA Integrated Circuit... Semiconductors Digital IC Design Physical Design IC TCL Mixed Signal Static Timing Analysis ASIC EDA Integrated Circuit... Semiconductors Digital IC Design Physical Design IC TCL Mixed Signal Static Timing Analysis ASIC EDA Integrated Circuit... Semiconductors Digital IC Design Physical Design IC TCL Mixed Signal ", "Experience Senior Physical Design Engineer Intel Corporation April 2015  \u2013 Present (5 months) Hillsboro, OR 14nm and more advanced node SOC physical design in synthesis and APR PTD Device Engineer Intel Corporation January 2012  \u2013  April 2015  (3 years 4 months) 14nm SOC process development Research Intern Bosch Research and Technology Center 2009  \u2013  2009  (less than a year) Senior Physical Design Engineer Intel Corporation April 2015  \u2013 Present (5 months) Hillsboro, OR 14nm and more advanced node SOC physical design in synthesis and APR Senior Physical Design Engineer Intel Corporation April 2015  \u2013 Present (5 months) Hillsboro, OR 14nm and more advanced node SOC physical design in synthesis and APR PTD Device Engineer Intel Corporation January 2012  \u2013  April 2015  (3 years 4 months) 14nm SOC process development PTD Device Engineer Intel Corporation January 2012  \u2013  April 2015  (3 years 4 months) 14nm SOC process development Research Intern Bosch Research and Technology Center 2009  \u2013  2009  (less than a year) Research Intern Bosch Research and Technology Center 2009  \u2013  2009  (less than a year) Languages English Chinese English Chinese English Chinese Skills Research Data Analysis Product Development Nanotechnology AFM Materials Science Characterization CVD Scanning Electron... Semiconductors Physics Thin Films Skills  Research Data Analysis Product Development Nanotechnology AFM Materials Science Characterization CVD Scanning Electron... Semiconductors Physics Thin Films Research Data Analysis Product Development Nanotechnology AFM Materials Science Characterization CVD Scanning Electron... Semiconductors Physics Thin Films Research Data Analysis Product Development Nanotechnology AFM Materials Science Characterization CVD Scanning Electron... Semiconductors Physics Thin Films Education Stanford University Doctor of Philosophy (PhD),  Materials Sciences 2006  \u2013 2011 Stanford University Doctor of Philosophy (PhD) minor,  Electrical Engineering 2006  \u2013 2011 University of Toronto Bachelor of Applied Science (B.A.Sc.),  Engineering Science 2002  \u2013 2006 Stanford University Doctor of Philosophy (PhD),  Materials Sciences 2006  \u2013 2011 Stanford University Doctor of Philosophy (PhD),  Materials Sciences 2006  \u2013 2011 Stanford University Doctor of Philosophy (PhD),  Materials Sciences 2006  \u2013 2011 Stanford University Doctor of Philosophy (PhD) minor,  Electrical Engineering 2006  \u2013 2011 Stanford University Doctor of Philosophy (PhD) minor,  Electrical Engineering 2006  \u2013 2011 Stanford University Doctor of Philosophy (PhD) minor,  Electrical Engineering 2006  \u2013 2011 University of Toronto Bachelor of Applied Science (B.A.Sc.),  Engineering Science 2002  \u2013 2006 University of Toronto Bachelor of Applied Science (B.A.Sc.),  Engineering Science 2002  \u2013 2006 University of Toronto Bachelor of Applied Science (B.A.Sc.),  Engineering Science 2002  \u2013 2006 ", "Experience Senior Physical Design Engineer Intel Corporation June 1995  \u2013 Present (20 years 3 months) Chandler, AZ RTL-to-gds2 implementation of SoC chips specializing in low power timing driven placement and routing. Responsible for flow development on 32/22nm nodes. Recent products include the Intel Atom Z2460 (Penwell), Z2760 (Clovertrail), and Z3480 (Merrifield) mobile processors. Senior Physical Design Engineer Intel Corporation June 1995  \u2013 Present (20 years 3 months) Chandler, AZ RTL-to-gds2 implementation of SoC chips specializing in low power timing driven placement and routing. Responsible for flow development on 32/22nm nodes. Recent products include the Intel Atom Z2460 (Penwell), Z2760 (Clovertrail), and Z3480 (Merrifield) mobile processors. Senior Physical Design Engineer Intel Corporation June 1995  \u2013 Present (20 years 3 months) Chandler, AZ RTL-to-gds2 implementation of SoC chips specializing in low power timing driven placement and routing. Responsible for flow development on 32/22nm nodes. Recent products include the Intel Atom Z2460 (Penwell), Z2760 (Clovertrail), and Z3480 (Merrifield) mobile processors. Languages Spanish Spanish Spanish Skills Physical Design Timing Closure TCL Semiconductors Verilog Static Timing Analysis SoC Primetime Place & Route Debugging IC VLSI Skills  Physical Design Timing Closure TCL Semiconductors Verilog Static Timing Analysis SoC Primetime Place & Route Debugging IC VLSI Physical Design Timing Closure TCL Semiconductors Verilog Static Timing Analysis SoC Primetime Place & Route Debugging IC VLSI Physical Design Timing Closure TCL Semiconductors Verilog Static Timing Analysis SoC Primetime Place & Route Debugging IC VLSI ", "Experience Staff Layout Engineer Si-Ware Systems October 2013  \u2013  April 2015  (1 year 7 months) Egypt Senior Physical Design Engineer Intel Corporation 2011  \u2013  October 2013  (2 years) Egypt RFIC Layout Mask Design Engineer SySDSoft January 2008  \u2013  March 2011  (3 years 3 months) Staff Layout Engineer Si-Ware Systems October 2013  \u2013  April 2015  (1 year 7 months) Egypt Staff Layout Engineer Si-Ware Systems October 2013  \u2013  April 2015  (1 year 7 months) Egypt Senior Physical Design Engineer Intel Corporation 2011  \u2013  October 2013  (2 years) Egypt Senior Physical Design Engineer Intel Corporation 2011  \u2013  October 2013  (2 years) Egypt RFIC Layout Mask Design Engineer SySDSoft January 2008  \u2013  March 2011  (3 years 3 months) RFIC Layout Mask Design Engineer SySDSoft January 2008  \u2013  March 2011  (3 years 3 months) Skills Physical Design Physical Verification Calibre Virtuoso Virtuoso Layout RTOS Embedded C Embedded Software IC Cadence Virtuoso VLSI CMOS EDA LVS Analog DRC See 1+ \u00a0 \u00a0 See less Skills  Physical Design Physical Verification Calibre Virtuoso Virtuoso Layout RTOS Embedded C Embedded Software IC Cadence Virtuoso VLSI CMOS EDA LVS Analog DRC See 1+ \u00a0 \u00a0 See less Physical Design Physical Verification Calibre Virtuoso Virtuoso Layout RTOS Embedded C Embedded Software IC Cadence Virtuoso VLSI CMOS EDA LVS Analog DRC See 1+ \u00a0 \u00a0 See less Physical Design Physical Verification Calibre Virtuoso Virtuoso Layout RTOS Embedded C Embedded Software IC Cadence Virtuoso VLSI CMOS EDA LVS Analog DRC See 1+ \u00a0 \u00a0 See less Education Ain Shams University Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Very Good 2002  \u2013 2007 Ain Shams University Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Very Good 2002  \u2013 2007 Ain Shams University Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Very Good 2002  \u2013 2007 Ain Shams University Bachelor's Degree,  Electrical , Electronics and Communications Engineering , Very Good 2002  \u2013 2007 ", "Experience Senior Physical Design Engineer Intel Corporation March 2014  \u2013  December 2014  (10 months) Working as a contractor on the Thunderbolt project. Senior Physical Design Engineer towerjazz January 2011  \u2013  February 2014  (3 years 2 months) Drawing test chips ,ESD devices, Power management circuits physical designer - layout Lenslet Labs 2002  \u2013  2003  (1 year) Layout designer Fujitsu microelectronics Israel 2000  \u2013  2001  (1 year) Physical designer DSPG 1996  \u2013  2000  (4 years) Senior Physical Design Engineer Intel Corporation March 2014  \u2013  December 2014  (10 months) Working as a contractor on the Thunderbolt project. Senior Physical Design Engineer Intel Corporation March 2014  \u2013  December 2014  (10 months) Working as a contractor on the Thunderbolt project. Senior Physical Design Engineer towerjazz January 2011  \u2013  February 2014  (3 years 2 months) Drawing test chips ,ESD devices, Power management circuits Senior Physical Design Engineer towerjazz January 2011  \u2013  February 2014  (3 years 2 months) Drawing test chips ,ESD devices, Power management circuits physical designer - layout Lenslet Labs 2002  \u2013  2003  (1 year) physical designer - layout Lenslet Labs 2002  \u2013  2003  (1 year) Layout designer Fujitsu microelectronics Israel 2000  \u2013  2001  (1 year) Layout designer Fujitsu microelectronics Israel 2000  \u2013  2001  (1 year) Physical designer DSPG 1996  \u2013  2000  (4 years) Physical designer DSPG 1996  \u2013  2000  (4 years) Languages Hebrew English Hebrew English Hebrew English Skills Physical Design CMOS Semiconductors IC Analog Layout Cadence Virtuoso DRC LVS ASIC SoC VLSI Mixed Signal EDA Integrated Circuit... Debugging RF See 2+ \u00a0 \u00a0 See less Skills  Physical Design CMOS Semiconductors IC Analog Layout Cadence Virtuoso DRC LVS ASIC SoC VLSI Mixed Signal EDA Integrated Circuit... Debugging RF See 2+ \u00a0 \u00a0 See less Physical Design CMOS Semiconductors IC Analog Layout Cadence Virtuoso DRC LVS ASIC SoC VLSI Mixed Signal EDA Integrated Circuit... Debugging RF See 2+ \u00a0 \u00a0 See less Physical Design CMOS Semiconductors IC Analog Layout Cadence Virtuoso DRC LVS ASIC SoC VLSI Mixed Signal EDA Integrated Circuit... Debugging RF See 2+ \u00a0 \u00a0 See less Education Handesaaim Tel Aviv University p,  Electronics 1993  \u2013 1995 Handesaaim Tel Aviv University p,  Electronics 1993  \u2013 1995 Handesaaim Tel Aviv University p,  Electronics 1993  \u2013 1995 Handesaaim Tel Aviv University p,  Electronics 1993  \u2013 1995 ", "Experience Physical Design Application Consultant Synopsys June 2013  \u2013 Present (2 years 3 months) San Francisco Bay Area Senior Physical Design Engineer Intel Corporation June 2010  \u2013  June 2013  (3 years 1 month) Austin, Texas Area Senior Physical Design Engineer Intel Corporation March 2006  \u2013  June 2010  (4 years 4 months) San Francisco Bay Area Electronics Engineering Intern Indian Space Research Organization (ISRO) December 2003  \u2013  February 2004  (3 months) Physical Design Application Consultant Synopsys June 2013  \u2013 Present (2 years 3 months) San Francisco Bay Area Physical Design Application Consultant Synopsys June 2013  \u2013 Present (2 years 3 months) San Francisco Bay Area Senior Physical Design Engineer Intel Corporation June 2010  \u2013  June 2013  (3 years 1 month) Austin, Texas Area Senior Physical Design Engineer Intel Corporation June 2010  \u2013  June 2013  (3 years 1 month) Austin, Texas Area Senior Physical Design Engineer Intel Corporation March 2006  \u2013  June 2010  (4 years 4 months) San Francisco Bay Area Senior Physical Design Engineer Intel Corporation March 2006  \u2013  June 2010  (4 years 4 months) San Francisco Bay Area Electronics Engineering Intern Indian Space Research Organization (ISRO) December 2003  \u2013  February 2004  (3 months) Electronics Engineering Intern Indian Space Research Organization (ISRO) December 2003  \u2013  February 2004  (3 months) Skills ASIC Verilog SoC Static Timing Analysis VLSI Physical Design RTL design Semiconductors EDA IC TCL Timing Closure Microprocessors Circuit Design VHDL Clock Tree Synthesis Synopsys Primetime Place & Route Logic Synthesis Floorplanning Conformal DFT Logic Design SystemVerilog DRC Primetime Functional Verification Processors CMOS See 14+ \u00a0 \u00a0 See less Skills  ASIC Verilog SoC Static Timing Analysis VLSI Physical Design RTL design Semiconductors EDA IC TCL Timing Closure Microprocessors Circuit Design VHDL Clock Tree Synthesis Synopsys Primetime Place & Route Logic Synthesis Floorplanning Conformal DFT Logic Design SystemVerilog DRC Primetime Functional Verification Processors CMOS See 14+ \u00a0 \u00a0 See less ASIC Verilog SoC Static Timing Analysis VLSI Physical Design RTL design Semiconductors EDA IC TCL Timing Closure Microprocessors Circuit Design VHDL Clock Tree Synthesis Synopsys Primetime Place & Route Logic Synthesis Floorplanning Conformal DFT Logic Design SystemVerilog DRC Primetime Functional Verification Processors CMOS See 14+ \u00a0 \u00a0 See less ASIC Verilog SoC Static Timing Analysis VLSI Physical Design RTL design Semiconductors EDA IC TCL Timing Closure Microprocessors Circuit Design VHDL Clock Tree Synthesis Synopsys Primetime Place & Route Logic Synthesis Floorplanning Conformal DFT Logic Design SystemVerilog DRC Primetime Functional Verification Processors CMOS See 14+ \u00a0 \u00a0 See less Education California State University-Sacramento Master of Science,  Electrical and Electronics Engineering 2004  \u2013 2006 Government Engineering College, Modasa Bachelor of Engineering,  Electrical and Electronics Engineering 2000  \u2013 2004 California State University-Sacramento Master of Science,  Electrical and Electronics Engineering 2004  \u2013 2006 California State University-Sacramento Master of Science,  Electrical and Electronics Engineering 2004  \u2013 2006 California State University-Sacramento Master of Science,  Electrical and Electronics Engineering 2004  \u2013 2006 Government Engineering College, Modasa Bachelor of Engineering,  Electrical and Electronics Engineering 2000  \u2013 2004 Government Engineering College, Modasa Bachelor of Engineering,  Electrical and Electronics Engineering 2000  \u2013 2004 Government Engineering College, Modasa Bachelor of Engineering,  Electrical and Electronics Engineering 2000  \u2013 2004 ", "Summary Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance Summary Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance Experience Senior Member of Technical Staff AMD September 2013  \u2013 Present (2 years) Beijing, China Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance MTS Physical Design AMD March 2012  \u2013  September 2013  (1 year 7 months) Beijing, China o Technical lead for discrete GPU clock network design \no Worked on two discrete GPU projects with TSMC 28nm technology  \no Executing and supervising global clock network and power distribution network design with low power methodologies Senior Physical Design Engineer Intel Corporation July 2007  \u2013  January 2012  (4 years 7 months) Folsom, CA * Played a key role in the physical design team for the GPU, and had been working on four integrated CPU+GPU microprocessor projects, with cutting-edge semiconductor technologies (32nm, 22nm and 14nm) \n* Technical Lead for clock network design for GPU, managed the development of the design flow for on-chip clock distribution network, and successfully designed the clock systems for two projects \n* Hand-on experience on full ASIC design flow, implemented the physical design (synthesis, floor-planning, place & route, timing closure, ECO) of a key partition (several millions of gates). \n* Deep understanding of different design stages of deep submicron circuit designs, able to identify critical design issues and drive different teams (RTL, DFT, Library, Power\u2026) for a prompt solution to meet the product schedule \n* Actively involved in technology readiness investigation for new projects, performing quality-analysis on required EDA software and provide design guideline for front-end team. Research Assistant University of Rochester May 2002  \u2013  May 2007  (5 years 1 month) Rochester, NY * Ph. D. dissertation title: Design and modeling of high speed global on-chip interconnects \n* Developed analytical on-chip interconnect models for fast and accurate timing, power simulation and optimization  \n* Investigated on-chip optical interconnects as a potential substitute for copper interconnects based on analytical modeling and simulations  \n* Developed power-optimal buffer insertion methodologies for global on-chip communications \n* Statistical static timing analysis (SSTA) with Monte Carlo method, considered process variations, IR drops, interconnect coupling, and temperature variations. Intern Engineer Manhattan Routing, Inc June 2004  \u2013  August 2005  (1 year 3 months) New York City, NY * EDA software development with C++ for the timing closure stage of ASIC design \n* Implemented a model order reduction program for RC interconnects  \n* Developed a buffered-tree insertion program to optimize interconnect delay Senior Member of Technical Staff AMD September 2013  \u2013 Present (2 years) Beijing, China Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance Senior Member of Technical Staff AMD September 2013  \u2013 Present (2 years) Beijing, China Research interests includes: \nLow power circuits, neuromorphic computing  \nOn-chip clock and power distribution networks \n3D-ICs, On-chip and die-to-die interconnects \nGPU power and performance MTS Physical Design AMD March 2012  \u2013  September 2013  (1 year 7 months) Beijing, China o Technical lead for discrete GPU clock network design \no Worked on two discrete GPU projects with TSMC 28nm technology  \no Executing and supervising global clock network and power distribution network design with low power methodologies MTS Physical Design AMD March 2012  \u2013  September 2013  (1 year 7 months) Beijing, China o Technical lead for discrete GPU clock network design \no Worked on two discrete GPU projects with TSMC 28nm technology  \no Executing and supervising global clock network and power distribution network design with low power methodologies Senior Physical Design Engineer Intel Corporation July 2007  \u2013  January 2012  (4 years 7 months) Folsom, CA * Played a key role in the physical design team for the GPU, and had been working on four integrated CPU+GPU microprocessor projects, with cutting-edge semiconductor technologies (32nm, 22nm and 14nm) \n* Technical Lead for clock network design for GPU, managed the development of the design flow for on-chip clock distribution network, and successfully designed the clock systems for two projects \n* Hand-on experience on full ASIC design flow, implemented the physical design (synthesis, floor-planning, place & route, timing closure, ECO) of a key partition (several millions of gates). \n* Deep understanding of different design stages of deep submicron circuit designs, able to identify critical design issues and drive different teams (RTL, DFT, Library, Power\u2026) for a prompt solution to meet the product schedule \n* Actively involved in technology readiness investigation for new projects, performing quality-analysis on required EDA software and provide design guideline for front-end team. Senior Physical Design Engineer Intel Corporation July 2007  \u2013  January 2012  (4 years 7 months) Folsom, CA * Played a key role in the physical design team for the GPU, and had been working on four integrated CPU+GPU microprocessor projects, with cutting-edge semiconductor technologies (32nm, 22nm and 14nm) \n* Technical Lead for clock network design for GPU, managed the development of the design flow for on-chip clock distribution network, and successfully designed the clock systems for two projects \n* Hand-on experience on full ASIC design flow, implemented the physical design (synthesis, floor-planning, place & route, timing closure, ECO) of a key partition (several millions of gates). \n* Deep understanding of different design stages of deep submicron circuit designs, able to identify critical design issues and drive different teams (RTL, DFT, Library, Power\u2026) for a prompt solution to meet the product schedule \n* Actively involved in technology readiness investigation for new projects, performing quality-analysis on required EDA software and provide design guideline for front-end team. Research Assistant University of Rochester May 2002  \u2013  May 2007  (5 years 1 month) Rochester, NY * Ph. D. dissertation title: Design and modeling of high speed global on-chip interconnects \n* Developed analytical on-chip interconnect models for fast and accurate timing, power simulation and optimization  \n* Investigated on-chip optical interconnects as a potential substitute for copper interconnects based on analytical modeling and simulations  \n* Developed power-optimal buffer insertion methodologies for global on-chip communications \n* Statistical static timing analysis (SSTA) with Monte Carlo method, considered process variations, IR drops, interconnect coupling, and temperature variations. Research Assistant University of Rochester May 2002  \u2013  May 2007  (5 years 1 month) Rochester, NY * Ph. D. dissertation title: Design and modeling of high speed global on-chip interconnects \n* Developed analytical on-chip interconnect models for fast and accurate timing, power simulation and optimization  \n* Investigated on-chip optical interconnects as a potential substitute for copper interconnects based on analytical modeling and simulations  \n* Developed power-optimal buffer insertion methodologies for global on-chip communications \n* Statistical static timing analysis (SSTA) with Monte Carlo method, considered process variations, IR drops, interconnect coupling, and temperature variations. Intern Engineer Manhattan Routing, Inc June 2004  \u2013  August 2005  (1 year 3 months) New York City, NY * EDA software development with C++ for the timing closure stage of ASIC design \n* Implemented a model order reduction program for RC interconnects  \n* Developed a buffered-tree insertion program to optimize interconnect delay Intern Engineer Manhattan Routing, Inc June 2004  \u2013  August 2005  (1 year 3 months) New York City, NY * EDA software development with C++ for the timing closure stage of ASIC design \n* Implemented a model order reduction program for RC interconnects  \n* Developed a buffered-tree insertion program to optimize interconnect delay Skills Static Timing Analysis CMOS SPICE IC Microprocessors EDA Semiconductors Logic Synthesis Physical Design ASIC Simulations Timing Closure Computer Architecture Low-power Design DFT Skills  Static Timing Analysis CMOS SPICE IC Microprocessors EDA Semiconductors Logic Synthesis Physical Design ASIC Simulations Timing Closure Computer Architecture Low-power Design DFT Static Timing Analysis CMOS SPICE IC Microprocessors EDA Semiconductors Logic Synthesis Physical Design ASIC Simulations Timing Closure Computer Architecture Low-power Design DFT Static Timing Analysis CMOS SPICE IC Microprocessors EDA Semiconductors Logic Synthesis Physical Design ASIC Simulations Timing Closure Computer Architecture Low-power Design DFT Education University of Rochester Ph.D,  ECE 2001  \u2013 2007 Tsinghua University M.S,  EE 1998  \u2013 2001 Tsinghua University B.S,  EE 1993  \u2013 1998 University of Rochester Ph.D,  ECE 2001  \u2013 2007 University of Rochester Ph.D,  ECE 2001  \u2013 2007 University of Rochester Ph.D,  ECE 2001  \u2013 2007 Tsinghua University M.S,  EE 1998  \u2013 2001 Tsinghua University M.S,  EE 1998  \u2013 2001 Tsinghua University M.S,  EE 1998  \u2013 2001 Tsinghua University B.S,  EE 1993  \u2013 1998 Tsinghua University B.S,  EE 1993  \u2013 1998 Tsinghua University B.S,  EE 1993  \u2013 1998 ", "Summary Highly experienced physical design engineer with over 12 years\u2019 of successful track record in completing analog and digital layouts for ASICs with tight deadlines that have gone on to achieve 1st time silicon success in a range of process nodes down to 14nm. Particular expertise in padring development, top-level floorplanning and power routing, chip-finishing, clock-tree synthesis (CTS), place and route (P&R) and physical verification (DRC,ERC and LVS) using leading edge CAD toolsets from Synopsys, Cadence and Mentor Graphics. An effective and pro-active communicator within both local and remote teams. Summary Highly experienced physical design engineer with over 12 years\u2019 of successful track record in completing analog and digital layouts for ASICs with tight deadlines that have gone on to achieve 1st time silicon success in a range of process nodes down to 14nm. Particular expertise in padring development, top-level floorplanning and power routing, chip-finishing, clock-tree synthesis (CTS), place and route (P&R) and physical verification (DRC,ERC and LVS) using leading edge CAD toolsets from Synopsys, Cadence and Mentor Graphics. An effective and pro-active communicator within both local and remote teams. Highly experienced physical design engineer with over 12 years\u2019 of successful track record in completing analog and digital layouts for ASICs with tight deadlines that have gone on to achieve 1st time silicon success in a range of process nodes down to 14nm. Particular expertise in padring development, top-level floorplanning and power routing, chip-finishing, clock-tree synthesis (CTS), place and route (P&R) and physical verification (DRC,ERC and LVS) using leading edge CAD toolsets from Synopsys, Cadence and Mentor Graphics. An effective and pro-active communicator within both local and remote teams. Highly experienced physical design engineer with over 12 years\u2019 of successful track record in completing analog and digital layouts for ASICs with tight deadlines that have gone on to achieve 1st time silicon success in a range of process nodes down to 14nm. Particular expertise in padring development, top-level floorplanning and power routing, chip-finishing, clock-tree synthesis (CTS), place and route (P&R) and physical verification (DRC,ERC and LVS) using leading edge CAD toolsets from Synopsys, Cadence and Mentor Graphics. An effective and pro-active communicator within both local and remote teams. Experience Senior Physical Design Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Synthesis, P&R of 14nm designs. Physical Design Contractor Intel Corporation June 2013  \u2013  December 2013  (7 months) Ireland Synthesis and physical design of 22nm blocks. ASIC Consultant Flex-IC Ltd February 2011  \u2013  December 2013  (2 years 11 months) Edinburgh, United Kingdom Provider of IC design services to the semiconductor industry. Physical Design Contractor Intel Mobile Communications May 2012  \u2013  January 2013  (9 months) Munich Physical design and verification of block and top-level using Synopsys IC Compiler, TCL and Calibre in 28nm technology. Mixed Signal Layout Contractor Catena Radio Design October 2011  \u2013  March 2012  (6 months) Eindhoven Area, Netherlands Floorplanning and P&R of mixed signal device using EDI 10.2 and Virtuoso. Wrote CPF, Makefiles and TCL scripting. P&R Contractor NXP Semiconductors May 2011  \u2013  September 2011  (5 months) Hamburg, Germany Completed P&R flow for 90nm SmartMX secure contactless low power asynchronous microcontroller chip using Cadence Encounter and Makefile/TCL based scripts. Was also responsible for physical and timing verification and used Cadence PVS for DRC/LVS and ETS for STA. Floorplanning contractor ST-Ericsson September 2010  \u2013  April 2011  (8 months) Basingstoke, UK Completion of the top-level floorplanning of 45nm, multi-voltage, multi-power, mobile baseband chip using SoC Encounter. Developed floorplan verification flow for quick debug of floorplan changes to 28 hard macros. Introduced floorplan analysis checklist for review prior to tapeout. Initiated and developed relationship with EDA vendors to help improve in house flows. Mixed Signal Layout Engineer STMicroelectronics August 2003  \u2013  July 2008  (5 years) Edinburgh, United Kingdom Responsible for the packaging, floor-planning, place and route, CTS and physical verification of SoC Image Sensor chips using SoC Encounter (Cadence) and Astro (Synopsys) tools. Duties also included helping R&D with CAD flow development. Also spent one year completing custom layouts of charge pumps, amplifiers, DACs and bandgaps. Senior Consultant Engineer Cadence Design Systems August 1998  \u2013  July 2003  (5 years) Livingston, UK Responsible for flow development, training new starts, leading junior engineers and taping out complex SoC chips. Also worked onsite for 1 year in Milan helping a customer to tapeout 3 ARM based 0.18um ASICs. Senior Physical Design Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Synthesis, P&R of 14nm designs. Senior Physical Design Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Synthesis, P&R of 14nm designs. Physical Design Contractor Intel Corporation June 2013  \u2013  December 2013  (7 months) Ireland Synthesis and physical design of 22nm blocks. Physical Design Contractor Intel Corporation June 2013  \u2013  December 2013  (7 months) Ireland Synthesis and physical design of 22nm blocks. ASIC Consultant Flex-IC Ltd February 2011  \u2013  December 2013  (2 years 11 months) Edinburgh, United Kingdom Provider of IC design services to the semiconductor industry. ASIC Consultant Flex-IC Ltd February 2011  \u2013  December 2013  (2 years 11 months) Edinburgh, United Kingdom Provider of IC design services to the semiconductor industry. Physical Design Contractor Intel Mobile Communications May 2012  \u2013  January 2013  (9 months) Munich Physical design and verification of block and top-level using Synopsys IC Compiler, TCL and Calibre in 28nm technology. Physical Design Contractor Intel Mobile Communications May 2012  \u2013  January 2013  (9 months) Munich Physical design and verification of block and top-level using Synopsys IC Compiler, TCL and Calibre in 28nm technology. Mixed Signal Layout Contractor Catena Radio Design October 2011  \u2013  March 2012  (6 months) Eindhoven Area, Netherlands Floorplanning and P&R of mixed signal device using EDI 10.2 and Virtuoso. Wrote CPF, Makefiles and TCL scripting. Mixed Signal Layout Contractor Catena Radio Design October 2011  \u2013  March 2012  (6 months) Eindhoven Area, Netherlands Floorplanning and P&R of mixed signal device using EDI 10.2 and Virtuoso. Wrote CPF, Makefiles and TCL scripting. P&R Contractor NXP Semiconductors May 2011  \u2013  September 2011  (5 months) Hamburg, Germany Completed P&R flow for 90nm SmartMX secure contactless low power asynchronous microcontroller chip using Cadence Encounter and Makefile/TCL based scripts. Was also responsible for physical and timing verification and used Cadence PVS for DRC/LVS and ETS for STA. P&R Contractor NXP Semiconductors May 2011  \u2013  September 2011  (5 months) Hamburg, Germany Completed P&R flow for 90nm SmartMX secure contactless low power asynchronous microcontroller chip using Cadence Encounter and Makefile/TCL based scripts. Was also responsible for physical and timing verification and used Cadence PVS for DRC/LVS and ETS for STA. Floorplanning contractor ST-Ericsson September 2010  \u2013  April 2011  (8 months) Basingstoke, UK Completion of the top-level floorplanning of 45nm, multi-voltage, multi-power, mobile baseband chip using SoC Encounter. Developed floorplan verification flow for quick debug of floorplan changes to 28 hard macros. Introduced floorplan analysis checklist for review prior to tapeout. Initiated and developed relationship with EDA vendors to help improve in house flows. Floorplanning contractor ST-Ericsson September 2010  \u2013  April 2011  (8 months) Basingstoke, UK Completion of the top-level floorplanning of 45nm, multi-voltage, multi-power, mobile baseband chip using SoC Encounter. Developed floorplan verification flow for quick debug of floorplan changes to 28 hard macros. Introduced floorplan analysis checklist for review prior to tapeout. Initiated and developed relationship with EDA vendors to help improve in house flows. Mixed Signal Layout Engineer STMicroelectronics August 2003  \u2013  July 2008  (5 years) Edinburgh, United Kingdom Responsible for the packaging, floor-planning, place and route, CTS and physical verification of SoC Image Sensor chips using SoC Encounter (Cadence) and Astro (Synopsys) tools. Duties also included helping R&D with CAD flow development. Also spent one year completing custom layouts of charge pumps, amplifiers, DACs and bandgaps. Mixed Signal Layout Engineer STMicroelectronics August 2003  \u2013  July 2008  (5 years) Edinburgh, United Kingdom Responsible for the packaging, floor-planning, place and route, CTS and physical verification of SoC Image Sensor chips using SoC Encounter (Cadence) and Astro (Synopsys) tools. Duties also included helping R&D with CAD flow development. Also spent one year completing custom layouts of charge pumps, amplifiers, DACs and bandgaps. Senior Consultant Engineer Cadence Design Systems August 1998  \u2013  July 2003  (5 years) Livingston, UK Responsible for flow development, training new starts, leading junior engineers and taping out complex SoC chips. Also worked onsite for 1 year in Milan helping a customer to tapeout 3 ARM based 0.18um ASICs. Senior Consultant Engineer Cadence Design Systems August 1998  \u2013  July 2003  (5 years) Livingston, UK Responsible for flow development, training new starts, leading junior engineers and taping out complex SoC chips. Also worked onsite for 1 year in Milan helping a customer to tapeout 3 ARM based 0.18um ASICs. Languages Urdu Native or bilingual proficiency Arabic Elementary proficiency Urdu Native or bilingual proficiency Arabic Elementary proficiency Urdu Native or bilingual proficiency Arabic Elementary proficiency Native or bilingual proficiency Elementary proficiency Skills Floorplanning Place and Route Physical Verification TCL Perl Cadence Virtuoso Encounter Synopsys Primetime IC Compiler Calibre Parasitic Extraction Project Management Project Planning Semiconductor Industry STA DRC LVS Star-RCXT Packaging Padring CTS Low Power Design CPF UPF Static Timing Analysis Low-power Design See 11+ \u00a0 \u00a0 See less Skills  Floorplanning Place and Route Physical Verification TCL Perl Cadence Virtuoso Encounter Synopsys Primetime IC Compiler Calibre Parasitic Extraction Project Management Project Planning Semiconductor Industry STA DRC LVS Star-RCXT Packaging Padring CTS Low Power Design CPF UPF Static Timing Analysis Low-power Design See 11+ \u00a0 \u00a0 See less Floorplanning Place and Route Physical Verification TCL Perl Cadence Virtuoso Encounter Synopsys Primetime IC Compiler Calibre Parasitic Extraction Project Management Project Planning Semiconductor Industry STA DRC LVS Star-RCXT Packaging Padring CTS Low Power Design CPF UPF Static Timing Analysis Low-power Design See 11+ \u00a0 \u00a0 See less Floorplanning Place and Route Physical Verification TCL Perl Cadence Virtuoso Encounter Synopsys Primetime IC Compiler Calibre Parasitic Extraction Project Management Project Planning Semiconductor Industry STA DRC LVS Star-RCXT Packaging Padring CTS Low Power Design CPF UPF Static Timing Analysis Low-power Design See 11+ \u00a0 \u00a0 See less Education The University of Edinburgh MEng,  Electronics 1993  \u2013 1998 The University of Edinburgh MEng,  Electronics 1993  \u2013 1998 The University of Edinburgh MEng,  Electronics 1993  \u2013 1998 The University of Edinburgh MEng,  Electronics 1993  \u2013 1998 ", "Experience Senior Physical Design Engineer Intel Corporation February 2002  \u2013 Present (13 years 7 months) Penang, Malaysia Senior Physical Design Engineer Intel Corporation February 2002  \u2013 Present (13 years 7 months) Penang, Malaysia Senior Physical Design Engineer Intel Corporation February 2002  \u2013 Present (13 years 7 months) Penang, Malaysia Education Universiti Teknologi Malaysia Master\u2019s Degree 2007  \u2013 2008 Universiti Teknologi Malaysia Master\u2019s Degree 2007  \u2013 2008 Universiti Teknologi Malaysia Master\u2019s Degree 2007  \u2013 2008 Universiti Teknologi Malaysia Master\u2019s Degree 2007  \u2013 2008 ", "Summary Tech Lead for IP Layout Integration team, 10Years of experience in IP Integration/Full-Chip/ and, Analog/Mixed Signal Layout Design, and excellent Program management skills.  \n\u2022\tOrganizational skills with proven abilities in team building, Worked cross site and managed teams On/Off-site.  \n\u2022\tLed highly successful product/IP Design teams. Worked on several highly complex Chips/IP\u2019s varying process technologies up to 14nm of INTEL and TSMC under aggressive timelines. \n\u2022\tExposure to Physical verification, Design, Reliability checks (RV/ESD/DFM), Calibre, Hercules & ICV rule decks. \n\u2022\tWorked on all industry standard tools such as ICC/Virtuoso/ICV etc.  \n Summary Tech Lead for IP Layout Integration team, 10Years of experience in IP Integration/Full-Chip/ and, Analog/Mixed Signal Layout Design, and excellent Program management skills.  \n\u2022\tOrganizational skills with proven abilities in team building, Worked cross site and managed teams On/Off-site.  \n\u2022\tLed highly successful product/IP Design teams. Worked on several highly complex Chips/IP\u2019s varying process technologies up to 14nm of INTEL and TSMC under aggressive timelines. \n\u2022\tExposure to Physical verification, Design, Reliability checks (RV/ESD/DFM), Calibre, Hercules & ICV rule decks. \n\u2022\tWorked on all industry standard tools such as ICC/Virtuoso/ICV etc.  \n Tech Lead for IP Layout Integration team, 10Years of experience in IP Integration/Full-Chip/ and, Analog/Mixed Signal Layout Design, and excellent Program management skills.  \n\u2022\tOrganizational skills with proven abilities in team building, Worked cross site and managed teams On/Off-site.  \n\u2022\tLed highly successful product/IP Design teams. Worked on several highly complex Chips/IP\u2019s varying process technologies up to 14nm of INTEL and TSMC under aggressive timelines. \n\u2022\tExposure to Physical verification, Design, Reliability checks (RV/ESD/DFM), Calibre, Hercules & ICV rule decks. \n\u2022\tWorked on all industry standard tools such as ICC/Virtuoso/ICV etc.  \n Tech Lead for IP Layout Integration team, 10Years of experience in IP Integration/Full-Chip/ and, Analog/Mixed Signal Layout Design, and excellent Program management skills.  \n\u2022\tOrganizational skills with proven abilities in team building, Worked cross site and managed teams On/Off-site.  \n\u2022\tLed highly successful product/IP Design teams. Worked on several highly complex Chips/IP\u2019s varying process technologies up to 14nm of INTEL and TSMC under aggressive timelines. \n\u2022\tExposure to Physical verification, Design, Reliability checks (RV/ESD/DFM), Calibre, Hercules & ICV rule decks. \n\u2022\tWorked on all industry standard tools such as ICC/Virtuoso/ICV etc.  \n Experience Senior Physical Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India Currently working as Technical Manager/Tech lead for IP integration team who is responsible for delivering the IP\u2019s to the cross customers. Owner for multiple analog/mixed signal blocks for Secure Digital Storage controller team. Responsible for delivering all the Analog front end modules.  Senior Physical Design Engineer Intel Corporation July 2010  \u2013  March 2013  (2 years 9 months) Portland, Oregon Area Came across all major technologies up to 14nm physical layout Design, Verification and Methodologies for tape -out quality requirement. \n \nKey Projects : \nIntel PMIC (Consultant/Lead Custom Analog Layout, IP/Fullchip)\t \nIntel Clocking IP\u2019s DLL/PLL/DDR (Lead IP owner) \n \n \n****more info inside resume Layout Design Engineer Intel Corporation July 2005  \u2013  June 2010  (5 years) Bengaluru Area, India Joined Intel as RCG with an Internship background in July/2005  \n \nKey projects : \nIntel Server CPU design Ivy Bridge (Fub/Section owner) \nIntel SOC Digital Media (DDR Phy/PCIx/LVDS block owner)\t \nIntel Mobile Express Chipset (Various block level support) \n \n****more info inside resume Senior Physical Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India Currently working as Technical Manager/Tech lead for IP integration team who is responsible for delivering the IP\u2019s to the cross customers. Owner for multiple analog/mixed signal blocks for Secure Digital Storage controller team. Responsible for delivering all the Analog front end modules.  Senior Physical Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Bengaluru Area, India Currently working as Technical Manager/Tech lead for IP integration team who is responsible for delivering the IP\u2019s to the cross customers. Owner for multiple analog/mixed signal blocks for Secure Digital Storage controller team. Responsible for delivering all the Analog front end modules.  Senior Physical Design Engineer Intel Corporation July 2010  \u2013  March 2013  (2 years 9 months) Portland, Oregon Area Came across all major technologies up to 14nm physical layout Design, Verification and Methodologies for tape -out quality requirement. \n \nKey Projects : \nIntel PMIC (Consultant/Lead Custom Analog Layout, IP/Fullchip)\t \nIntel Clocking IP\u2019s DLL/PLL/DDR (Lead IP owner) \n \n \n****more info inside resume Senior Physical Design Engineer Intel Corporation July 2010  \u2013  March 2013  (2 years 9 months) Portland, Oregon Area Came across all major technologies up to 14nm physical layout Design, Verification and Methodologies for tape -out quality requirement. \n \nKey Projects : \nIntel PMIC (Consultant/Lead Custom Analog Layout, IP/Fullchip)\t \nIntel Clocking IP\u2019s DLL/PLL/DDR (Lead IP owner) \n \n \n****more info inside resume Layout Design Engineer Intel Corporation July 2005  \u2013  June 2010  (5 years) Bengaluru Area, India Joined Intel as RCG with an Internship background in July/2005  \n \nKey projects : \nIntel Server CPU design Ivy Bridge (Fub/Section owner) \nIntel SOC Digital Media (DDR Phy/PCIx/LVDS block owner)\t \nIntel Mobile Express Chipset (Various block level support) \n \n****more info inside resume Layout Design Engineer Intel Corporation July 2005  \u2013  June 2010  (5 years) Bengaluru Area, India Joined Intel as RCG with an Internship background in July/2005  \n \nKey projects : \nIntel Server CPU design Ivy Bridge (Fub/Section owner) \nIntel SOC Digital Media (DDR Phy/PCIx/LVDS block owner)\t \nIntel Mobile Express Chipset (Various block level support) \n \n****more info inside resume Languages English Hindi Malayalam English Hindi Malayalam English Hindi Malayalam Skills Synopsys tools Cadence Digital IC Design Mixed-Signal IC Design Semiconductors SoC VLSI DRC LVS Functional Verification Circuit Design Physical Verification Physical Design Analog Cadence Virtuoso Static Timing Analysis Mixed Signal Verilog See 3+ \u00a0 \u00a0 See less Skills  Synopsys tools Cadence Digital IC Design Mixed-Signal IC Design Semiconductors SoC VLSI DRC LVS Functional Verification Circuit Design Physical Verification Physical Design Analog Cadence Virtuoso Static Timing Analysis Mixed Signal Verilog See 3+ \u00a0 \u00a0 See less Synopsys tools Cadence Digital IC Design Mixed-Signal IC Design Semiconductors SoC VLSI DRC LVS Functional Verification Circuit Design Physical Verification Physical Design Analog Cadence Virtuoso Static Timing Analysis Mixed Signal Verilog See 3+ \u00a0 \u00a0 See less Synopsys tools Cadence Digital IC Design Mixed-Signal IC Design Semiconductors SoC VLSI DRC LVS Functional Verification Circuit Design Physical Verification Physical Design Analog Cadence Virtuoso Static Timing Analysis Mixed Signal Verilog See 3+ \u00a0 \u00a0 See less Education Manipal Institute of Technology Master of Science (M.S.),  Microelectronics Vinayaka Mission's Research Foundation - University Bachelor's degree,  Electrical , Electronics and Communications Engineering Manipal Institute of Technology Master of Science (M.S.),  Microelectronics Manipal Institute of Technology Master of Science (M.S.),  Microelectronics Manipal Institute of Technology Master of Science (M.S.),  Microelectronics Vinayaka Mission's Research Foundation - University Bachelor's degree,  Electrical , Electronics and Communications Engineering Vinayaka Mission's Research Foundation - University Bachelor's degree,  Electrical , Electronics and Communications Engineering Vinayaka Mission's Research Foundation - University Bachelor's degree,  Electrical , Electronics and Communications Engineering ", "Experience Senior Physical Design Engineer Intel Corporation Senior Physical Design Engineer Intel Corporation Senior Physical Design Engineer Intel Corporation ", "Experience Senior Physical Design Engineer Micron Technology Senior Physical Design Engineer Intel Corporation June 1999  \u2013  July 2012  (13 years 2 months) Senior Physical Design Engineer Micron Technology Senior Physical Design Engineer Micron Technology Senior Physical Design Engineer Intel Corporation June 1999  \u2013  July 2012  (13 years 2 months) Senior Physical Design Engineer Intel Corporation June 1999  \u2013  July 2012  (13 years 2 months) ", "Experience Physical Designer Intel Labs September 1998  \u2013 Present (17 years) Senior Physical Design Engineer Intel Corporation 1998  \u2013 Present (17 years) Physical Designer Intel Labs September 1998  \u2013 Present (17 years) Physical Designer Intel Labs September 1998  \u2013 Present (17 years) Senior Physical Design Engineer Intel Corporation 1998  \u2013 Present (17 years) Senior Physical Design Engineer Intel Corporation 1998  \u2013 Present (17 years) Education Comercial 30 1984  \u2013 1988 Technion - Israel Institute of Technology Comercial 30 1984  \u2013 1988 Comercial 30 1984  \u2013 1988 Comercial 30 1984  \u2013 1988 Technion - Israel Institute of Technology Technion - Israel Institute of Technology Technion - Israel Institute of Technology ", "Experience Design Automation Engineer Intel Corporation October 2014  \u2013 Present (11 months) Senior Physical Design Engineer Intel Corporation May 2009  \u2013 Present (6 years 4 months) Lab Instructor and Teaching assistant The Jerusalem College of Engineering (JCE) 2012  \u2013 Present (3 years) QA Engineer Mobileye 2008  \u2013  2009  (1 year) Design Automation Engineer Intel Corporation October 2014  \u2013 Present (11 months) Design Automation Engineer Intel Corporation October 2014  \u2013 Present (11 months) Senior Physical Design Engineer Intel Corporation May 2009  \u2013 Present (6 years 4 months) Senior Physical Design Engineer Intel Corporation May 2009  \u2013 Present (6 years 4 months) Lab Instructor and Teaching assistant The Jerusalem College of Engineering (JCE) 2012  \u2013 Present (3 years) Lab Instructor and Teaching assistant The Jerusalem College of Engineering (JCE) 2012  \u2013 Present (3 years) QA Engineer Mobileye 2008  \u2013  2009  (1 year) QA Engineer Mobileye 2008  \u2013  2009  (1 year) Languages English Hebrew English Hebrew English Hebrew Skills Microsoft Office C++ C Windows English Microsoft Excel PowerPoint Research Teaching Java Public Speaking Matlab Linux Programming Electrical Engineering VHDL Python See 2+ \u00a0 \u00a0 See less Skills  Microsoft Office C++ C Windows English Microsoft Excel PowerPoint Research Teaching Java Public Speaking Matlab Linux Programming Electrical Engineering VHDL Python See 2+ \u00a0 \u00a0 See less Microsoft Office C++ C Windows English Microsoft Excel PowerPoint Research Teaching Java Public Speaking Matlab Linux Programming Electrical Engineering VHDL Python See 2+ \u00a0 \u00a0 See less Microsoft Office C++ C Windows English Microsoft Excel PowerPoint Research Teaching Java Public Speaking Matlab Linux Programming Electrical Engineering VHDL Python See 2+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Master of Engineering (MEng),  Biomedical/Medical Engineering 2012  \u2013 2014 Jerusalem College of Engineering Bachelor of Science (BSc),  Electrical and Electronics Engineering 2007  \u2013 2011 Tel Aviv University Bachelor of Science (BSc),  Computer Science 2011 Technion - Israel Institute of Technology Master of Engineering (MEng),  Biomedical/Medical Engineering 2012  \u2013 2014 Technion - Israel Institute of Technology Master of Engineering (MEng),  Biomedical/Medical Engineering 2012  \u2013 2014 Technion - Israel Institute of Technology Master of Engineering (MEng),  Biomedical/Medical Engineering 2012  \u2013 2014 Jerusalem College of Engineering Bachelor of Science (BSc),  Electrical and Electronics Engineering 2007  \u2013 2011 Jerusalem College of Engineering Bachelor of Science (BSc),  Electrical and Electronics Engineering 2007  \u2013 2011 Jerusalem College of Engineering Bachelor of Science (BSc),  Electrical and Electronics Engineering 2007  \u2013 2011 Tel Aviv University Bachelor of Science (BSc),  Computer Science 2011 Tel Aviv University Bachelor of Science (BSc),  Computer Science 2011 Tel Aviv University Bachelor of Science (BSc),  Computer Science 2011 ", "Summary A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Summary A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. A Highly motivated, result oriented SoC/ASIC Design Engineer with 18+ years of solid experience & knowledge Physical design engineering & methodologies of digital designs (CPUs, SOCs, Chipset, & other IA based embedded products). \nSpecialized in Auto Place and Route either for full chip or block level physical design from RTL to GDS such as floor plan, power grid design and developing, place and route, timing sign off, ECO flows, DRC/LVS clean up.  \nExperience in Verilog, Circuit design for digital or mix signal block such as PLL or RTC. \nExperience in methodology & tool-flow development, automation, documentations and support. \nAn effective team-player, contributor and technical professional with focused-goal on achieving improved design quality and functionality. Experience Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior ASIC Physical Design ASIC North November 2014  \u2013 Present (10 months) Tempe AZ Physical Design in 32 IBM SOI technology \nWorking on DRC/LVS for block level and full chips Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design Engineer Encore Semi LLC July 2014  \u2013  August 2014  (2 months) Greater San Diego Area Physical design Engineer for Test chip. Task including full chip routing, bump locations, power grids ESD, IR EM checking. DRC/LVS clean up. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Physical Design engineer Intel Corporation September 2008  \u2013  May 2014  (5 years 9 months) chandler AZ Senior Physical Design Engineer working in Embedded IA division \n\u2022\tInvolving in designing computer server and communication chips. \n\u2022\tPerform physical synthesis/APR flow/Static Timing Analysis, RV & Signal Integrity analysis for convergence & closure for either full chips or block levels. \n\u2022\tResponsibility including clean up Layout DRC/LVS using synopsis ICC tools, Calibre or Virtuoso and running conformal to compare RTL vs APR netlists. \n\u2022\tVerify to compare layout vs netlist \n\u2022\tPerform physical design (Synthesis/APR/Static timing analysis) for low power low leakage unit such as Real Time Clock in high voltage and thick gate oxide gates design. \n\u2022\tPerform physical design for an ASIC unit ( contained close to 1 million gates) in multi power domains, multi clock domains. Converge static timing and clean up layout. \n\u2022\tPerform physical design for DRAM controller blocks with multi voltages/multi power domains.. \n\u2022\tPerform clock tree synthesize for each clock trees so that timing can be converged faster and automatically. Also converge timing in AC mode and adjust clock skews to satisfy industrial standard requirement for DRAM. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design Engineer Intel Corporation February 2002  \u2013  August 2008  (6 years 7 months) chandler AZ Senior Circuit Design Engineer working in Bridge component division \n\u2022\tDesigned and implemented several mix signal components such as phase lock loop (PLL), real time clock (RTC), GPIO pads.  \n\u2022\tDeveloped circuitry, supervised mask designers to convert circuitry to layout.  \n\u2022\tRun simulations for performance checks, Agingsim, RV, Latch up checks for these units. \nExperienced in post silicon debug. Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Senior Circuit Design engineer Intel Corporation January 1998  \u2013  January 2002  (4 years 1 month) chandler AZ Senior circuit design engineer for Strong ARM Division in Intel.  \n\u2022\tDesigned brance target prediction block for low power performance chip from scratch based on VHDL model.  \n\u2022\tSized, simulated and supervised mask design to converse schematic to layout Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Circuit Design Engineer Intel Corporation August 1995  \u2013  January 1998  (2 years 6 months) Chandler AZ Working on Wireless Communication Division in Intel Corporation \n\u2022\tMember of team to develop core chip for two ways paging device for RIM.  \n\u2022\tDesigned and implemented internal low power SRAM. \n\u2022\tDesigned from RTL to circuitry to layout.  \n\u2022\tDeveloped technique to high volume manufactory test to test SRAM in parallel in DAT mode (direct access test) to save 3 times of testing time. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Design engineer Molecular Imaging Com June 1995  \u2013  August 1995  (3 months) Tempe AZ \u2022\tSupported senior engineer in design, simulation, debug the circuitry. Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Research Assistant Arizona State University October 1994  \u2013  May 1995  (8 months) Tempe AZ Assisted a professor in an Inverted Pendulum Project Languages Vietnamese Vietnamese Vietnamese Skills Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Skills  Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Synopsys ICC Synopsis DC synthesize Synopsys Primetime TCL Perl Script HSPICE First Encounter, EDI Circuit simulation tools Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Research Outlook Teaching C++ C ASIC Debugging Perl SPICE Verilog Embedded Systems Physical Design Simulations Circuit Design VHDL RTL Design See 16+ \u00a0 \u00a0 See less Education Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Master's degree,  Electrical and Electronics Engineering , 3.05 1995  \u2013 1998 Activities and Societies:\u00a0 Eta kapa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu Arizona State University Bachelor's degree,  Electrical and Electronics Engineering , 3.73 1993  \u2013 1995 Graduate with magna cum laude honor Activities and Societies:\u00a0 Eta kappa nu "]}