Analysis & Synthesis report for DE10_NANO
Fri Apr 20 23:12:59 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: digital_filter:f0
 15. Parameter Settings for User Entity Instance: position_counter:f2
 16. Parameter Settings for User Entity Instance: position_counter:f4
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "position_counter:f4"
 19. Port Connectivity Checks: "position_counter:f2"
 20. Signal Tap Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 20 23:12:59 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE10_NANO                                   ;
; Top-level Entity Name           ; DE10_NANO                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 654                                         ;
; Total pins                      ; 145                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,408                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_NANO          ; DE10_NANO          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; de10_nano.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                          ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                     ;             ;
; db/sld_ela_trigger_oro.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/sld_ela_trigger_oro.tdf                                         ;             ;
; db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v                ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v                ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_b884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/altsyncram_b884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_iti.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_iti.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld78a6c0c4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 401                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 400                      ;
;     -- 7 input functions                    ; 4                        ;
;     -- 6 input functions                    ; 126                      ;
;     -- 5 input functions                    ; 69                       ;
;     -- 4 input functions                    ; 49                       ;
;     -- <=3 input functions                  ; 152                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 654                      ;
;                                             ;                          ;
; I/O pins                                    ; 145                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 1408                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 419                      ;
; Total fan-out                               ; 4520                     ;
; Average fan-out                             ; 3.07                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE10_NANO                                                                                                                              ; 400 (1)             ; 654 (0)                   ; 1408              ; 0          ; 145  ; 0            ; |DE10_NANO                                                                                                                                                                                                                                                                                                                                                                                        ; DE10_NANO                                      ; work         ;
;    |digital_filter:f0|                                                                                                                  ; 37 (37)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|digital_filter:f0                                                                                                                                                                                                                                                                                                                                                                      ; digital_filter                                 ; work         ;
;    |encoder_decoder:f1|                                                                                                                 ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|encoder_decoder:f1                                                                                                                                                                                                                                                                                                                                                                     ; encoder_decoder                                ; work         ;
;    |position_counter:f2|                                                                                                                ; 17 (17)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|position_counter:f2                                                                                                                                                                                                                                                                                                                                                                    ; position_counter                               ; work         ;
;    |position_counter:f4|                                                                                                                ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|position_counter:f4                                                                                                                                                                                                                                                                                                                                                                    ; position_counter                               ; work         ;
;    |quaderature_decoder:f3|                                                                                                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|quaderature_decoder:f3                                                                                                                                                                                                                                                                                                                                                                 ; quaderature_decoder                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 95 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 94 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 94 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 94 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 93 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 93 (60)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                       ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                               ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                             ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 236 (2)             ; 524 (44)                  ; 1408              ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 234 (0)             ; 480 (0)                   ; 1408              ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 234 (66)            ; 480 (160)                 ; 1408              ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                               ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                |altsyncram_b884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1408              ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b884:auto_generated                                                                                                                                                                                             ; altsyncram_b884                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                    ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 47 (47)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 43 (1)              ; 133 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 41 (0)              ; 117 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ; sld_ela_trigger                                ; work         ;
;                   |sld_ela_trigger_oro:auto_generated|                                                                                  ; 41 (0)              ; 117 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated                                                                                                                                  ; sld_ela_trigger_oro                            ; work         ;
;                      |sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|                                                         ; 41 (22)             ; 117 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1                                                                         ; sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                         ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; lpm_shiftreg                                   ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                   ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_alt_reduction:unary_1                                               ; sld_alt_reduction                              ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_alt_reduction:unary_2                                               ; sld_alt_reduction                              ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_12                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_15                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_18                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_21                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_24                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_27                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_30                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_33                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_36                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_39                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_43                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_46                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_49                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_52                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_55                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_58                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_61                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_64                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_67                                                       ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; sld_mbpmg                                      ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 35 (11)             ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ; lpm_counter                                    ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                                                                         ; cntr_39i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ; lpm_counter                                    ; work         ;
;                   |cntr_iti:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                                                                  ; cntr_iti                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ; lpm_counter                                    ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                                                                        ; cntr_u8i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                           ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ; sld_rom_sr                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_NANO|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_oro:auto_generated|sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 654   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 124   ;
; Number of registers using Asynchronous Clear ; 255   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 368   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 9                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_NANO|digital_filter:f0|count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: digital_filter:f0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; samples        ; 4095  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: position_counter:f2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 11    ; Signed Integer                          ;
; MAX            ; 2047  ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: position_counter:f4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 8     ; Signed Integer                          ;
; MAX            ; 255   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                    ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                   ; String         ;
; sld_node_info                                   ; 805334528                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                               ; Signed Integer ;
; sld_data_bits                                   ; 22                                              ; Untyped        ;
; sld_trigger_bits                                ; 22                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                               ; Untyped        ;
; sld_sample_depth                                ; 64                                              ; Untyped        ;
; sld_segment_size                                ; 64                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                            ; String         ;
; sld_inversion_mask_length                       ; 20                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000                            ; Untyped        ;
; sld_power_up_trigger                            ; 0                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 22                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "position_counter:f4"                                                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iClk   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSpeed ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "position_counter:f2"                                                                                                                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; oPosition[10..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iClk             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSpeed           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 22                  ; 22               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 39                          ;
;     ENA CLR           ; 19                          ;
;     SCLR              ; 12                          ;
;     plain             ; 8                           ;
; arriav_io_obuf        ; 95                          ;
; arriav_lcell_comb     ; 69                          ;
;     arith             ; 31                          ;
;         1 data inputs ; 14                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 13                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 36                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 22                          ;
; boundary_port         ; 162                         ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 1.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                              ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FPGA_CLK1_50                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK1_50                        ; N/A                                                                                                                                                            ;
; position_counter:f4|iCount          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oCount       ; N/A                                                                                                                                                            ;
; position_counter:f4|iCount          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oCount       ; N/A                                                                                                                                                            ;
; position_counter:f4|iDirection      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oDirection   ; N/A                                                                                                                                                            ;
; position_counter:f4|iDirection      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oDirection   ; N/A                                                                                                                                                            ;
; position_counter:f4|iRst            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                               ; N/A                                                                                                                                                            ;
; position_counter:f4|iRst            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                               ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[0]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[0]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[10]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[11]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[12]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[1]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[1]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[2]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[2]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[3]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[3]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[4]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[4]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[5]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[5]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[6]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[6]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[7]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; position_counter:f4|oPosition[7]    ; N/A                                                                                                                                                            ;
; position_counter:f4|oPosition[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[8]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; position_counter:f4|oPosition[9]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; quaderature_decoder:f3|iSignalA     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|iSignalA     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                              ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|iSignalB     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|iSignalB     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                              ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|last_SignalA ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|last_SignalA ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|last_SignalA ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|last_SignalA ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|last_SignalB ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|last_SignalB ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|last_SignalB ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|last_SignalB ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|oCount       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oCount       ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|oCount       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oCount       ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|oDirection   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oDirection   ; N/A                                                                                                                                                            ;
; quaderature_decoder:f3|oDirection   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; quaderature_decoder:f3|oDirection   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 20 23:12:26 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10090): Verilog HDL syntax warning at de10_nano.v(148): extra block comment delimiter characters /* within block comment File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 148
Warning (12125): Using design file de10_nano.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE10_NANO File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 6
    Info (12023): Found entity 2: position_counter File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 168
    Info (12023): Found entity 3: quaderature_decoder File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 195
    Info (12023): Found entity 4: encoder_decoder File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 368
    Info (12023): Found entity 5: digital_filter File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 390
Info (12127): Elaborating entity "DE10_NANO" for the top level hierarchy
Warning (10034): Output port "HDMI_TX_D" at de10_nano.v(32) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
Warning (10034): Output port "ADC_CONVST" at de10_nano.v(9) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 9
Warning (10034): Output port "ADC_SCK" at de10_nano.v(10) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 10
Warning (10034): Output port "ADC_SDI" at de10_nano.v(11) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 11
Warning (10034): Output port "HDMI_TX_CLK" at de10_nano.v(30) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 30
Warning (10034): Output port "HDMI_TX_DE" at de10_nano.v(31) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 31
Warning (10034): Output port "HDMI_TX_HS" at de10_nano.v(33) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 33
Warning (10034): Output port "HDMI_TX_VS" at de10_nano.v(35) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 35
Warning (10665): Bidirectional port "GPIO_1[3]" at de10_nano.v(51) has a one-way connection to bidirectional port "GPIO_1[0]" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
Info (12128): Elaborating entity "digital_filter" for hierarchy "digital_filter:f0" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 86
Warning (10230): Verilog HDL assignment warning at de10_nano.v(407): truncated value with size 32 to match size of target (12) File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 407
Info (12128): Elaborating entity "encoder_decoder" for hierarchy "encoder_decoder:f1" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 90
Info (12128): Elaborating entity "position_counter" for hierarchy "position_counter:f2" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 95
Warning (10230): Verilog HDL assignment warning at de10_nano.v(185): truncated value with size 32 to match size of target (11) File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 185
Warning (10230): Verilog HDL assignment warning at de10_nano.v(189): truncated value with size 32 to match size of target (11) File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 189
Warning (10034): Output port "oSpeed" at de10_nano.v(172) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 172
Info (12128): Elaborating entity "quaderature_decoder" for hierarchy "quaderature_decoder:f3" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 103
Info (12128): Elaborating entity "position_counter" for hierarchy "position_counter:f4" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 108
Warning (10230): Verilog HDL assignment warning at de10_nano.v(185): truncated value with size 32 to match size of target (8) File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 185
Warning (10230): Verilog HDL assignment warning at de10_nano.v(189): truncated value with size 32 to match size of target (8) File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 189
Warning (10034): Output port "oSpeed" at de10_nano.v(172) has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 172
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_oro.tdf
    Info (12023): Found entity 1: sld_ela_trigger_oro File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/sld_ela_trigger_oro.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v
    Info (12023): Found entity 1: sld_reserved_DE10_NANO_auto_signaltap_0_1_ebd6 File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/sld_reserved_de10_nano_auto_signaltap_0_1_ebd6.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b884.tdf
    Info (12023): Found entity 1: altsyncram_b884 File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/altsyncram_b884.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/mux_clc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_iti.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_u8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.04.20.23:12:48 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[2]" and its non-tri-state driver. File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 15
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 16
    Warning (13040): bidirectional pin "HDMI_I2C_SCL" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 24
    Warning (13040): bidirectional pin "HDMI_I2C_SDA" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 25
    Warning (13040): bidirectional pin "HDMI_I2S" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 26
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 27
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 28
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 29
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 47
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[0]~synth" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13010): Node "GPIO_1[1]~synth" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
    Warning (13010): Node "GPIO_1[2]~synth" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 9
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 10
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 11
    Warning (13410): Pin "HDMI_TX_CLK" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 30
    Warning (13410): Pin "HDMI_TX_DE" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 31
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 32
    Warning (13410): Pin "HDMI_TX_HS" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 33
    Warning (13410): Pin "HDMI_TX_VS" is stuck at GND File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 67 of its 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 12
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 20
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 21
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 34
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 44
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v Line: 44
Info (21057): Implemented 1036 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 95 bidirectional pins
    Info (21061): Implemented 864 logic cells
    Info (21064): Implemented 22 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 833 megabytes
    Info: Processing ended: Fri Apr 20 23:12:59 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg.


