head	1.1;
access;
symbols
	OPENBSD_6_0:1.1.0.56
	OPENBSD_6_0_BASE:1.1
	OPENBSD_5_9:1.1.0.44
	OPENBSD_5_9_BASE:1.1
	OPENBSD_5_8:1.1.0.52
	OPENBSD_5_8_BASE:1.1
	OPENBSD_5_7:1.1.0.50
	OPENBSD_5_7_BASE:1.1
	OPENBSD_5_6:1.1.0.48
	OPENBSD_5_6_BASE:1.1
	OPENBSD_5_5:1.1.0.46
	OPENBSD_5_5_BASE:1.1
	OPENBSD_5_4:1.1.0.42
	OPENBSD_5_4_BASE:1.1
	OPENBSD_5_3:1.1.0.40
	OPENBSD_5_3_BASE:1.1
	OPENBSD_5_2:1.1.0.38
	OPENBSD_5_2_BASE:1.1
	OPENBSD_5_1_BASE:1.1
	OPENBSD_5_1:1.1.0.36
	OPENBSD_5_0:1.1.0.34
	OPENBSD_5_0_BASE:1.1
	OPENBSD_4_9:1.1.0.32
	OPENBSD_4_9_BASE:1.1
	OPENBSD_4_8:1.1.0.30
	OPENBSD_4_8_BASE:1.1
	OPENBSD_4_7:1.1.0.26
	OPENBSD_4_7_BASE:1.1
	OPENBSD_4_6:1.1.0.28
	OPENBSD_4_6_BASE:1.1
	OPENBSD_4_5:1.1.0.24
	OPENBSD_4_5_BASE:1.1
	OPENBSD_4_4:1.1.0.22
	OPENBSD_4_4_BASE:1.1
	OPENBSD_4_3:1.1.0.20
	OPENBSD_4_3_BASE:1.1
	OPENBSD_4_2:1.1.0.18
	OPENBSD_4_2_BASE:1.1
	OPENBSD_4_1:1.1.0.16
	OPENBSD_4_1_BASE:1.1
	OPENBSD_4_0:1.1.0.14
	OPENBSD_4_0_BASE:1.1
	OPENBSD_3_9:1.1.0.12
	OPENBSD_3_9_BASE:1.1
	OPENBSD_3_8:1.1.0.10
	OPENBSD_3_8_BASE:1.1
	OPENBSD_3_7:1.1.0.8
	OPENBSD_3_7_BASE:1.1
	OPENBSD_3_6:1.1.0.6
	OPENBSD_3_6_BASE:1.1
	SMP_SYNC_A:1.1
	SMP_SYNC_B:1.1
	OPENBSD_3_5:1.1.0.4
	OPENBSD_3_5_BASE:1.1
	SMP:1.1.0.2;
locks; strict;
comment	@ * @;


1.1
date	2003.12.20.08.03.55;	author grange;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2004.02.19.10.56.29;	author niklas;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Support for ITExpress IT8212F ATA133 controller; close PR 3540.
Submitter is unresponsible so the diff is not tested. If you
have any problems with it open a new PR.
@
text
@/*	$OpenBSD$	*/
/*
 * Copyright (c) 2003 Alexander Yurchenko <grange@@openbsd.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#ifndef _DEV_PCI_PCIIDE_ITE_REG_H_
#define _DEV_PCI_PCIIDE_ITE_REG_H_

/*
 * Registers definition for IT8212F
 */
#define IT_CFG			0x40	/* I/O configuration */
#define IT_CFG_MASK			0x0000ffff
#define IT_CFG_IORDY(chan)		(0x0001 << (chan))
#define IT_CFG_BLID(chan)		(0x0004 << (chan))
#define IT_CFG_CABLE(chan, drive)	(0x0010 << ((chan) * 2 + (drive)))
#define IT_CFG_DECODE(chan)		(0x8000 >> ((chan) * 2))

#define IT_MODE			0x50	/* mode control / RAID function */
#define IT_MODE_MASK			0x0000ffff
#define IT_MODE_CPU			0x0001
#define IT_MODE_50MHZ(chan)		(0x0002 << (chan))
#define IT_MODE_DMA(chan, drive)	(0x0008 << ((chan) * 2 + (drive)))
#define IT_MODE_RESET			0x0080
#define IT_MODE_RAID1			0x0100

#define IT_TIM(chan)		((chan) ? 0x58 : 0x54) /* timings */
#define IT_TIM_UDMA5(drive)		(0x00800000 << (drive) * 8)

#endif	/* !_DEV_PCI_PCIIDE_ITE_REG_H_ */
@


1.1.2.1
log
@Merge of current from two weeks agointo the SMP branch
@
text
@@

