<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: memctrl_master_priorities_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">memctrl_master_priorities_t Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a> &raquo; <a class="el" href="group___h_w___m_e_m_c_t_r_l.html">Memory Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Priorities for CPUC/CPUS/DMA/SNC accesses to RAM cells 1-8.  
 <a href="structmemctrl__master__priorities__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="hw__memctrl_8h_source.html">hw_memctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8244f7efcb36e2ceeceb9d0392f095c2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a8244f7efcb36e2ceeceb9d0392f095c2">ram1_cpuc</a>: 2</td></tr>
<tr class="separator:a8244f7efcb36e2ceeceb9d0392f095c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b91233450ac883576c25eba6f70a41"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#ab8b91233450ac883576c25eba6f70a41">ram1_cpus</a>: 2</td></tr>
<tr class="separator:ab8b91233450ac883576c25eba6f70a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fbab2da6e4214e044bb729269be42b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a11fbab2da6e4214e044bb729269be42b">ram1_dma</a>: 2</td></tr>
<tr class="separator:a11fbab2da6e4214e044bb729269be42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff062b2733166a68c8095ecf423dd4b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#aeff062b2733166a68c8095ecf423dd4b">ram1_snc</a>: 2</td></tr>
<tr class="separator:aeff062b2733166a68c8095ecf423dd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf38ab24761851843704ee9a2317ab"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a31bf38ab24761851843704ee9a2317ab">ram2_cpuc</a>: 2</td></tr>
<tr class="separator:a31bf38ab24761851843704ee9a2317ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1208e4e36853cee6ad49d0b67e8cb0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a5e1208e4e36853cee6ad49d0b67e8cb0">ram2_cpus</a>: 2</td></tr>
<tr class="separator:a5e1208e4e36853cee6ad49d0b67e8cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63159b856cc581e0e3cbc03cead38358"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a63159b856cc581e0e3cbc03cead38358">ram2_dma</a>: 2</td></tr>
<tr class="separator:a63159b856cc581e0e3cbc03cead38358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd1a1bc3f68e2b0aaad8c80365cb338"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#adbd1a1bc3f68e2b0aaad8c80365cb338">ram2_snc</a>: 2</td></tr>
<tr class="separator:adbd1a1bc3f68e2b0aaad8c80365cb338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9b60e4eef755d62a0802c8043ee2a9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#acb9b60e4eef755d62a0802c8043ee2a9">ram3_cpuc</a>: 2</td></tr>
<tr class="separator:acb9b60e4eef755d62a0802c8043ee2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2effdd5fd1e9006e8b0cdb890c445dd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a2effdd5fd1e9006e8b0cdb890c445dd3">ram3_cpus</a>: 2</td></tr>
<tr class="separator:a2effdd5fd1e9006e8b0cdb890c445dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffaadcdf713db3799edb9718dd77960"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a7ffaadcdf713db3799edb9718dd77960">ram3_dma</a>: 2</td></tr>
<tr class="separator:a7ffaadcdf713db3799edb9718dd77960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5473c3b6f15a998b6fb063ab9934f92b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a5473c3b6f15a998b6fb063ab9934f92b">ram4_cpus</a>: 2</td></tr>
<tr class="separator:a5473c3b6f15a998b6fb063ab9934f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a214ceb3ad4a5c82680f0629701dec62c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a214ceb3ad4a5c82680f0629701dec62c">ram4_dma</a>: 2</td></tr>
<tr class="separator:a214ceb3ad4a5c82680f0629701dec62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32974a0f749d4977d0bb97b29323d19"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#ae32974a0f749d4977d0bb97b29323d19">ram5_cpus</a>: 2</td></tr>
<tr class="separator:ae32974a0f749d4977d0bb97b29323d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c115fd7a9d182cac82a55c89163bbd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a72c115fd7a9d182cac82a55c89163bbd">ram5_dma</a>: 2</td></tr>
<tr class="separator:a72c115fd7a9d182cac82a55c89163bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c981acbab60237705383d979191f528"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a0c981acbab60237705383d979191f528">ram6_cpus</a>: 2</td></tr>
<tr class="separator:a0c981acbab60237705383d979191f528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148d57c645b91beeac5ea2433ceba357"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a148d57c645b91beeac5ea2433ceba357">ram6_dma</a>: 2</td></tr>
<tr class="separator:a148d57c645b91beeac5ea2433ceba357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624394ad9240aba47daeac2c60ec4eda"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a624394ad9240aba47daeac2c60ec4eda">ram7_cpus</a>: 2</td></tr>
<tr class="separator:a624394ad9240aba47daeac2c60ec4eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf2ed87acc9ee992296552706ffae37"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a7cf2ed87acc9ee992296552706ffae37">ram7_dma</a>: 2</td></tr>
<tr class="separator:a7cf2ed87acc9ee992296552706ffae37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bedd94c7392ba245dfd1461faf6c6c0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a0bedd94c7392ba245dfd1461faf6c6c0">ram8_cpus</a>: 2</td></tr>
<tr class="separator:a0bedd94c7392ba245dfd1461faf6c6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab930ed90ceabfb017313de95f070ef73"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#ab930ed90ceabfb017313de95f070ef73">ram8_dma</a>: 2</td></tr>
<tr class="separator:ab930ed90ceabfb017313de95f070ef73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972c30d580858c58e0ca5c320b1fb75f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmemctrl__master__priorities__t.html#a972c30d580858c58e0ca5c320b1fb75f">ram8_snc</a>: 2</td></tr>
<tr class="separator:a972c30d580858c58e0ca5c320b1fb75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Priorities for CPUC/CPUS/DMA/SNC accesses to RAM cells 1-8. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a8244f7efcb36e2ceeceb9d0392f095c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8244f7efcb36e2ceeceb9d0392f095c2">&#9670;&nbsp;</a></span>ram1_cpuc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram1_cpuc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUC access to RAM cell 1; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="ab8b91233450ac883576c25eba6f70a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b91233450ac883576c25eba6f70a41">&#9670;&nbsp;</a></span>ram1_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram1_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 1; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a11fbab2da6e4214e044bb729269be42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fbab2da6e4214e044bb729269be42b">&#9670;&nbsp;</a></span>ram1_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram1_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 1; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="aeff062b2733166a68c8095ecf423dd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff062b2733166a68c8095ecf423dd4b">&#9670;&nbsp;</a></span>ram1_snc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram1_snc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for SNC access to RAM cell 1; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a31bf38ab24761851843704ee9a2317ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bf38ab24761851843704ee9a2317ab">&#9670;&nbsp;</a></span>ram2_cpuc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram2_cpuc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUC access to RAM cell 2; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a5e1208e4e36853cee6ad49d0b67e8cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1208e4e36853cee6ad49d0b67e8cb0">&#9670;&nbsp;</a></span>ram2_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram2_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 2; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a63159b856cc581e0e3cbc03cead38358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63159b856cc581e0e3cbc03cead38358">&#9670;&nbsp;</a></span>ram2_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram2_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 2; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="adbd1a1bc3f68e2b0aaad8c80365cb338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd1a1bc3f68e2b0aaad8c80365cb338">&#9670;&nbsp;</a></span>ram2_snc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram2_snc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for SNC access to RAM cell 2; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="acb9b60e4eef755d62a0802c8043ee2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9b60e4eef755d62a0802c8043ee2a9">&#9670;&nbsp;</a></span>ram3_cpuc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram3_cpuc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUC access to RAM cell 3; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a2effdd5fd1e9006e8b0cdb890c445dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2effdd5fd1e9006e8b0cdb890c445dd3">&#9670;&nbsp;</a></span>ram3_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram3_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 3; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a7ffaadcdf713db3799edb9718dd77960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffaadcdf713db3799edb9718dd77960">&#9670;&nbsp;</a></span>ram3_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram3_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 3; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="a5473c3b6f15a998b6fb063ab9934f92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5473c3b6f15a998b6fb063ab9934f92b">&#9670;&nbsp;</a></span>ram4_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram4_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 4; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a214ceb3ad4a5c82680f0629701dec62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a214ceb3ad4a5c82680f0629701dec62c">&#9670;&nbsp;</a></span>ram4_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram4_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 4; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="ae32974a0f749d4977d0bb97b29323d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32974a0f749d4977d0bb97b29323d19">&#9670;&nbsp;</a></span>ram5_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram5_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 5; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a72c115fd7a9d182cac82a55c89163bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c115fd7a9d182cac82a55c89163bbd">&#9670;&nbsp;</a></span>ram5_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram5_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 5; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="a0c981acbab60237705383d979191f528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c981acbab60237705383d979191f528">&#9670;&nbsp;</a></span>ram6_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram6_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 6; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a148d57c645b91beeac5ea2433ceba357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148d57c645b91beeac5ea2433ceba357">&#9670;&nbsp;</a></span>ram6_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram6_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 6; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="a624394ad9240aba47daeac2c60ec4eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a624394ad9240aba47daeac2c60ec4eda">&#9670;&nbsp;</a></span>ram7_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram7_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 7; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="a7cf2ed87acc9ee992296552706ffae37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf2ed87acc9ee992296552706ffae37">&#9670;&nbsp;</a></span>ram7_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram7_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 7; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="a0bedd94c7392ba245dfd1461faf6c6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bedd94c7392ba245dfd1461faf6c6c0">&#9670;&nbsp;</a></span>ram8_cpus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram8_cpus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for CPUS access to RAM cell 8; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<a id="ab930ed90ceabfb017313de95f070ef73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab930ed90ceabfb017313de95f070ef73">&#9670;&nbsp;</a></span>ram8_dma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram8_dma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for DMA access to RAM cell 8; possible values: 0 (= low/default) - 2 (= high) </p>

</div>
</div>
<a id="a972c30d580858c58e0ca5c320b1fb75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972c30d580858c58e0ca5c320b1fb75f">&#9670;&nbsp;</a></span>ram8_snc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t memctrl_master_priorities_t::ram8_snc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Priority for SNC access to RAM cell 8; possible values: 0 (= low/default) - 3 (= top) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/peripherals/include/<a class="el" href="hw__memctrl_8h_source.html">hw_memctrl.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
