[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADG1607BRUZ-REEL7 production of ANALOG DEVICES from the text: 4.5 Ω R ON, 16-Channel, Differential 8- Channel, \n±5 V,+12 V,+5 V, and +3.3 V Multiplexers  \nData Sheet  ADG1606 /ADG1607  \n \n Rev.  A Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specif ications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2009 –2016  Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \n4.5 Ω typical on resistance  \n1.1 Ω on resistance flatness  \n±3.3 V to ±8 V dual supply operation  \n3.3 V to 16 V single supply operation  \nNo V L supply required  \n3 V logic -compatible inputs  \nRail- to-rail operation  \nUp to 378 mA of c ontinuous current per channel  \n28-lead TSSOP and 32- lead, 5 mm × 5 mm LFCSP  \nAPPLICATIONS  \nCommunication systems  \nMedical systems  \nAudio signal routing  \nVideo signal routing  \nAutomatic test equipment  \nData acquisition  systems \nBattery -powered systems \nSample -and -hold systems  \nRelay replacements  FUNCTIONAL BLOCK DIA GRAM S \n1-OF-16\nDECODER\nA0A1A2A3ENADG1606\nS1\nS16D\n08489-001 \nFigure 1. \n \n1-OF-8\nDECODER\nA0A1A2ENADG1607\nS1B\nS8BDBS1A\nS8ADA\n08489-002 \nFigure 2. \n \nGENERAL DESCRIPTION  \nThe ADG1606 and ADG1607 are monolithic iCMOS® analog \nmultiplexers comprising of 16 single channels and eight \ndifferential  channels, respectively. The ADG1606 switches one of \n16 inputs to a common output, as determined by the 4 -bit \nbinary address lines (A0, A1, A2, and A3). The ADG1607 \nswitches one of eight differential i nputs to a common di fferential \noutput, as determined  by the 3 -bit binary address lines (A0, A1, \nand A2). An EN input on both devices enables or disables the \ndevice. When disabled, all channels switch off. When enabled , \neach channel conducts equally well in b oth directions and has  an \ninput signal range that extends  to the supplies. \nThe ultralow on resistance and on -resistance flatness of these \nswitches make them ideal solutions for data acquisition and gain switching applications where low distortion is critical. iCMOS ® constructio n ensures ultralow power dissipation, \nmaking the parts ideally suited for portable and battery -\npowered instruments.  PRODUCT HIGHLIGHTS  \n1. 7.5 Ω maximum on resistance over temperature.  \n2. Minimum distortion: THD + N =  0.04%  \n3. 3 V logic -compatible digital inputs: V INH = 2.0 V , V INL = 0.8 V .  \n4. No V L logic power supply required.  \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 2  of 22 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nFunctional Block  Diagrams  ............................................................. 1 \nGeneral Description  ......................................................................... 1 \nProduct Highlights  ........................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \n±5 V Dual Supply  ......................................................................... 3 \n12 V Single Supply  ........................................................................ 4 \n5 V Single Supply  .......................................................................... 5 \n3.3 V Single  Supply  ....................................................................... 6 Continuous Current per Channel, S or D  ..................................7  \nAbsolute Maximum Ratings  ............................................................8  \nThermal Resistance  .......................................................................8  \nESD Cautio n...................................................................................8  \nPin Configurations and Function Descriptions  ............................9  \nTypical Performance Characteristics  ........................................... 13 \nTest Circuits  ..................................................................................... 17 \nTerminology  .................................................................................... 20 \nOutline Dimensions  ....................................................................... 21 \nOrdering Guide  .......................................................................... 21 \n \n \nREVISION HISTORY  \n8/2016— Rev. 0 to Rev. A  \nChanged CP -32-2 to CP -32-7 ...................................... Throughout  \nChanges to Figure 4  .......................................................................... 9 \nChanges to Figure 6  ........................................................................ 11 \nUpdated Outline Dimensions  ....................................................... 21 \nChanges to Ordering Guide  .......................................................... 21 \n \n10/2009— Revision 0: Initial Version  \n \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 3  of 22 SPECIFICATIONS \n±5 V DUAL SUPPLY \nVDD = +5 V ± 10%, V SS = −5 V ± 10%, GND = 0 V , unless otherwise noted.  \nTable 1.  \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments  \nANALOG SWITCH       \nAnalog Signal Range    VDD to V SS  V   \nOn Resistance (R ON)  4.5   Ω typ  VS = ±4.5 V, I S = −10 mA; see Figure 26 \n 5.5 6.7 7.5 Ω max  VDD = ±4.5 V, V SS = ±4.5 V  \nOn Resistance Match Between Channels ( ∆RON) 0.2   Ω typ  VS = ±4.5 V, I S = −10 mA  \n 0.5 0.8 0.9 Ω max   \nOn Resistance Flatness (R FLAT(ON) )  1.1   Ω typ  VS = ±4.5 V, I S = −10 mA  \n 1.4 1.7 2 Ω max   \nLEAKAGE CURRENTS      VDD = +5.5 V, V SS = −5.5 V  \nSource Off Leakage, I S (Off)  ±0.02    nA typ  VS = ±4.5 V, V D = ∓4.5 V; see Figure 27 \n ±0.15  ±0.5  ±3 nA max   \nDrain Off Leakage, I D (Off)  ±0.05    nA typ  VS = ±4.5 V, V D = ∓4.5 V; see  Figure 27 \nADG1606  ±0.2  ±3 ±25  nA max   \nChannel On Leakage, I D, IS (On)  ±0.1    nA typ  VS = V D = ±4.5 V; see Figure 28 \n ±0.3  ±3 ±25  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±0.003    µA typ  VIN = V GND or V DD  \n   ±0.1  µA max   \nDigital Input Capacitance, C IN 4   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANSITION  175   ns typ  RL = 300 Ω, C L = 35 pF  \n 214 247 275 ns max  VS = 2.5 V; see Figure 29 \ntON (EN)  132   ns typ  RL = 300 Ω, C L = 35 pF  \n 162 180 188 ns max  VS = 2.5 V; see Figure 31 \ntOFF (EN) 124   ns typ  RL = 300 Ω, C L = 35 pF  \n 153 176 202 ns max  VS = 2.5 V; see Figure 31 \nBreak -Before -Make Time Delay, tBBM 42   ns typ  RL = 300 Ω, C L = 35 pF  \n   15 ns min  VS1 = V S2 = 2.5 V; see Figure 30 \nCharge Injection  27   pC typ  VS = 0 V, R S = 0 Ω, C L = 1 nF; see Figure 32 \nOff Isolation  −62    dB typ  RL = 50 Ω, C L = 5 pF, f = 1 MHz; see Figure  33 \nChannel -to-Channel Crosstalk  −62    dB typ  RL = 50 Ω , C L = 5 pF, f = 1 MHz; see Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.04    % typ  RL = 110 Ω, 5 V p -p, f = 20 Hz to 20 kHz; see Figure 36 \n−3 dB Bandwidth      RL = 50 Ω, C L = 5 pF; see Figure 34 \nADG1606  21   MHz typ   \nADG1607  37   MHz typ   \nCS (Off)  18   pF typ  VS = 0 V, f = 1 MHz  \nCD (Off)       \nADG1606  248   pF typ  VS = 0 V, f = 1 MHz  \nADG1607  123   pF typ  VS = 0 V, f = 1 MHz  \nCD, C S (On)       \nADG1606  271   pF typ  VS = 0 V, f = 1 MHz  \nADG1607  146   pF typ  VS = 0 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = +5.5 V, V SS = −5.5 V  \nIDD  0.001    µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nVDD/VSS    ±3.3/±8  V min/max   \n \n1 Guaranteed by design, not subject to production test.  \n \nADG1606/ADG1607 Data Sheet  \nRev. A | Page 4 of 22 12 V SINGLE SUPPLY  \nVDD = 12 V ± 10%, V SS = 0 V , GND = 0 V , unless otherwise noted.  \nTable 2. \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments  \nANALOG SWITCH  \nAnalog Signal Range  0 V t o V DD V \nOn Resistance (R ON) 4 Ω  typ  VS = 0 V to 10 V, I S = −10 mA; see Figure 26 \n5 6 .2 7 Ω max  VDD = 10.8 V, V SS = 0 V  \nOn Resistance Match Between Channels ( ∆R ON) 0.2 Ω  typ  VS = 10 V, I S = −10 mA  \n0 .5 0.8 0.9 Ω max  \nOn Resistance Flatness (R FLAT(ON) ) 1 Ω  typ  VS = 0 V to 10 V, I S = −10 mA  \n1 .3 1.6 1.9 Ω max  \nLEAKAGE CURRENTS  VDD = 13.2 V, V SS = 0 V  \nSource Off Leakage, I S (Off)  ±0.02  nA  typ  VS = 1 V/10 V, V D = 10 V/1 V; see Figure 27 \n± 0.15  ±0.5  ±3 nA max  \nDrain Off Leakage, I D (Off)  ±0.05  nA  typ  VS = 1 V/10 V, V D = 10 V/1 V; see Figure 27 \nADG1606  ±0.2 ±3 ±25  nA max  \nChannel On Leakage, I D, IS (On)  ±0.1 nA  typ  VS = VD = 1 V or 10 V; see Figure 28 \n± 0.3 ±3 ±25  nA max  \nDIGITAL INPUTS  \nInput High Voltage, V INH  2.0 V min  \nInput Low Voltage, V INL  0 .8 V max  \nInput Current, I INL or I INH ±0.003  µA typ  VIN = V GND or V DD \n± 0.1 µA max  \nDigital Input Capacitance, C IN 4 pF  typ  \nDYNAMIC CHARACTERISTICS1 \nTransition Time, t TRANSITION  143 ns  typ  RL = 300 Ω, C L = 35 pF  \n1 70 198 221 ns max  VS = 8 V; see Figure 29 \ntON (EN)  108 ns  typ  RL = 300 Ω , C L = 35 pF  \n1 28 136 142 ns max  VS = 8 V; see  Figure 31 \ntOFF (EN) 90 ns  typ  RL = 300 Ω , C L = 35 pF  \n109 132 150 ns max  VS = 8 V; see Figure 31 \nBreak -Before -Make Time Delay, tBBM 40 ns typ  RL = 300 Ω, C L = 35 pF  \n1 5 ns min  VS1 = V S2 = 8 V; see Figure 30 \nCharge Injection  33 p C typ  VS = 6 V, R S = 0 Ω , C L = 1 nF; see Figure 32 \nOff Isolation  −62  d B typ  RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure  33 \nChannel -to-Channel Crosstalk  −62  d B typ  RL = 50 Ω , C L = 5 pF, f = 1 MHz; see Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.04  %  typ  RL = 110 Ω, 5 V  p-p, f = 20 Hz to 20 kHz; see Figure 36 \n−3 dB Bandwidth  RL = 50 Ω , C L = 5 pF; see Figure 34 \nADG1606  22 M Hz typ  \nADG1607  38 M Hz typ  \nCS (Off)  18 pF  typ  VS = 6 V, f = 1 MHz  \nCD (Off)  \nADG1606  240 pF  typ  VS = 6 V, f = 1 MHz  \nADG1607  120 pF  typ  VS = 6 V, f = 1 MHz  \nCD, C S (On)  \nADG1606  263 pF  typ  VS = 6 V, f = 1 MHz  \nADG1607  143 pF  typ  VS = 6 V, f = 1 MHz  \nPOWER REQUIREMENTS  VDD = 12 V  \nIDD 0.001  µ A typ  Digital inputs = 0 V or V DD  \n1 .0 µA max  \nADG1606  300 µ A typ  Digital inputs = 5 V  \n4 80 µA max  \nADG1607  370 µ A typ  Digital inputs = 5 V  \n6 00 µA max  \nVDD 3 .3/16  V min/max  \n1 Guaranteed by design, not subject to production test.  \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 5  of 22 5 V SINGLE SUPPLY \nVDD = 5 V ± 10%, V SS = 0 V , GND = 0 V , unless otherwise noted. \nTable 3. \nParameter  25°C  −40°C to   \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments  \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance (R ON) 8.5   Ω typ  VS = 0 V to 4.5 V, I S = −10 mA; see Figure 26 \n 9.5 11.5  12.5  Ω max  VDD = 4.5 V, V SS = 0 V  \nOn Resistance Match Between Channels ( ∆RON) 0.3   Ω typ  VS = 0 V to 4.5 V, I S = −10 mA  \n 0.8 1.1 1.2 Ω max   \nOn Resistance Flatness (R FLAT(ON) ) 1.8   Ω typ  VS = 0 V to 4.5 V, I S = −10 mA  \n 2.4 2.7 3 Ω max   \nLEAKAGE CURRENTS      VDD = 5.5 V, V SS = 0 V  \nSource Off Leakage, I S (Off)  ±0.0 1   nA typ  VS = 1 V/4.5 V, V D = 4.5 V/1 V; see Figure 27 \n ±0.15  ±0.5  ±3 nA max   \nDrain Off Leakage, I D (Off)  ±0.02    nA typ  VS = 1 V/4.5 V, V D = 4.5 V/1 V; see Figure 27 \nADG1606  ±0.2  ±3 ±25  nA max   \nChannel On Leakage, I D, IS (On)  ±0.05    nA typ  VS = V D = 1 V or 4.5 V; see Figure 28 \n ±0.3  ±3 ±25  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±0.003    µA typ  VIN = V GND or V DD  \n   ±0.1  µA max   \nDigital Input Capacitance, C IN 4   pF typ   \nDYNAMIC CHARACTERISTICS1      \nTransition Time, t TRANSITION  220   ns typ  RL = 300 Ω, C L = 35 pF  \n 280 324 360 ns max  VS = 2.5 V; see Figure 29 \ntON (EN)  160   ns typ  RL = 300 Ω , C L = 35 pF  \n 202 221 234 ns max  VS = 2.5 V; see Figure 31 \ntOFF (EN) 154   ns typ  RL = 300 Ω , C L = 35 pF  \n 197 232 259 ns max  VS = 2.5 V; see Figure 31 \nBreak -Before -Make Time Delay, tBBM 45   ns typ  RL = 300 Ω, C L = 35 pF  \n   15 ns min  VS1 = V S2 = 2.5 V; see Figure 30 \nCharge Injection  12   pC typ  VS = 2.5 V, R S = 0 Ω , C L = 1 nF; see Figure 32 \nOff Isolation  −62    dB typ  RL = 50 Ω , C L = 5 pF, f = 1  MHz; see Figure  33 \nChannel -to-Channel Crosstalk  −62    dB typ  RL = 50 Ω , C L = 5 pF, f = 1  MHz; see Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.35    % typ  RL = 110 Ω, f = 20 Hz to 20 kHz, V S = 3.5 V p -p; see \nFigure 36 \n−3 dB Bandwidth      RL = 50 Ω , C L = 5 pF; see Figure 34 \nADG1606  19   MHz typ   \nADG1607  34   MHz typ   \nCS (Off)  20   pF typ  VS = 2.5 V, f = 1 MHz  \nCD (Off)       \nADG1606  270   pF typ  VS = 2.5 V, f = 1 MHz  \nADG1607  137   pF typ  VS = 2.5 V, f = 1 MHz  \nCD, C S (On)       \nADG1606  300   pF typ  VS = 2.5 V, f = 1 MHz  \nADG1607  160   pF typ  VS = 2.5 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 5.5 V  \nIDD 0.001    µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nVDD   3.3/16  V min/max   \n \n1 Guaranteed by design, not subject to production test.  \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 6  of 22 3.3 V SINGLE SUPPLY \nVDD = 3.3 V , V SS = 0 V , GND = 0 V , unless otherwise noted. \nTable 4. \nParameter  25°C  −40°C to  \n+85°C  −40°C to  \n+125°C  Unit  Test Conditions/Comments  \nANALOG SWITCH       \nAnalog Signal Range    0 V to V DD V  \nOn Resistance (R ON) 14 14.5  15.5  Ω typ  VS = 0 V to V DD, IS = −10 mA; see Figure 26 \n     VDD = 3.3 V, V SS = 0 V  \nOn Resistance Match Between Channels ( ∆RON) 0.6 0.7 0.8 Ω typ  VS = 0 V to V DD, IS = −10 mA  \nOn Resistance Flatness (R FLAT(ON) ) 5 5.5 6 Ω typ  VS = 0 V to V DD, IS = −10 mA \nLEAKAGE CURRENTS      VDD = 3.6 V, V SS = 0 V  \nSource Off Leakage, I S (Off)  ±0.01    nA typ  VS = 0.6 V/3 V, V D = 3 V/0.6 V; see Figure 27 \n ±0.15  ±0.5  ±3 nA max   \nDrain Off Leakage, I D (Off)  ±0.02    nA typ  VS = 0.6 V/3 V, V D = 3 V/0.6 V; see Figure 27 \nADG1606  ±0.2  ±3 ±25  nA max   \nChannel On Leakage, I D, IS (On)  ±0.05    nA typ  VS = V D = 0.6 V or 3 V; see Figure 28 \n ±0.3  ±3 ±25  nA max   \nDIGITAL INPUTS       \nInput High Voltage, V INH    2.0 V min   \nInput Low Voltage, V INL    0.8 V max   \nInput Current, I INL or I INH ±0.003    µA typ  VIN = V GND or V DD  \n   ±0.1  µA max   \nDigital Input Capacitance, C IN 4   pF typ   \nDYNAMIC CHARACTERISTICS1       \nTransition Time, t TRANSITION  353   ns typ  RL = 300 Ω, C L = 35 pF  \n 482 536 575 ns max  VS = 1.5 V; see Figure 29 \ntON (EN)  263   ns typ  RL = 300 Ω , C L = 35 pF  \n 362 385 396 ns max  VS = 1.5 V; see Figure 31 \ntOFF (EN)  262   ns typ  RL = 300 Ω , C L = 35 pF  \n 348 391 424 ns max  VS = 1.5 V; see Figure 31 \nBreak -Before -Make Time Delay, tBBM 74   ns typ  RL = 300 Ω , C L = 35 pF  \n   15 ns min  VS1 = V S2 = 1.5 V; see Figure 30 \nCharge Injection  6   pC typ  VS = 1.5 V, R S = 0 Ω, C L = 1 nF; see Figure 32 \nOff Isolation  −62    dB typ  RL = 50 Ω, CL = 5 pF, f = 1  MHz; see Figure  33 \nChannel -to-Channel Crosstalk  −62    dB typ  RL = 50 Ω, CL = 5 pF, f = 1  MHz; see Figure 35 \nTotal Harmonic Distortion + Noise (THD + N)  0.6   % typ  RL = 110 Ω, f = 20 Hz to 20 kHz, V S = 2 V p -p;  \nsee Figure 36 \n−3 dB Bandwidth      RL = 50 Ω, C L = 5 pF; see Figure 34 \nADG1606  17   MHz typ   \nADG1607  31   MHz typ   \nCS (Off)  22   pF typ  VS = 1.5 V, f = 1 MHz  \nCD (Off)       \nADG1606  290   pF typ  VS = 1.5 V, f = 1 MHz  \nADG1607  145   pF typ  VS = 1.5 V, f = 1 MHz  \nCD, C S (On)       \nADG1606  350   pF typ  VS = 1.5 V, f = 1 MHz  \nADG1607  168   pF typ  VS = 1.5 V, f = 1 MHz  \nPOWER REQUIREMENTS      VDD = 3.6 V  \nIDD 0.001    µA typ  Digital inputs = 0 V or V DD  \n   1.0 µA max   \nVDD   3.3/16  V min/max   \n \n1 Guaranteed by design, not subject to production test.  \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 7  of 22 CONTINUOUS CURRENT PER CHANNEL, S OR D  \nTable 5. ADG1606  \nParameter  25°C  85°C  125°C  Unit  \nCONTINUOUS CURRENT, S OR D      \nVDD = +5 V, V SS = −5 V      \nTSSOP (θ JA = 97.9°C/W)  259 168 105 mA maximum  \nLFCSP (θ JA = 46°C/W)  357 217 122 mA maximum  \nVDD = 12 V, V SS = 0 V      \nTSSOP (θ JA = 97.9°C/W)  273 175 108 mA maximum  \nLFCSP (θ JA = 46°C/W)  378 224 122 mA maximum  \nVDD = 5 V, V SS = 0 V      \nTSSOP (θ JA = 97.9°C/W)  199 136 91 mA maximum  \nLFCSP (θ JA = 46°C/W)  276 178 108 mA maximum  \nVDD = 3.3 V, V SS = 0 V      \nTSSOP (θ JA = 97.9°C/W)  164 119 80 mA maximum  \nLFCSP (θ JA = 46°C/W)  227 154 98 mA maximum  \n \n \nTable 6. ADG1607  \nParameter  25°C  85°C  125°C  Unit  \nCONTINUOUS CURRENT, S OR D      \nVDD = +5 V, V SS = −5 V      \nTSSOP (θ JA = 97.9°C/W)  192 133 91 mA maximum  \nLFCSP (θ JA = 46°C/W)  266 175 108 mA maximum  \nVDD = 12 V, V SS = 0 V      \nTSSOP (θ JA = 97.9°C/W)  203 140 91 mA maximum  \nLFCSP (θ JA = 46°C/W)  280 178 108 mA maximum  \nVDD = 5 V, V SS = 0 V      \nTSSOP (θ JA = 97.9°C/W)  147 108 70 mA maximum  \nLFCSP (θ JA = 46°C/W)  206 140 94 mA maximum  \nVDD = 3.3 V, V SS = 0 V      \nTSSOP (θ JA = 97.9°C/W)  122 91 56 mA maximum  \nLFCSP (θ JA = 46°C/W)  168 119 84 mA maximum  \n \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 8  of 22 ABSOLUTE MAXIMUM RATINGS  \nTA = 25° C, unless otherwise noted.  \nTable 7.  \nParameter  Rating  \nVDD to V SS 18 V  \nVDD to GND  −0.3 V to +18 V  \nVSS to GND  +0.3 V to −18 V  \nAnalog Inputs1 VSS − 0.3 V to V DD + 0.3 V or  \n30 mA, whichever  occurs first  \nDigital Inputs2 GND − 0.3 V to V DD + 0.3 V or  \n30 mA, whichever occurs first  \nPeak Current, S or D  1.1 A (pulsed at 1 ms,  \n10% duty cycle maximum) \nContinuous Current, S or D3 Data + 15%  \nOperating Temperature Range   \nIndustrial (B  Version)  −40°C to +125°C  \nStorage Temperature Range  −65°C to +150°C  \nJunction Temperature  150°C  \nReflow Soldering Peak  \nTemperature, Pb Free  260°C  \n \n1 Overvoltages at IN, S, or D are clamped by internal diodes. Current should be \nlimited to the maximum ratings given.  \n2 Overvoltages at the Ax, EN, Sx, or Dx pins are clamped by internal diodes. \nCurrent should be limited to the maximum ratings given.  \n3 See Table 5. \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational \nsection of this specification is not implied. Operation beyond \nthe maximum operating conditions for extended periods may affect product reliability.  \nOnly one absolute maximum rating may be applied a t any  \none time.  THERMAL RESISTANCE  \nθJA is specified for the worst -case conditions, that is, a device \nsoldered in a circuit board for surface -mount packages.  \nTable 8. Thermal Resistance  \nPackage Type  θJA θJC Unit  \n28-Lead TSSOP  97.9  14 °C/W \n32-Lead LFCSP  46  °C/W \nESD CAUTION  \n \n \n \n \n \n \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 9  of 22 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n08489-003 NC = NO CONNECT1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15NC\nNC\nS16\nS13S14S15VDD\nVSS\nS8\nS7\nS4S5S6\nS12\nS11\nS10\nA3GNDS9S3\nS2\nS1\nA2NC A1A0END\nADG1606\nTOP VIEW\n(Not to Scale)\n \nFigure 3. ADG1606  TSSOP Pin Configuration  NOTES\n1. NC = NO CONNEC T.\n2. EXPOSED PAD TIED TO SUBSTR ATE, V SS.S16\nS15\nS14\nS13\nS12\nS11\nS10\nS9S8\nS7\nS6\nS5\nS4\nS3\nS2\nS1GND\nA3A2NCNCA1A0EN\nNCV\nDDNCDNCNCNCV\nSS\n24\n23\n22\n21\n20\n19\n18\n171\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n1632\n31\n30\n29\n28\n27\n26\n25\nADG1606\nTOP VIEW\n(Not to Scale)\n08489-004 \nFigure 4. ADG1606  LFCSP Pin Configuration  \nTable 9. ADG1606  Pin Function Descriptions  \nPin N o.   \nTSSOP  LFCSP  Mnemonic  Description  \n1 31 VDD Most Positive Power Supply Potential.  \n2, 3, 13  12, 13, 26, \n27, 28, 30, 32 NC No Connect.  \n4 1 S16 Source Terminal 16. This pin can be an input or an output.  \n5 2 S15 Source Terminal 15. This pin can be an input or an output.  \n6 3 S14 Source Terminal 14. This pin can be an input or an output.  \n7 4 S13 Source Terminal 13. This pin c an be an input or an output.  \n8 5 S12 Source Terminal 12. This pin can be an input or an output.  \n9 6 S11 Source Terminal 11. This pin can be an input or an output.  \n10 7 S10 Source Terminal 10. This pin can be an input or an output.  \n11 8 S9 Source Terminal 9. This pin can be an input or an output.  \n12 9 GND  Ground (0 V) Reference.  \n14 10 A3 Logic Control Input.  \n15 11 A2 Logic Control Input.  \n16 14 A1 Logic Control Input.  \n17 15 A0 Logic Control Input.  \n18 16 EN Active High Digital Input. When this pin is low, the device is disabled and all switches are \nturned off. When this pin is high, the Ax logic inputs determine which switch is turned on.  \n19 17 S1 Source Terminal 1. This pin can be an input or an output.  \n20 18 S2 Source Terminal 2. This pin can be an input or an output.  \n21 19 S3 Source Terminal 3. This pin can be an input or an output.  \n22 20 S4 Source Terminal 4. This pin can be an input or an output.  \n23 21 S5 Source Terminal 5. This pin can be an input or an output.  \n24 22 S6 Source Terminal 6. This pin can be an input or an output.  \n25 23 S7 Source Terminal 7. This pin can be an input or an output.  \n26 24 S8 Source Terminal 8. This pin can be an input or an output.  \n27 25 VSS Most Negative Power Supply Potential. In single -supply applications, this pin can be \nconnected to ground.  \n28 29 D Drain Terminal. This pin c an be an input or an output.  \n EPAD Exposed Pad  The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V\nSS. \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 10 of 22 Table 10. ADG1606  Truth Table  \nA3  A2  A1  A0  EN  On Switch   \nX1  X1 X1 X1 0  None  \n0  0  0  0  1  1  \n0  0  0  1  1  2  \n0  0  1  0  1  3  \n0  0  1  1  1  4  \n0  1  0  0  1  5  \n0  1  0  1  1  6  \n0  1  1  0  1  7  \n0  1  1  1  1  8  \n1  0  0  0  1  9 \n1  0  0  1  1  10 \n1  0  1  0  1  11  \n1  0  1  1  1  12 \n1  1  0  0  1  13  \n1  1  0  1  1  14  \n1  1  1  0  1  15 \n1  1  1  1  1  16 \n \n1 X = don’t care.   \n \n \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 11 of 22 08489-005 NC = NO CONNECT1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n1428\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15DB\nNC\nS8B\nS5BS6BS7BVDD\nVSS\nS8A\nS7A\nS4AS5AS6A\nS4B\nS3B\nS2B\nNCGNDS1BS3A\nS2A\nS1A\nA2NC A1A0ENDA\nADG1607\nTOP VIEW\n(Not to Scale)\n \nFigure 5. ADG1607  TSSOP Pin Configuration  NOTES\n1. NC = NO CONNEC T.\n2. EXPOSED PAD TIED TO SUBSTR ATE, V SS.S8A\nS7A\nS6A\nS5A\nS4A\nS3A\nS2A\nS1AS8B\nS7B\nS6B\nS5B\nS4B\nS3B\nS2B\nS1BGND\nA2NCNCNCA1A0EN\nNCDBNCVDDNCDANCVSS\n24\n23\n22\n21\n20\n19\n18\n171\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n1632\n31\n30\n29\n28\n27\n26\n25\nADG1607\nTOP VIEW\n(Not to Scale)\n08489-006 \nFigure 6. ADG1607  LFCSP Pin Configuration  \nTable 11. ADG1607  Pin Function Descriptions  \nPin N o.   \nTSSOP  LFCSP  Mnemonic  Description  \n1 29 VDD Most Positive Power Supply Potential.  \n2 31 DB Drain Terminal B. This pin c an be an input or an output.  \n3, 13, 14  11, 12, 13 , 26, \n28, 30, 32 NC No Connect.  \n4 1 S8B Source Terminal 8B. This pin can be an input or an output.  \n5 2 S7B Source Terminal 7B. This pin can be an input or an output.  \n6 3 S6B Source Terminal 6B. This pin can be an input or an output.  \n7 4 S5B Source Terminal 5B. This pin can be an input or an output.  \n8 5 S4B Source Terminal 4B. This pin can be an input or an output.  \n9 6 S3B Source Terminal 3B. This pin can  be an input or an output.  \n10 7 S2B Source Terminal 2B. This pin can be an input or an output.  \n11 8 S1B Source Terminal 1B. This pin can be an input or an output.  \n12 9 GND  Ground (0 V) Reference.  \n15 10 A2 Logic Control Input.  \n16 14 A1 Logic Control Input.  \n17 15 A0 Logic Control Input.  \n18 16 EN Active High Digital Input. When this pin is low, the device is disabled and all switches are \nturned off. When this pin is high, the Ax logic inputs determine which switch is turned on.  \n19 17 S1A  Source Terminal 1A. This pin c an be an input or an output.  \n20 18 S2A  Source Terminal 2A. This pin c an be an input or an output.  \n21 19 S3A  Source Terminal 3A. This pin c an be an input or an output.  \n22 20 S4A  Source Terminal 4A. This pin c an be an input or an output.  \n23 21 S5A  Source Terminal 5A. This pin c an be an input or an output.  \n24 22 S6A  Source Terminal 6A. This pin c an be an input or an output.  \n25 23 S7A  Source Terminal 7A. This pin c an be an input or an output.  \n26 24 S8A  Source Terminal 8A. This pin c an be an input or an output.  \n27 25 VSS Most Negative Power Supply Potential. In single -supply applications, this pin can be \nconnected to ground.  \n28 27 DA Drain Terminal A. This pin c an be an input or an output.  \n EPAD Exposed Pad  The exposed pad is connected internally. For increased reliability of the solder joints and max imum thermal capability, it is recommended that the pad be soldered to the substrate, V\nSS. \n \n \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 12 of 22 Table 12. ADG1607  Truth Table  \nA2  A1  A0  EN  On Switch Pair  \nX1 X1 X1 0  None  \n0  0  0  1  1  \n0  0  1  1  2  \n0  1  0  1  3  \n0  1  1  1  4  \n1  0  0  1  5  \n1  0  1  1  6  \n1  1  0  1  7  \n1  1  1  1  8  \n \n1 X = don’t care.   \n \n \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 13 of 22 TYPICAL PERFORMANCE CHARACTERISTICS \n01234567\n–8 –6 –4 –2 0 2 4 6 8ON RESIS TANCE ( Ω)\nSOURCE OR DRAIN VO LTAGE (V)TA = 25°C\nVDD = +8V\nVSS = –8VVDD = +5V\nVSS = –5VVDD = +3.3V\nVSS = –3.3V\n08489-007 \nFigure 7. On Resistance as a Function of V D (VS) for Dual Supply  \n0246810121416\n0 2 4 6 8 10 12 14 16ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)TA = 25°C\nVDD = 16V\nVSS = 0VVDD = 12V\nVSS = 0VVDD = 5V\nVSS = 0VVDD = 3.3V\nVSS = 0V\n08489-008 \nFigure 8. On Resistance as a Function of V D (VS) for Single Supply  \n01234567\n–5 –4 –3 –2 –1 0 1 2 3 4 5ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)VDD = +5V\nVSS = –5V\nTA = +12 5°C\nTA = +8 5°C\nTA = +2 5°C\nTA = –4 0°C\n08489-009 \nFigure 9. On Resistance as a Function of V D (VS) for Different Temperatures,  \n±5 V Dual Supply  01234567\n0 2 4 6 8 10 12ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)TA = +12 5°C\nTA = +8 5°C\nTA = +2 5°C\nTA = –4 0°CVDD = 12V\nVSS = 0V\n08489-010 \nFigure 10. On Resistance as a Function of V D (VS) for Different Temperatures,  \n12 V Single Supply  \n024681012\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0ON RESIS TANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)VDD = 5V\nVSS = 0VTA = +12 5°C\nTA = +8 5°C\nTA = +2 5°C\nTA = –4 0°C\n08489-011 \nFigure 11. On Resistance as a Function of V D (VS) for Different Temperatures,  \n5 V Single Supply  \n024681012141618\n0 0.5 1.0 1.5 2.0 2.5 3.0ON RESISTANCE (Ω)\nSOURCE OR DRAIN VO LTAGE (V)VDD = 3.3V\nVSS = 0V\nTA = +125°C\nTA = +85°C\nTA = +25°C\nTA = –40°C\n08489-012 \nFigure 12. On Resistance as a Function of V D (VS) for Different Temperatures,  \n3.3 V Single Supply  \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 14 of 22 25\n–20–15–10–505101520\n0 20 40 60 80 100 120 130LEAKAGE CURRENT (nA)\nTEMPERATURE (°C)VDD = +5V\nVSS = –5V\nVBIAS = +4.5V/–4.5VID (OFF) – +\nID (ON) + +\nIS (OFF) + –\nIS (OFF) – +\nID (ON) – –\nID (OFF) + –\n08489-013 \nFigure 13. Leakage Currents as a Function of Temperature, ±5 V Dual Supply  \n20\n–15–10–5051015\n0 20 40 60 80 100 120 130LEAKAGE CURRENT (nA)\nTEMPERATURE (°C)VDD = 12V\nVSS = 0V\nVBIAS = 1V/10VID (ON) + +\nID (OFF) – +\nIS (OFF) + –\nIS (OFF) – +\nID (ON) – –\nID (OFF) + –\n08489-014 \nFigure 14. Leakag e Currents as a Function of Temperature, 12 V Single Supply  \n30\n–50510152025\n0 20 40 60 80 100 120 130LEAKAGE CURRENT (nA)\nTEMPERATURE (°C)VDD = 5V\nVSS = 0V\nVBIAS = 1V/4.5VID, IS (ON) + +\nID (OFF) – +\nID, IS (ON) – –\nIS (OFF) + –\nIS (OFF) – +\nIS (OFF) + –\n08489-015 \nFigure 15. Leakage Currents as  a Function of Temperature, 5 V Single Supply  12\n0246810\n0 20 40 60 80 100 120 130LEAKAGE CURRENT (nA)\nTEMPERATURE (°C)VDD = 3.3V\nVSS = 0V\nVBIAS = 0.6V/3V\nID, IS (ON) + +\nID (OFF) – +\nID, IS (ON) – –\nIS (OFF) + –\nID (OFF) + –\nIS (OFF) – +\n08489-016 \nFigure 16. Leakage Currents as a Function of Temperature, 3.3 V Single Supply  \n1000\n0200400600800\n0 2 4 6 8 10 12 14IDD (µA)\nLOGIC LEVEL (V)IDD = ALL LOGIC HIGH\nTA = 25°C\nVDD = +12V\nVSS = 0V\nVDD = +5V\nVSS = –5V\nVDD = +5V\nVSS = 0V\nVDD = +3.3V\nVSS = 0V\n08489-017 \nFigure 17. IDD vs. Logic Level  \n45\n–50510152025303540\n–6 –4 –2 0 2 4 6 8 10 12CHARGE INJECTION (pC)\nVS (V)\n08489-018VDD = +5V\nVSS = –5V\nVDD = +5V\nVSS = 0V\nVDD = +3.3V\nVSS = 0VVDD = +12V\nVSS = 0VTA = 25°C\n \nFigure 18. Charge Injection vs. Source Voltage \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 15 of 22 450\n050100150200250300350400\n–40 –20 0 20 40 60 80 100 120TIME (ns)\nTEMPERATURE (°C)VDD = +3.3 V, VSS = 0V\nVDD = +5 V, VSS = 0V\nVDD = +12 V, VSS = 0VVDD = +5 V, VSS = –5VTA = 25°C\n08489-019 \nFigure 19. Transition Time vs. Temperature \n0\n–120–100–80–60–40–20\n30k 100k 1M 10M 100M 500MOFF ISOLATOIN (dB)\nFREQUENCY (Hz)TA = 25°C\nVDD = +5V\nVSS = –5V\n08489-020 \nFigure 20. Off Isolation vs. Frequency  \n 0\n–100–90–80–70–60–50–40–20–10\n–30\n30k 100k 1M 10M 100M 500MISOLATOIN (dB)\nFREQUENCY (Hz)\n08489-021TA = 25°C\nVDD = +5V\nVSS = –5V\n \nFigure 21. ADG1606  Crosstalk  vs. Frequency  \n0\n–120–100–80–60–20\n–40\n30k 100k 1M 10M 100M 500MCROSSTALK (dB)\nFREQUENCY (Hz)\n08489-022TA = 25°C\nVDD = +5V\nVSS = –5V\nADJACENT\nCHANNE L\nNONADJACENT\nCHANNE L\n \nFigure 22. ADG1607  Crosstalk vs. Frequency  \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 16 of 22 0\n–6–5–4–3–2–1\n30k 100k 1M 10M 40MINSERTION LOSS (dB)\nFREQUENCY (Hz)\n08489-023TA = 25°C\nVDD = +5V\nVSS = –5V\n \nFigure 23. ADG1606  On Response vs. Frequency  \n0.7\n00.10.20.30.40.50.6\n0 5k 10k 15k 20kTHD + N (%)\nFREQUENCY (Hz)\n08489-024VDD = 5V, VS = 3.5V p-pVDD = 3.3 V, VS = 2V p-p\nVDD = 12 V, VS = 5V p-p\nVDD = 5V, VSS = 5V, VS=5V p-pRL = 110Ω\nTA = 25°C\n \nFigure 24. THD + N vs. Frequency  0\n–100–90–80–70–60–50–40–30–20–10\n1k 10k 100k 1M 10M 100MACPSRR (dB)\nFREQUENCY (Hz)\n08489-025TA = 25°C\nVDD = +5V\nVSS = –5V\nNO DECOUPLING\nCAPACITORS\nDECOUPLING\nCAPACITORS ON\nSUPPLIES\n \nFigure 25. ACPSRR vs. Frequency  \n \n \n \n \n \nData Sheet ADG1606/ADG1607\n \nRev. A | Page 17 of 22 TEST CIRCUITS \nIDSSD\nVSV\n08489-026\nFigure 26. On Resistance \nSD\nVSA A\nVDIS (OFF) ID (OFF)\n08489-027 \nFigure 27. Off Leakage SDA\nVDID (ON)\nNC\nNC = NO CONNECT\n08489-028\nFigure 28. On Leakage \n \n3V\n0V\nOUTPUTtr < 20ns\ntf < 20ns\nADDRESS\nDRIVE (V IN)\ntTRANSITION tTRANSITION50% 50%\n90%\n90%OUTPUTADG1606150Ω\n300ΩGNDS1\nS2 TO S15\nS16\nD\n35pFVIN\n2.4V ENVDD VSS\nVDD VSS\nVS1\nVS16\n1SIMILAR CONNECTION FOR ADG1607.A0\nA2A1\nA3\n08489-029 \nFigure 29. Address to Ou tput Switching Times, t TRANSITION \n \n3V\n0V\nOUTPUT80% 80%ADDRESS\nDRIVE (V IN)\ntBBMOUTPUTADG1606150Ω\n300ΩGNDS1\nS2 TO S15\nS16\nD\n35pFVIN\n2.4V ENVDD VSS\nVDD VSS\nVS\n1SIMILAR CONNECTION FOR ADG1607.A0\nA2A1\nA3\n08489-030 \nFigure 30. Break-Before-Make Delay, t BBM \nADG1606/ADG1607 Data Sheet\n \nRev. A | Page 18 of 22 3V\n0V\nOUTPUT50% 50%\ntOFF (EN) tON (EN)\n0.9VOUT 0.9VOUTENABLE\nDRIVE (VIN)\nOUTPUTADG16061\n300ΩGNDS1\nS2 TO S16\nD\n35pF 50ΩVINENVDD VSS\nVDD VSS\nVS\n1SIMILAR CONNECTION FOR ADG1607.A0\nA2A1\nA3\n08489-031 \nFigure 31. Enable Delay, t ON (EN), t OFF (EN) \n \n3V\nVIN\nVOUT\nQINJ = CL ×∆VOUT∆VOUT\nVINADG16061\nGNDVDD VSS\nVDD VSS\n1SIMILAR CONNECTION FOR ADG1607.A0\nD\nCL\n1nFVOUTA2A1\nA3\nS\nENRS\nVS\n08489-032 \nFigure 32. Charge Injection \n \n  \n \n     \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 19 of 22 VOUT50ΩNETWORK\nANALYZER\nRL\n50ΩS\nD50Ω\nOFF ISOLATION = 20 logVOUT\nVSVSVDD VSS0.1µFVDD\n0.1µFVSS\nGND\n08489-033\n \nFigure 33. Off Isolation  \nVOUT50ΩNETWORK\nANALYZER\nRL\n50ΩS\nDVSVDD VSS0.1µFVDD\n0.1µFVSS\nGND\nINSERTION LOSS = 20 logVOUTWITH SWITCH\nVOUTWITHOUT SWITCH\n08489-034 \nFigure 34. Bandwidth  CHANNEL-TO-CHANNEL CROSSTALK = 20 logVOUTGNDS1\nD\nS2VOUTNETWORK\nANALYZER\nRL\n50Ω\nR\n50Ω\nVS\nVSVDD VSS0.1µFVDD\n0.1µFVSS\n08489-035\n \nFigure 35. Channel -to-Channel Crosstalk  \nVOUTRSAUDIO PRECISION\nRL\n10kΩIN\nVINS\nDVS\nV p-pVDD VSS0.1µFVDD\n0.1µFVSS\nGND\n08489-036 \nFigure 36. THD + N \n \n \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 20 of 22 TERMINOLOGY  \nRON \nOhmic resistance between the D and S terminals.  \n∆RON \nDifference between  the R ON of any two channels.  \nRFLAT(ON)   \nFlatness is defined as the difference between the maximum and \nminimum value of on resistance as measured.  \nIS (Off)  \nSource leakage current when the switch is off.  \nID (Off)  \nDrain leakage current when the switch is o ff.  \nID, IS (On)  \nChannel leakage current when the switch is on.  \nVD, V S \nAnalog voltage on Terminal D and Terminal S.  \nCS (Off)  \nChannel input capacitance for the off condition.  \nCD (Off)  \nChannel output capacitance for the off condition.  \nCD, C S (On) \nOn swit ch capacitance.  \nCIN \nDigital input capacitance.  \ntON (EN)  \nDelay time between the 50% and 90% points of the digital input  \nand the switch on condition.  \ntOFF (EN)  \nDelay time between the 50% and 90% points of the digital input \nand the switch off condition.  \ntTRANSITION  \nDelay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one \naddress state to another.  t\nBBM  \nOff time measured between the 80% points of the switches \nwhen switching from one address state to  another.  \nVINL  \nMaximum input voltage for Logic 0.  \nVINH \nMinimum input voltage for Logic 1.  \nIINL, IINH \nInput current of the digital input.  \nIDD \nPositive supply current.  \nISS \nNegative supply current.  \nOff Isolation  \nA measure of unwanted signal coupling th rough an off channel.  \nCharge Injection  \nA measure of the glitch impulse transferred from the digital \ninput to the analog output during switching.  \nBandwidth  \nThe frequency at which the output is attenuated by 3 dB.  \nOn Response  \nThe frequency response of the on switch.  \nTHD + N  \nThe ratio of the harmonic amplitude plus noise of the signal  \nto the fundamental . \nAC Power Supply Rejection Ratio (ACPSRR)  \nMeasures the ability of a part to avoid coupling noise and \nspurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modu - \nlated by a sine wave of 0.62 V p -p. The ratio of the amplitude  \nof signal on the output to the amplitude of the modulation is  \nthe ACPSRR.  \n \nData Sheet  ADG1606/ADG1607  \n \nRev. A | Page 21 of 22 OUTLINE DIMENSIONS \nCOMPLIANT TO JEDEC STANDARDS MO-153-AE28 15\n14 1\n8°\n0°SEATING\nPLANECOPLANARITY\n0.101.20 MAX6.40 BSC\n0.65\nBSCPIN 1\n0.30\n0.190.20\n0.094.50\n4.40\n4.30\n0.75\n0.60\n0.459.80\n9.70\n9.60\n0.15\n0.05\n \nFigure 37. 28 -Lead Thin Shrink Small Outline Package [TSSOP]  \n(RU -28) \nDimensions shown in millimeters  \n \nCOMPLIANT TO JEDEC STANDARDS MO-220-WHHD.\n112408-A1\n0.50\nBSC\nBOTTOM VIEW TOP VIEWPIN 1\nINDIC ATOR\n32\n9 16172425\n8EXPOSED\nPADPIN 1\nINDIC ATOR\n3.25\n3.10 SQ\n2.95\nSEATING\nPLANE0.05 MAX\n0.02 NOM\n0.20 REFCOPLANARITY\n0.080.30\n0.25\n0.185.10\n5.00 SQ\n4.90\n0.800.75\n0.70FOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.0.50\n0.400.300.25 MIN\n \nFigure 38. 32 -Lead Lead F rame Chip Scale Package [LFCSP ] \n5 mm × 5 mm Body  and 0.75 mm Pa ckage Height  \n(CP-32-7)  \nDimensions shown in millimeters  \n \nORDERING GUIDE  \nModel1 Temperature Range  Package Description  Package Option  \nADG1606B RUZ  −40° C to +125° C  28-Lead Thin Shrink Small Outline Package [TSSOP]  RU-28 \nADG1606B RUZ -REEL7  −40° C to +125°C  28-Lead Thin Shrink Small Outline Package [TSSOP]  RU-28 \nADG1606 BCPZ -REEL7  −40° C to +125 °C  32-Lead Lead Frame Chip Scale Package [LFCSP ] CP-32-7 \nADG1607B RUZ  −40° C to +125°C  28-Lead Thin Shrink Small Outline Package [TSSOP]  RU-28 \nADG1607B RUZ -REEL7  −40° C to +125°C  28-Lead Thin Shrink Small Outline Package [TSSOP]  RU-28 \nADG1607B CPZ -REEL7  −40° C to +125°C  32-Lead Lead Frame Chip Scale Package [LFCSP ] CP-32-7  \n \n1 Z = RoHS Compliant Part.  \nADG1606/ADG1607  Data Sheet  \n \nRev. A | Page 22 of 22 NOTES \n \n©2009 –2016  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D08489 -0-8/16(A)  \n \n'}]
!==============================================================================!
### Component Summary: ADG1607BRUZ-REEL7

**Key Specifications:**
- **Voltage Ratings:**
  - Dual Supply: ±3.3 V to ±8 V
  - Single Supply: 3.3 V to 16 V
- **Current Ratings:**
  - Up to 378 mA of continuous current per channel
- **Power Consumption:**
  - IDD: 0.001 µA (typical), 1.0 µA (maximum) at VDD = 5.5 V
- **Operating Temperature Range:**
  - Industrial: -40°C to +125°C
- **Package Type:**
  - 28-lead TSSOP (RU-28) or 32-lead LFCSP (5 mm × 5 mm)
- **Special Features:**
  - 4.5 Ω typical on-resistance
  - 1.1 Ω on-resistance flatness
  - 3 V logic-compatible inputs
  - Rail-to-rail operation
  - No VL supply required
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

**Description:**
The ADG1607 is a monolithic iCMOS® analog multiplexer that features eight differential channels. It is designed to switch one of eight differential inputs to a common differential output, controlled by three binary address lines (A0, A1, A2). The device includes an enable (EN) input that allows for the activation or deactivation of all channels. When enabled, the channels conduct equally well in both directions and can handle input signals that extend to the supply voltages.

**Typical Applications:**
The ADG1607 is suitable for a variety of applications, including:
- **Communication Systems:** For routing audio and video signals.
- **Medical Systems:** Used in devices requiring precise signal switching.
- **Audio Signal Routing:** Ideal for audio mixing and processing applications.
- **Video Signal Routing:** Suitable for video signal switching in various devices.
- **Automatic Test Equipment:** Used in testing setups where multiple signal paths are required.
- **Data Acquisition Systems:** For switching between different data sources.
- **Battery-Powered Systems:** Its low power consumption makes it ideal for portable applications.
- **Sample-and-Hold Systems:** Used in applications where signal integrity is critical.

This component is particularly valued for its low distortion characteristics, making it an excellent choice for applications where signal fidelity is paramount.