{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581454338421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581454338429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 15:52:18 2020 " "Processing started: Tue Feb 11 15:52:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581454338429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454338429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454338429 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454366577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581454366801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581454366801 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_system.qsys " "Elaborating Platform Designer system entity \"nios_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581454383680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:08 Progress: Loading Lab4/nios_system.qsys " "2020.02.11.15:53:08 Progress: Loading Lab4/nios_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454389002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:09 Progress: Reading input file " "2020.02.11.15:53:09 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454389388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:09 Progress: Adding LEDs \[altera_avalon_pio 18.0\] " "2020.02.11.15:53:09 Progress: Adding LEDs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454389502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:09 Progress: Parameterizing module LEDs " "2020.02.11.15:53:09 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454389572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:09 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.02.11.15:53:09 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454389574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:10 Progress: Parameterizing module clk_0 " "2020.02.11.15:53:10 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454390630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:10 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2020.02.11.15:53:10 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454390631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:10 Progress: Parameterizing module jtag_uart " "2020.02.11.15:53:10 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454390661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:10 Progress: Adding lda_peripheral_0 \[lda_peripheral 1.0\] " "2020.02.11.15:53:10 Progress: Adding lda_peripheral_0 \[lda_peripheral 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454390661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Parameterizing module lda_peripheral_0 " "2020.02.11.15:53:11 Progress: Parameterizing module lda_peripheral_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Adding nios2_processor \[altera_nios2_qsys 16.1\] " "2020.02.11.15:53:11 Progress: Adding nios2_processor \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Parameterizing module nios2_processor " "2020.02.11.15:53:11 Progress: Parameterizing module nios2_processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2020.02.11.15:53:11 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Parameterizing module onchip_memory " "2020.02.11.15:53:11 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Adding switches \[altera_avalon_pio 18.0\] " "2020.02.11.15:53:11 Progress: Adding switches \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Parameterizing module switches " "2020.02.11.15:53:11 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Building connections " "2020.02.11.15:53:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Parameterizing connections " "2020.02.11.15:53:11 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Validating " "2020.02.11.15:53:11 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.11.15:53:11 Progress: Done reading input file " "2020.02.11.15:53:11 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454391901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454392250 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects " "Nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454392250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454392251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH " "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454393403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'nios_system_LEDs' " "LEDs: Starting RTL generation for module 'nios_system_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454396416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0002_LEDs_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0002_LEDs_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454396416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'nios_system_LEDs' " "LEDs: Done RTL generation for module 'nios_system_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454396689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"nios_system\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"nios_system\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454396701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454396797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0003_jtag_uart_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0003_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0003_jtag_uart_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0003_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454396798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454397157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454397169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lda_peripheral_0: \"nios_system\" instantiated lda_peripheral \"lda_peripheral_0\" " "Lda_peripheral_0: \"nios_system\" instantiated lda_peripheral \"lda_peripheral_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454397376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor' " "Nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454397729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/eperlcmd.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0005_nios2_processor_gen/ --quartus_bindir=C:/desl/quartus18/quartus/bin64 --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0005_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_processor:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/eperlcmd.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/desl/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0005_nios2_processor_gen/ --quartus_bindir=C:/desl/quartus18/quartus/bin64 --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0005_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454397729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:18 (*) Starting Nios II generation " "Nios2_processor: # 2020.02.11 15:53:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:18 (*)   Checking for plaintext license. " "Nios2_processor: # 2020.02.11 15:53:18 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Couldn't query license setup in Quartus directory C:/desl/quartus18/quartus/bin64 " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Couldn't query license setup in Quartus directory C:/desl/quartus18/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Plaintext license not found. " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Checking for encrypted license (non-evaluation). " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Couldn't query license setup in Quartus directory C:/desl/quartus18/quartus/bin64 " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Couldn't query license setup in Quartus directory C:/desl/quartus18/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Elaborating CPU configuration settings " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:19 (*)   Creating all objects for CPU " "Nios2_processor: # 2020.02.11 15:53:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:20 (*)     Pipeline frontend " "Nios2_processor: # 2020.02.11 15:53:20 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:21 (*)   Generating RTL from CPU objects " "Nios2_processor: # 2020.02.11 15:53:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454403947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:23 (*)   Creating encrypted RTL " "Nios2_processor: # 2020.02.11 15:53:23 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2020.02.11 15:53:23 (*) Done Nios II generation " "Nios2_processor: # 2020.02.11 15:53:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Done RTL generation for module 'nios_system_nios2_processor' " "Nios2_processor: Done RTL generation for module 'nios_system_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: \"nios_system\" instantiated altera_nios2_qsys \"nios2_processor\" " "Nios2_processor: \"nios_system\" instantiated altera_nios2_qsys \"nios2_processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0006_onchip_memory_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0006_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0006_onchip_memory_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0006_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454404997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios_system_switches' " "Switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454405143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0007_switches_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0007_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/desl/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/desl/quartus18/quartus/bin64/perl/lib -I C:/desl/quartus18/quartus/sopc_builder/bin/europa -I C:/desl/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/desl/quartus18/quartus/sopc_builder/bin -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/desl/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0007_switches_gen/ --quartus_dir=C:/desl/quartus18/quartus --verilog --config=C:/Users/libingra/AppData/Local/Temp/alt8303_6697755441450828378.dir/0007_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454405156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios_system_switches' " "Switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454405429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454405433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454406925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_data_master_translator\" " "Nios2_processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_data_master_agent\" " "Nios2_processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_processor_instruction_master_limiter\" " "Nios2_processor_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_processor_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v " "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file W:/ECE342/Lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Done \"nios_system\" with 30 modules, 62 files " "Nios_system: Done \"nios_system\" with 30 modules, 62 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454407923 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_system.qsys " "Finished elaborating Platform Designer system entity \"nios_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581454409510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda_peripheral.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda_peripheral.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_peripheral " "Found entity 1: LDA_peripheral" {  } { { "lda/LDA_peripheral.sv" "" { Text "W:/ECE342/Lab4/lda/LDA_peripheral.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454441832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454441832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "lda/vga_adapter.sv" "" { Text "W:/ECE342/Lab4/lda/vga_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454442149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454442149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/asc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/asc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Found entity 1: ASC" {  } { { "lda/ASC.sv" "" { Text "W:/ECE342/Lab4/lda/ASC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454442478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454442478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_datapath " "Found entity 1: LDA_datapath" {  } { { "lda/LDA_datapath.sv" "" { Text "W:/ECE342/Lab4/lda/LDA_datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454442792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454442792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_control " "Found entity 1: LDA_control" {  } { { "lda/LDA_control.sv" "" { Text "W:/ECE342/Lab4/lda/LDA_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454443111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454443111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Found entity 1: LDA" {  } { { "lda/LDA.sv" "" { Text "W:/ECE342/Lab4/lda/LDA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454443430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454443430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454443608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454443608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454443796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454443796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454443946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454443946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454444086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454444318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454444475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454444640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454444793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444972 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454444972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454444972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454445125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454445125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454445275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454445275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454445426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454445426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454445582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454445582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454445732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454445732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454445886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454445886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454446043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454446220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446409 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454446409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454446584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454446741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454446866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454446879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446953 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454446953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454446953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454447056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454447067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447143 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454447143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454447243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454447256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447332 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454447332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454447439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581454447452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447531 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454447531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454447688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454447857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454447857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454448026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454448026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454448196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454448196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454448370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454448370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454448579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454448579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory " "Found entity 1: nios_system_onchip_memory" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454448765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454448765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor.v 23 23 " "Found 23 design units, including 23 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_ic_data_module " "Found entity 1: nios_system_nios2_processor_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_processor_ic_tag_module " "Found entity 2: nios_system_nios2_processor_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_processor_register_bank_a_module " "Found entity 3: nios_system_nios2_processor_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_processor_register_bank_b_module " "Found entity 4: nios_system_nios2_processor_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_processor_nios2_oci_debug " "Found entity 5: nios_system_nios2_processor_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_processor_ociram_sp_ram_module " "Found entity 6: nios_system_nios2_processor_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_processor_nios2_ocimem " "Found entity 7: nios_system_nios2_processor_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_processor_nios2_avalon_reg " "Found entity 8: nios_system_nios2_processor_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_processor_nios2_oci_break " "Found entity 9: nios_system_nios2_processor_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_processor_nios2_oci_xbrk " "Found entity 10: nios_system_nios2_processor_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_processor_nios2_oci_dbrk " "Found entity 11: nios_system_nios2_processor_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_processor_nios2_oci_itrace " "Found entity 12: nios_system_nios2_processor_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_processor_nios2_oci_td_mode " "Found entity 13: nios_system_nios2_processor_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_processor_nios2_oci_dtrace " "Found entity 14: nios_system_nios2_processor_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_system_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_system_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_system_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_processor_nios2_oci_fifo " "Found entity 18: nios_system_nios2_processor_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_processor_nios2_oci_pib " "Found entity 19: nios_system_nios2_processor_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_processor_nios2_oci_im " "Found entity 20: nios_system_nios2_processor_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_processor_nios2_performance_monitors " "Found entity 21: nios_system_nios2_processor_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_nios2_processor_nios2_oci " "Found entity 22: nios_system_nios2_processor_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_nios2_processor " "Found entity 23: nios_system_nios2_processor" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454450463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_processor_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454450672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_processor_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454450871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454450871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_processor_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_mult_cell " "Found entity 1: nios_system_nios2_processor_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_mult_cell.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_oci_test_bench " "Found entity 1: nios_system_nios2_processor_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_test_bench " "Found entity 1: nios_system_nios2_processor_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA " "Found entity 1: LDA" {  } { { "nios_system/synthesis/submodules/LDA.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454451891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454451891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_control " "Found entity 1: LDA_control" {  } { { "nios_system/synthesis/submodules/LDA_control.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454452094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454452094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_datapath " "Found entity 1: LDA_datapath" {  } { { "nios_system/synthesis/submodules/LDA_datapath.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454452306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454452306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda_peripheral.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda_peripheral.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_peripheral " "Found entity 1: LDA_peripheral" {  } { { "nios_system/synthesis/submodules/LDA_peripheral.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_peripheral.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454452520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454452520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "nios_system/synthesis/submodules/vga_adapter.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454452737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454452737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input " "Found entity 1: vga_input" {  } { { "nios_system/synthesis/submodules/vga_input.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454452931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454452931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_memory " "Found entity 1: vga_memory" {  } { { "nios_system/synthesis/submodules/vga_memory.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454453125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454453125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "nios_system/synthesis/submodules/vga_output.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454453323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454453323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "nios_system/synthesis/submodules/vgapll.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/vgapll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454453535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454453535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/asc.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/asc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASC " "Found entity 1: ASC" {  } { { "nios_system/synthesis/submodules/ASC.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454453754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454453754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/asc_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/asc_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASC_control " "Found entity 1: ASC_control" {  } { { "nios_system/synthesis/submodules/ASC_control.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454453948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454453948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/asc_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/asc_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASC_datapath " "Found entity 1: ASC_datapath" {  } { { "nios_system/synthesis/submodules/ASC_datapath.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC_datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454454146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454648 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454648 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454648 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454648 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454454648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_LEDs " "Found entity 1: nios_system_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_LEDs.v" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454454874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454454874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "W:/ECE342/Lab4/de1soc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454455374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454455374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/tb_lda_peripheral.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/tb_lda_peripheral.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_LDA_peripheral " "Found entity 1: tb_LDA_peripheral" {  } { { "lda/tb_LDA_peripheral.sv" "" { Text "W:/ECE342/Lab4/lda/tb_LDA_peripheral.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454455753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454455753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/asc_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/asc_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASC_control " "Found entity 1: ASC_control" {  } { { "lda/ASC_control.sv" "" { Text "W:/ECE342/Lab4/lda/ASC_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454456172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454456172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/asc_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/asc_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASC_datapath " "Found entity 1: ASC_datapath" {  } { { "lda/ASC_datapath.sv" "" { Text "W:/ECE342/Lab4/lda/ASC_datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581454456579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454456579 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/nios_system.v W:/ECE342/Lab4/nios_system/synthesis/nios_system.v " "File \"w:/ece342/lab4/db/ip/nios_system/nios_system.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/nios_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454456696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/nios_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/nios_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454456708 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/asc.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/asc.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454456785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/asc.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/asc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454456808 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ASC_control asc_control.sv(2) " "Verilog HDL error at asc_control.sv(2): module \"ASC_control\" cannot be declared more than once" {  } { { "db/ip/nios_system/submodules/asc_control.sv" "" { Text "W:/ECE342/Lab4/db/ip/nios_system/submodules/asc_control.sv" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1581454456924 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ASC_control ASC_control.sv(2) " "HDL info at ASC_control.sv(2): see declaration for object \"ASC_control\"" {  } { { "nios_system/synthesis/submodules/ASC_control.sv" "" { Text "W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC_control.sv" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581454456937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/asc_control.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/asc_control.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454456951 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/asc_datapath.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC_datapath.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/asc_datapath.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/ASC_datapath.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/asc_datapath.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/asc_datapath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457038 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/lda.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/lda.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/lda.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/lda.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/lda_control.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_control.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/lda_control.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_control.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/lda_control.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/lda_control.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457218 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/lda_datapath.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_datapath.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/lda_datapath.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_datapath.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/lda_datapath.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/lda_datapath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457317 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/lda_peripheral.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_peripheral.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/lda_peripheral.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/LDA_peripheral.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/lda_peripheral.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/lda_peripheral.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457395 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457493 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457586 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457770 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_master_agent.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457863 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_master_translator.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454457964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454457977 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_reorder_memory.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458069 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458160 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458362 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_reset_controller.v W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_controller.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458469 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/altera_reset_synchronizer.v W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458573 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_leds.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_LEDs.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_leds.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_LEDs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458675 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_irq_mapper.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_irq_mapper.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_irq_mapper.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458781 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_jtag_uart.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_jtag_uart.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454458884 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454458993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459007 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459121 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459220 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459326 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459433 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459520 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459613 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459697 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459804 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459892 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454459983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454459996 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460214 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460322 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460422 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460622 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460719 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460811 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454460914 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_mult_cell.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_mult_cell.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_mult_cell.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454460999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461092 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_processor_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_onchip_memory.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_onchip_memory.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_onchip_memory.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461290 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_switches.v W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_switches.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/nios_system_switches.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461383 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/vga_adapter.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_adapter.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/vga_adapter.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/vga_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/vga_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461473 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/vga_input.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_input.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/vga_input.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_input.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/vga_input.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/vga_input.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/vga_memory.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_memory.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/vga_memory.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/vga_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/vga_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461677 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/vga_output.sv W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_output.sv " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/vga_output.sv\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/vga_output.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/vga_output.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/vga_output.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "w:/ece342/lab4/db/ip/nios_system/submodules/vgapll.v W:/ECE342/Lab4/nios_system/synthesis/submodules/vgapll.v " "File \"w:/ece342/lab4/db/ip/nios_system/submodules/vgapll.v\" is a duplicate of already analyzed file \"W:/ECE342/Lab4/nios_system/synthesis/submodules/vgapll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581454461847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/vgapll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/vgapll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454461859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE342/Lab4/out/de1soc.map.smsg " "Generated suppressed messages file W:/ECE342/Lab4/out/de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454464304 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581454471272 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 11 15:54:31 2020 " "Processing ended: Tue Feb 11 15:54:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581454471272 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581454471272 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581454471272 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454471272 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581454473331 ""}
