# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../../media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/fpupack.vhd" \
"../../../../../../../../../media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/entities.vhd" \
"../../../../Neoronio_2.srcs/sources_1/new/addra.vhd" \
"../../../../../../../../../media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd" \
"../../../../Neoronio_2.srcs/sources_1/new/divNR.vhd" \
"../../../../Neoronio_2.srcs/sources_1/new/fixMul.vhd" \
"../../../../../../../../../media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd" \
"../../../../../../../../../media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd" \
"../../../../Neoronio_2.srcs/sources_1/new/Top.vhd" \

# Do not sort compile order
nosort
