//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Netlist Summary
//	Author: Xifan TANG
//	Organization: University of Utah
//	Date: Tue Feb 25 16:44:02 2020
//-------------------------------------------
//----- Time scale -----
`timescale 1ns / 1ps

`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__inv_1.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__buf_4.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__inv_4.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__inv_2.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__buf_2.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__buf_1.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__mux2_1.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__or2_1.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__dfrtp_1.v"
`include "/openLANE_flow/pdks/ef-skywater-s8/EFS8A/libs.ref/verilog/sky130_fd_sc_hd_/sky130_fd_sc_hd__dfrbp_1.v"

