// Seed: 639511820
module module_0 (
    id_1
);
  output uwire id_1;
  supply0 id_2, id_3;
  assign id_3 = -1;
  assign id_1 = (-1);
endmodule
module module_1 #(
    parameter id_4 = 32'd27
) (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2[id_4  &  1 'b0 : id_4],
    output tri0 id_3,
    input wand _id_4
);
  logic id_6;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_1 = 0;
  logic id_7 = id_6;
endmodule
module module_2 #(
    parameter id_16 = 32'd76,
    parameter id_18 = 32'd9,
    parameter id_26 = 32'd73,
    parameter id_5  = 32'd3
) (
    input tri1 id_0,
    input supply1 id_1[-1 : id_16],
    input tri1 id_2[-1 : id_18],
    input wand id_3,
    output wand id_4,
    input tri _id_5,
    input wand id_6,
    input supply0 id_7,
    id_20 id_21,
    input uwire id_8,
    input supply0 id_9,
    output uwire id_10,
    output wor id_11
    , id_22,
    output uwire id_12,
    input tri1 id_13,
    input wire id_14[1 : id_5],
    output wire id_15,
    input tri0 _id_16,
    output tri id_17,
    input tri _id_18
);
  wire id_23;
  wire id_24;
  module_0 modCall_1 (id_23);
  assign modCall_1.id_3 = 0;
  logic id_25 = id_22;
  wire  _id_26 = id_26;
  parameter id_27 = 1'b0;
  logic id_28;
  ;
  wire [id_26 : 1 'd0] id_29;
endmodule
