static int\r\nF_1 ( struct V_1 * V_2 , unsigned int V_3 , int V_4 ,\r\nunsigned long * V_5 , unsigned char * V_6 )\r\n{\r\nstruct V_7 * V_8 = V_2 -> V_9 ;\r\nunsigned long V_10 ;\r\nT_1 V_11 = V_2 -> V_12 ;\r\nF_2 ( ( L_1\r\nL_2 ,\r\nV_11 , V_3 , V_4 , V_5 , V_6 ) ) ;\r\nif ( ! V_2 -> V_13 )\r\nV_11 = 0 ;\r\n* V_6 = ( V_11 != 0 ) ;\r\nV_10 = ( V_11 << 16 ) | ( V_3 << 8 ) | V_4 ;\r\nV_10 |= V_8 -> V_14 ;\r\n* V_5 = V_10 ;\r\nF_2 ( ( L_3 , V_10 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_3 ( struct V_1 * V_11 , unsigned int V_15 , int V_4 ,\r\nint V_16 , T_2 * V_17 )\r\n{\r\nunsigned long V_10 ;\r\nunsigned char V_6 ;\r\nif ( F_1 ( V_11 , V_15 , V_4 , & V_10 , & V_6 ) )\r\nreturn V_18 ;\r\nswitch ( V_16 ) {\r\ncase 1 :\r\n* V_17 = F_4 ( * ( V_19 ) V_10 ) ;\r\nbreak;\r\ncase 2 :\r\n* V_17 = F_5 ( * ( V_20 ) V_10 ) ;\r\nbreak;\r\ncase 4 :\r\n* V_17 = * ( V_21 ) V_10 ;\r\nbreak;\r\n}\r\nreturn V_22 ;\r\n}\r\nstatic int\r\nF_6 ( struct V_1 * V_11 , unsigned int V_15 , int V_4 ,\r\nint V_16 , T_2 V_17 )\r\n{\r\nunsigned long V_10 ;\r\nunsigned char V_6 ;\r\nif ( F_1 ( V_11 , V_15 , V_4 , & V_10 , & V_6 ) )\r\nreturn V_18 ;\r\nswitch ( V_16 ) {\r\ncase 1 :\r\nF_7 ( V_17 , * ( V_19 ) V_10 ) ;\r\nF_8 () ;\r\nF_4 ( * ( V_19 ) V_10 ) ;\r\nbreak;\r\ncase 2 :\r\nF_9 ( V_17 , * ( V_20 ) V_10 ) ;\r\nF_8 () ;\r\nF_5 ( * ( V_20 ) V_10 ) ;\r\nbreak;\r\ncase 4 :\r\n* ( V_21 ) V_10 = V_17 ;\r\nF_8 () ;\r\n* ( V_21 ) V_10 ;\r\nbreak;\r\n}\r\nreturn V_22 ;\r\n}\r\nvoid\r\nF_10 ( struct V_7 * V_8 , T_3 V_23 , T_3 V_24 )\r\n{\r\nT_4 * V_25 = V_8 -> V_26 ? V_27 : V_28 ;\r\nvolatile unsigned long * V_29 ;\r\nunsigned long V_17 ;\r\nV_29 = & V_25 -> V_30 . V_29 ;\r\nif ( ( ( V_23 ^ V_24 ) & 0xffff0000 ) == 0 )\r\nV_29 = & V_25 -> V_31 . V_29 ;\r\nV_17 = ( V_23 & 0xffff0000 ) >> 12 ;\r\n* V_29 = V_17 ;\r\nF_8 () ;\r\n* V_29 ;\r\n}\r\nstatic long T_5\r\nF_11 ( volatile unsigned long * V_32 )\r\n{\r\nlong V_33 , V_34 ;\r\nint V_35 = F_12 () ;\r\nint V_36 = F_13 ( V_37 - 1 ) ;\r\nF_14 ( V_35 ) = 0 ;\r\nF_15 ( V_35 ) = 1 ;\r\nF_8 () ;\r\nV_33 = * V_32 ;\r\nF_16 () ;\r\nF_15 ( V_35 ) = 0 ;\r\nV_34 = ! F_14 ( V_35 ) ;\r\nF_14 ( V_35 ) = 0 ;\r\nF_17 ( V_36 ) ;\r\nF_18 ( L_4 , V_33 ) ;\r\nreturn V_34 ;\r\n}\r\nstatic long T_5\r\nF_19 ( volatile unsigned long * V_32 )\r\n{\r\nlong V_38 , V_34 = 1 ;\r\nV_39 -> V_40 . V_29 |= ( 1L << 28 ) ;\r\nV_38 = * V_32 ;\r\n* V_32 = 0 ;\r\nF_16 () ;\r\nif ( V_39 -> V_40 . V_29 & ( 1L << 28 ) ) {\r\nint V_41 = ( V_39 -> V_40 . V_29 >> 29 ) & 7 ;\r\nV_39 -> V_40 . V_29 |= ( 1L << 28 ) ;\r\nV_34 = 0 ;\r\nF_18 ( L_5 , V_41 ,\r\n( unsigned long ) V_32 ) ;\r\n}\r\nif ( V_34 )\r\n* V_32 = V_38 ;\r\nreturn V_34 ;\r\n}\r\nstatic void T_5\r\nF_20 ( T_4 * V_25 , int V_26 )\r\n{\r\nstruct V_7 * V_8 ;\r\nif ( F_11 ( & V_25 -> V_42 . V_29 ) == 0 )\r\nreturn;\r\nV_8 = F_21 () ;\r\nif ( V_26 == 0 )\r\nV_43 = V_8 ;\r\nV_8 -> V_44 = F_22 () ;\r\nV_8 -> V_45 = F_22 () ;\r\nV_8 -> V_46 = 0 ;\r\nV_8 -> V_47 = 0 ;\r\nV_8 -> V_48\r\n= ( F_23 ( V_26 ) & 0xffffffffffL ) | 0x80000000000L ;\r\nV_8 -> V_49\r\n= ( F_24 ( V_26 ) & 0xffffffffffL ) | 0x80000000000L ;\r\nV_8 -> V_14 = F_25 ( V_26 ) ;\r\nV_8 -> V_26 = V_26 ;\r\nV_8 -> V_44 -> V_23 = F_24 ( V_26 ) - V_50 ;\r\nV_8 -> V_44 -> V_24 = V_8 -> V_44 -> V_23 + V_51 - 1 ;\r\nV_8 -> V_44 -> V_52 = V_53 [ V_26 ] ;\r\nV_8 -> V_44 -> V_54 = V_55 ;\r\nV_8 -> V_45 -> V_23 = F_23 ( V_26 ) - V_56 ;\r\nV_8 -> V_45 -> V_24 = V_8 -> V_45 -> V_23 + 0xffffffff ;\r\nV_8 -> V_45 -> V_52 = V_57 [ V_26 ] ;\r\nV_8 -> V_45 -> V_54 = V_58 ;\r\nif ( F_26 ( & V_59 , V_8 -> V_44 ) < 0 )\r\nF_18 ( V_60 L_6 , V_26 ) ;\r\nif ( F_26 ( & V_61 , V_8 -> V_45 ) < 0 )\r\nF_18 ( V_60 L_7 , V_26 ) ;\r\nV_62 [ V_26 ] . V_63 [ 0 ] = V_25 -> V_63 [ 0 ] . V_29 ;\r\nV_62 [ V_26 ] . V_64 [ 0 ] = V_25 -> V_64 [ 0 ] . V_29 ;\r\nV_62 [ V_26 ] . V_65 [ 0 ] = V_25 -> V_65 [ 0 ] . V_29 ;\r\nV_62 [ V_26 ] . V_63 [ 1 ] = V_25 -> V_63 [ 1 ] . V_29 ;\r\nV_62 [ V_26 ] . V_64 [ 1 ] = V_25 -> V_64 [ 1 ] . V_29 ;\r\nV_62 [ V_26 ] . V_65 [ 1 ] = V_25 -> V_65 [ 1 ] . V_29 ;\r\nV_62 [ V_26 ] . V_63 [ 2 ] = V_25 -> V_63 [ 2 ] . V_29 ;\r\nV_62 [ V_26 ] . V_64 [ 2 ] = V_25 -> V_64 [ 2 ] . V_29 ;\r\nV_62 [ V_26 ] . V_65 [ 2 ] = V_25 -> V_65 [ 2 ] . V_29 ;\r\nV_62 [ V_26 ] . V_63 [ 3 ] = V_25 -> V_63 [ 3 ] . V_29 ;\r\nV_62 [ V_26 ] . V_64 [ 3 ] = V_25 -> V_64 [ 3 ] . V_29 ;\r\nV_62 [ V_26 ] . V_65 [ 3 ] = V_25 -> V_65 [ 3 ] . V_29 ;\r\nV_8 -> V_66 = F_27 ( V_8 , 0x00800000 , 0x00800000 , 0 ) ;\r\nV_8 -> V_66 -> V_67 = 4 ;\r\nV_8 -> V_68 = F_27 ( V_8 , 0x40000000 ,\r\nF_28 ( 0x40000000 ) , 0 ) ;\r\nV_8 -> V_68 -> V_67 = 4 ;\r\nV_69 = 0x80000000 ;\r\nV_70 = 0x80000000 ;\r\nV_25 -> V_63 [ 0 ] . V_29 = V_8 -> V_66 -> V_71 | 3 ;\r\nV_25 -> V_64 [ 0 ] . V_29 = ( V_8 -> V_66 -> V_16 - 1 ) & 0xfff00000 ;\r\nV_25 -> V_65 [ 0 ] . V_29 = F_29 ( V_8 -> V_66 -> V_72 ) ;\r\nV_25 -> V_63 [ 1 ] . V_29 = V_8 -> V_68 -> V_71 | 3 ;\r\nV_25 -> V_64 [ 1 ] . V_29 = ( V_8 -> V_68 -> V_16 - 1 ) & 0xfff00000 ;\r\nV_25 -> V_65 [ 1 ] . V_29 = F_29 ( V_8 -> V_68 -> V_72 ) ;\r\nV_25 -> V_63 [ 2 ] . V_29 = 0x80000000 | 1 ;\r\nV_25 -> V_64 [ 2 ] . V_29 = ( 0x80000000 - 1 ) & 0xfff00000 ;\r\nV_25 -> V_65 [ 2 ] . V_29 = 0 ;\r\nV_25 -> V_63 [ 3 ] . V_29 = 0 ;\r\nV_25 -> V_42 . V_29 |= V_73 ;\r\nF_10 ( V_8 , 0 , - 1 ) ;\r\n}\r\nvoid T_6 *\r\nF_30 ( unsigned long V_10 )\r\n{\r\nF_31 ( V_10 ) ;\r\nreturn ( void T_6 * ) ( V_10 + V_50 ) ;\r\n}\r\nvoid T_6 *\r\nF_32 ( unsigned long V_10 , unsigned long V_16 )\r\n{\r\nF_33 ( V_10 ) ;\r\nreturn ( void T_6 * ) ( V_10 + V_56 ) ;\r\n}\r\nvoid T_5\r\nF_34 ( void )\r\n{\r\n#ifdef F_35\r\nunsigned long V_74 ;\r\nF_36 ( V_75 , 0 ) ;\r\nV_74 = ( unsigned long ) ( V_39 - 1 ) ;\r\nF_18 ( L_8 , V_76 , V_77 ) ;\r\nF_18 ( L_9 ,\r\nF_19 ( ( unsigned long * ) V_77 )\r\n? L_10 : L_11 ) ;\r\n#endif\r\n#if 0\r\nprintk("%s: CChip registers:\n", __func__);\r\nprintk("%s: CSR_CSC 0x%lx\n", __func__, TSUNAMI_cchip->csc.csr);\r\nprintk("%s: CSR_MTR 0x%lx\n", __func__, TSUNAMI_cchip.mtr.csr);\r\nprintk("%s: CSR_MISC 0x%lx\n", __func__, TSUNAMI_cchip->misc.csr);\r\nprintk("%s: CSR_DIM0 0x%lx\n", __func__, TSUNAMI_cchip->dim0.csr);\r\nprintk("%s: CSR_DIM1 0x%lx\n", __func__, TSUNAMI_cchip->dim1.csr);\r\nprintk("%s: CSR_DIR0 0x%lx\n", __func__, TSUNAMI_cchip->dir0.csr);\r\nprintk("%s: CSR_DIR1 0x%lx\n", __func__, TSUNAMI_cchip->dir1.csr);\r\nprintk("%s: CSR_DRIR 0x%lx\n", __func__, TSUNAMI_cchip->drir.csr);\r\nprintk("%s: DChip registers:\n");\r\nprintk("%s: CSR_DSC 0x%lx\n", __func__, TSUNAMI_dchip->dsc.csr);\r\nprintk("%s: CSR_STR 0x%lx\n", __func__, TSUNAMI_dchip->str.csr);\r\nprintk("%s: CSR_DREV 0x%lx\n", __func__, TSUNAMI_dchip->drev.csr);\r\n#endif\r\nV_59 . V_24 = ~ 0UL ;\r\nF_20 ( V_28 , 0 ) ;\r\nif ( V_39 -> V_78 . V_29 & 1L << 14 )\r\nF_20 ( V_27 , 1 ) ;\r\nF_37 () ;\r\n}\r\nstatic void\r\nF_38 ( T_4 * V_25 , int V_26 )\r\n{\r\nV_25 -> V_63 [ 0 ] . V_29 = V_62 [ V_26 ] . V_63 [ 0 ] ;\r\nV_25 -> V_64 [ 0 ] . V_29 = V_62 [ V_26 ] . V_64 [ 0 ] ;\r\nV_25 -> V_65 [ 0 ] . V_29 = V_62 [ V_26 ] . V_65 [ 0 ] ;\r\nV_25 -> V_63 [ 1 ] . V_29 = V_62 [ V_26 ] . V_63 [ 1 ] ;\r\nV_25 -> V_64 [ 1 ] . V_29 = V_62 [ V_26 ] . V_64 [ 1 ] ;\r\nV_25 -> V_65 [ 1 ] . V_29 = V_62 [ V_26 ] . V_65 [ 1 ] ;\r\nV_25 -> V_63 [ 2 ] . V_29 = V_62 [ V_26 ] . V_63 [ 2 ] ;\r\nV_25 -> V_64 [ 2 ] . V_29 = V_62 [ V_26 ] . V_64 [ 2 ] ;\r\nV_25 -> V_65 [ 2 ] . V_29 = V_62 [ V_26 ] . V_65 [ 2 ] ;\r\nV_25 -> V_63 [ 3 ] . V_29 = V_62 [ V_26 ] . V_63 [ 3 ] ;\r\nV_25 -> V_64 [ 3 ] . V_29 = V_62 [ V_26 ] . V_64 [ 3 ] ;\r\nV_25 -> V_65 [ 3 ] . V_29 = V_62 [ V_26 ] . V_65 [ 3 ] ;\r\n}\r\nvoid\r\nF_39 ( int V_79 )\r\n{\r\nF_38 ( V_28 , 0 ) ;\r\nif ( V_39 -> V_78 . V_29 & 1L << 14 )\r\nF_38 ( V_27 , 1 ) ;\r\n}\r\nstatic inline void\r\nF_40 ( T_4 * V_25 )\r\n{\r\nV_25 -> perror . V_29 ;\r\nV_25 -> perror . V_29 = 0x040 ;\r\nF_8 () ;\r\nV_25 -> perror . V_29 ;\r\n}\r\nstatic inline void\r\nF_41 ( void )\r\n{\r\nF_40 ( V_28 ) ;\r\nif ( V_39 -> V_78 . V_29 & 1L << 14 )\r\nF_40 ( V_27 ) ;\r\n}\r\nvoid\r\nF_42 ( unsigned long V_80 , unsigned long V_81 )\r\n{\r\nF_8 () ;\r\nF_8 () ;\r\nF_16 () ;\r\nF_41 () ;\r\nF_43 ( 0x7 ) ;\r\nF_8 () ;\r\nF_44 ( V_80 , V_81 , L_12 ,\r\nF_15 ( F_12 () ) ) ;\r\n}
