
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Jaimin Gulale | Project Playground</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            margin: 0;
            background-color: #f7f9fc;
            color: #333;
        }
        header {
            background-color: #2d2dff;
            color: white;
            padding: 2rem;
            text-align: center;
        }
        section {
            padding: 2rem;
            max-width: 900px;
            margin: auto;
        }
        h2 {
            border-bottom: 2px solid #2d2dff;
            padding-bottom: 0.5rem;
        }
        .project {
            margin-bottom: 2rem;
        }
        .badge {
            background-color: #2d2dff;
            color: white;
            padding: 0.2rem 0.5rem;
            border-radius: 5px;
            font-size: 0.9rem;
        }
        footer {
            text-align: center;
            padding: 1rem;
            background-color: #2d2dff;
            color: white;
            margin-top: 2rem;
        }
    </style>
</head>
<body>
    <header>
        <h1>Jaimin Gulale</h1>
        <p>Electronics & Communication Engineer | FPGA & Simulation Enthusiast</p>
        <p>üìß jaiminkumargulale@gmail.com</p>
    </header>
    <section>
        <h2>üöÄ Projects</h2>
        <div class="project">
            <h3>RISC-V VLSI Emulator <span class="badge">Completed</span></h3>
            <p>Web-based RISC-V simulator showing instruction execution.</p>
        </div>
        <div class="project">
            <h3>IP_FINAL Image Processing <span class="badge">Completed</span></h3>
            <p>Image enhancement and feature extraction using MATLAB & Python.</p>
        </div>
        <div class="project">
            <h3>Shift Testing Project <span class="badge">Completed</span></h3>
            <p>Evaluating hardware shift operations using Verilog.</p>
        </div>
        <div class="project">
            <h3>FPGA Image Compression <span class="badge">Completed</span></h3>
            <p>FPGA-based image compression using Verilog/VHDL.</p>
        </div>
        <div class="project">
            <h3>MnM Simulation Demo <span class="badge">Demo Ready</span></h3>
            <p>Visual simulation demo built in MATLAB.</p>
        </div>
        <div class="project">
            <h3>Digital Logic Design Assignment <span class="badge">Completed</span></h3>
            <p>Designing circuits using Logisim and Verilog.</p>
        </div>
        <div class="project">
            <h3>MnM Special Assignment <span class="badge">Completed</span></h3>
            <p>Simulation theory and results for MnM.</p>
        </div>
        <div class="project">
            <h3>Voltage Sense Amplifier (LTspice) <span class="badge">Simulated</span></h3>
            <p>LTspice amplifier for detecting differential voltages.</p>
        </div>
    </section>
    <section>
        <h2>üõ†Ô∏è Skills</h2>
        <p>Verilog, Python, MATLAB, ASP.NET Core (C#), LTspice, Logisim, Quartus</p>
    </section>
    <footer>
        <p>¬© 2025 Jaimin Gulale</p>
    </footer>
</body>
</html>
