/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [32:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[4] | in_data[26];
  assign celloutsig_1_18z = celloutsig_1_7z | celloutsig_1_2z;
  assign celloutsig_0_7z = in_data[59] | in_data[21];
  assign celloutsig_0_12z = celloutsig_0_9z | celloutsig_0_5z;
  assign celloutsig_1_4z = celloutsig_1_0z[5] | in_data[152];
  assign celloutsig_1_7z = celloutsig_1_6z | celloutsig_1_1z[2];
  assign celloutsig_1_9z = celloutsig_1_0z[3] | celloutsig_1_0z[2];
  assign celloutsig_1_10z = celloutsig_1_2z | celloutsig_1_8z;
  assign celloutsig_1_15z = ~(celloutsig_1_7z ^ celloutsig_1_1z[20]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[0] ^ celloutsig_0_2z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] ^ celloutsig_1_1z[25]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ celloutsig_1_6z);
  reg [4:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 5'h00;
    else _12_ <= in_data[28:24];
  assign out_data[36:32] = _12_;
  assign celloutsig_1_19z = ! { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_17z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_9z = { in_data[11:10], 1'h1, celloutsig_0_3z, celloutsig_0_5z } < { celloutsig_0_4z[8:3], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[61:60], 1'h1 } < { 1'h1, celloutsig_0_0z, 1'h1 };
  assign celloutsig_1_6z = celloutsig_1_0z[10:3] < in_data[136:129];
  assign celloutsig_0_3z = in_data[41:39] % { 2'h3, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, 2'h3 } % { 1'h1, in_data[70:64], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[120:109] % { 1'h1, in_data[106:96] };
  assign celloutsig_1_1z = { in_data[166:146], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[7:0], celloutsig_1_0z, celloutsig_1_0z[11:1], in_data[96] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
