vhdl work "D:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/func/finit_avt_finit_avt_tb_func_impl.vhd"
vhdl work "D:/lab_made/lab_3_of_4/lab_3_of_4.srcs/sim_1/new/sim_addr_sel.vhd"
verilog work D:/Xilinx/14.4/ISE_DS/PlanAhead/data/verilog/src/glbl.v
