<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
  <meta http-equiv="X-UA-Compatible" content="IE=9"/>
  <meta name="generator" content="Doxygen 1.8.15"/>
  <title>Wireless - Harmony 3: can_registers_t Struct Reference</title>
  <link href="tabs.css" rel="stylesheet" type="text/css"/>
  <script type="text/javascript" src="jquery.js"></script>
  <script type="text/javascript" src="dynsections.js"></script>
  <link href="customstylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
 <div id="titlearea">
 <table cellspacing="0" cellpadding="0">
 <tbody>
   <tr style="height: 56px;vertical-align: text-bottom;">
    <td style="padding: 0.2em 0.5em 0.1em 0.5em;">
	  <a id="projectlogo"><img alt="Logo" src="Microchip_logo.png"/> </a> </td>
     <td style="padding-right: 1em;">
       <span id="projectname"/> <class="stringliteral">Wireless - Harmony 3 </span>
     </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structcan__registers__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">can_registers_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CAN register API structure.  
 <a href="structcan__registers__t.html#details">More...</a></p>

<p><code>#include &lt;can.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a1d19744d86ecfff76e4ec35a55702bdb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1d19744d86ecfff76e4ec35a55702bdb">CAN_CREL</a></td></tr>
<tr class="separator:a1d19744d86ecfff76e4ec35a55702bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3193328851d5608ec1a517b7d63d53b0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a3193328851d5608ec1a517b7d63d53b0">CAN_ENDN</a></td></tr>
<tr class="separator:a3193328851d5608ec1a517b7d63d53b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab4f331fb5555e225a0c5c4109d3004"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a2ab4f331fb5555e225a0c5c4109d3004">CAN_MRCFG</a></td></tr>
<tr class="separator:a2ab4f331fb5555e225a0c5c4109d3004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78048539959bed09e729bbf94733c2c4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a78048539959bed09e729bbf94733c2c4">CAN_DBTP</a></td></tr>
<tr class="separator:a78048539959bed09e729bbf94733c2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa083739997a93f1ca6f03b30e0622717"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aa083739997a93f1ca6f03b30e0622717">CAN_TEST</a></td></tr>
<tr class="separator:aa083739997a93f1ca6f03b30e0622717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5968f9bc77fdfbe9211c88def8ed6470"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a5968f9bc77fdfbe9211c88def8ed6470">CAN_RWD</a></td></tr>
<tr class="separator:a5968f9bc77fdfbe9211c88def8ed6470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aace86d3da31fddedc6a6115b2b850d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1aace86d3da31fddedc6a6115b2b850d">CAN_CCCR</a></td></tr>
<tr class="separator:a1aace86d3da31fddedc6a6115b2b850d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeceb880a9b923708394c9750631ab31b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aeceb880a9b923708394c9750631ab31b">CAN_NBTP</a></td></tr>
<tr class="separator:aeceb880a9b923708394c9750631ab31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04dae3e0a901482768bc05195718dff6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a04dae3e0a901482768bc05195718dff6">CAN_TSCC</a></td></tr>
<tr class="separator:a04dae3e0a901482768bc05195718dff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fedf52b09c21fe1dbc422412fddeb61"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1fedf52b09c21fe1dbc422412fddeb61">CAN_TSCV</a></td></tr>
<tr class="separator:a1fedf52b09c21fe1dbc422412fddeb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d14c195e5086e7b85afcc67579377ba"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a8d14c195e5086e7b85afcc67579377ba">CAN_TOCC</a></td></tr>
<tr class="separator:a8d14c195e5086e7b85afcc67579377ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef505dc65f6d8a11dbda56716b13195"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#afef505dc65f6d8a11dbda56716b13195">CAN_TOCV</a></td></tr>
<tr class="separator:afef505dc65f6d8a11dbda56716b13195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf374bb06d9af550b7feb320cf8a397"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aabf374bb06d9af550b7feb320cf8a397">Reserved1</a> [0x10]</td></tr>
<tr class="separator:aabf374bb06d9af550b7feb320cf8a397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb6ff521238d4e50f4620e8c5320dbe"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#acfb6ff521238d4e50f4620e8c5320dbe">CAN_ECR</a></td></tr>
<tr class="separator:acfb6ff521238d4e50f4620e8c5320dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a7a7425be864f997b750a607ff4dc3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a38a7a7425be864f997b750a607ff4dc3">CAN_PSR</a></td></tr>
<tr class="separator:a38a7a7425be864f997b750a607ff4dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab836179e9b4d54c12507b43fe24a09c4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab836179e9b4d54c12507b43fe24a09c4">CAN_TDCR</a></td></tr>
<tr class="separator:ab836179e9b4d54c12507b43fe24a09c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6eab878cbc275b4ac8f99b3160f3c0"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aaf6eab878cbc275b4ac8f99b3160f3c0">Reserved2</a> [0x04]</td></tr>
<tr class="separator:aaf6eab878cbc275b4ac8f99b3160f3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50633ab6899d5f93e4e1c6a32dbc970e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a50633ab6899d5f93e4e1c6a32dbc970e">CAN_IR</a></td></tr>
<tr class="separator:a50633ab6899d5f93e4e1c6a32dbc970e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067b814fa1af997b0111d7788d2c4f97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a067b814fa1af997b0111d7788d2c4f97">CAN_IE</a></td></tr>
<tr class="separator:a067b814fa1af997b0111d7788d2c4f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e13b7f6b0cde68908e68a8b8821a730"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a2e13b7f6b0cde68908e68a8b8821a730">CAN_ILS</a></td></tr>
<tr class="separator:a2e13b7f6b0cde68908e68a8b8821a730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f4858ae068c825cbb4798650b3a46d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a21f4858ae068c825cbb4798650b3a46d">CAN_ILE</a></td></tr>
<tr class="separator:a21f4858ae068c825cbb4798650b3a46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2047dd8f1cc644b076d1421f458ee8c"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ac2047dd8f1cc644b076d1421f458ee8c">Reserved3</a> [0x20]</td></tr>
<tr class="separator:ac2047dd8f1cc644b076d1421f458ee8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1f69f247888d62c09b558d32aaaf89"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a0f1f69f247888d62c09b558d32aaaf89">CAN_GFC</a></td></tr>
<tr class="separator:a0f1f69f247888d62c09b558d32aaaf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1888b7274f6282a99eeda90f6b282b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a5e1888b7274f6282a99eeda90f6b282b">CAN_SIDFC</a></td></tr>
<tr class="separator:a5e1888b7274f6282a99eeda90f6b282b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8fde54b4a9f15d9251e990501414e6d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#af8fde54b4a9f15d9251e990501414e6d">CAN_XIDFC</a></td></tr>
<tr class="separator:af8fde54b4a9f15d9251e990501414e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2267a89c5f60517af143dbd1ea485b7e"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a2267a89c5f60517af143dbd1ea485b7e">Reserved4</a> [0x04]</td></tr>
<tr class="separator:a2267a89c5f60517af143dbd1ea485b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0943f4adfebbe0b4c635fe1e6b0005f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab0943f4adfebbe0b4c635fe1e6b0005f">CAN_XIDAM</a></td></tr>
<tr class="separator:ab0943f4adfebbe0b4c635fe1e6b0005f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f9730c141af77aedd7d22031b3d75f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ad7f9730c141af77aedd7d22031b3d75f">CAN_HPMS</a></td></tr>
<tr class="separator:ad7f9730c141af77aedd7d22031b3d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c36690b58c0c5ef949b23e54153666"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ad3c36690b58c0c5ef949b23e54153666">CAN_NDAT1</a></td></tr>
<tr class="separator:ad3c36690b58c0c5ef949b23e54153666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c1bc960b841180cee8c1c031b5b7db"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a95c1bc960b841180cee8c1c031b5b7db">CAN_NDAT2</a></td></tr>
<tr class="separator:a95c1bc960b841180cee8c1c031b5b7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce388820fa490f037b06c493b2e4e7c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#afce388820fa490f037b06c493b2e4e7c">CAN_RXF0C</a></td></tr>
<tr class="separator:afce388820fa490f037b06c493b2e4e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5bf7698da020b57510bf5f5624e3883"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab5bf7698da020b57510bf5f5624e3883">CAN_RXF0S</a></td></tr>
<tr class="separator:ab5bf7698da020b57510bf5f5624e3883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b14435821c94f7f7c4a037d3a4c4122"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a6b14435821c94f7f7c4a037d3a4c4122">CAN_RXF0A</a></td></tr>
<tr class="separator:a6b14435821c94f7f7c4a037d3a4c4122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9930f9492950d8287f7bf56a338cb177"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a9930f9492950d8287f7bf56a338cb177">CAN_RXBC</a></td></tr>
<tr class="separator:a9930f9492950d8287f7bf56a338cb177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df9330da89c60519de9fe18c84283eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1df9330da89c60519de9fe18c84283eb">CAN_RXF1C</a></td></tr>
<tr class="separator:a1df9330da89c60519de9fe18c84283eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a119019b64473f337090747ab9b288"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a73a119019b64473f337090747ab9b288">CAN_RXF1S</a></td></tr>
<tr class="separator:a73a119019b64473f337090747ab9b288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6d7e04ed0c07e597450b26d6cc9a7a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aec6d7e04ed0c07e597450b26d6cc9a7a">CAN_RXF1A</a></td></tr>
<tr class="separator:aec6d7e04ed0c07e597450b26d6cc9a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06249cdb622b1ff122198084ac2dcd7e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a06249cdb622b1ff122198084ac2dcd7e">CAN_RXESC</a></td></tr>
<tr class="separator:a06249cdb622b1ff122198084ac2dcd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30cebcd10839cab022ba0235c1938c0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab30cebcd10839cab022ba0235c1938c0">CAN_TXBC</a></td></tr>
<tr class="separator:ab30cebcd10839cab022ba0235c1938c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d78ebaa323f16e246b0bc3d64338f2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a31d78ebaa323f16e246b0bc3d64338f2">CAN_TXFQS</a></td></tr>
<tr class="separator:a31d78ebaa323f16e246b0bc3d64338f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0687869f3abf1d6b7afc2c90236d0213"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a0687869f3abf1d6b7afc2c90236d0213">CAN_TXESC</a></td></tr>
<tr class="separator:a0687869f3abf1d6b7afc2c90236d0213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0df8a72941d2f7eb641c1f6ea41d31"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a9c0df8a72941d2f7eb641c1f6ea41d31">CAN_TXBRP</a></td></tr>
<tr class="separator:a9c0df8a72941d2f7eb641c1f6ea41d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8229153eb86ae8da015337987cb87ea"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ad8229153eb86ae8da015337987cb87ea">CAN_TXBAR</a></td></tr>
<tr class="separator:ad8229153eb86ae8da015337987cb87ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc24410b45f64415da673be5daa5816"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aefc24410b45f64415da673be5daa5816">CAN_TXBCR</a></td></tr>
<tr class="separator:aefc24410b45f64415da673be5daa5816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e75c516e5fb88535a9dd247080694bb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1e75c516e5fb88535a9dd247080694bb">CAN_TXBTO</a></td></tr>
<tr class="separator:a1e75c516e5fb88535a9dd247080694bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c387034e247cda2403b8e44d1c02af7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a7c387034e247cda2403b8e44d1c02af7">CAN_TXBCF</a></td></tr>
<tr class="separator:a7c387034e247cda2403b8e44d1c02af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a158171112badbbc4481cef6cfc3a7c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a0a158171112badbbc4481cef6cfc3a7c">CAN_TXBTIE</a></td></tr>
<tr class="separator:a0a158171112badbbc4481cef6cfc3a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce59902482132e053776efd3300a7ec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#acce59902482132e053776efd3300a7ec">CAN_TXBCIE</a></td></tr>
<tr class="separator:acce59902482132e053776efd3300a7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff41736f445c587705d5e774a21cb1c3"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aff41736f445c587705d5e774a21cb1c3">Reserved5</a> [0x08]</td></tr>
<tr class="separator:aff41736f445c587705d5e774a21cb1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c21ddc30941377980b9d41ceebffa9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a52c21ddc30941377980b9d41ceebffa9">CAN_TXEFC</a></td></tr>
<tr class="separator:a52c21ddc30941377980b9d41ceebffa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab328e65c2ab3edeb72526487a88e6d14"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab328e65c2ab3edeb72526487a88e6d14">CAN_TXEFS</a></td></tr>
<tr class="separator:ab328e65c2ab3edeb72526487a88e6d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d928c19c08556d632b009e1179f78b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a91d928c19c08556d632b009e1179f78b">CAN_TXEFA</a></td></tr>
<tr class="separator:a91d928c19c08556d632b009e1179f78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CAN register API structure. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a1aace86d3da31fddedc6a6115b2b850d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aace86d3da31fddedc6a6115b2b850d">&#9670;&nbsp;</a></span>CAN_CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x18 (R/W 32) CC Control </p>

</div>
</div>
<a id="a1d19744d86ecfff76e4ec35a55702bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d19744d86ecfff76e4ec35a55702bdb">&#9670;&nbsp;</a></span>CAN_CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_CREL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00 (R/ 32) Core Release </p>

</div>
</div>
<a id="a78048539959bed09e729bbf94733c2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78048539959bed09e729bbf94733c2c4">&#9670;&nbsp;</a></span>CAN_DBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_DBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C (R/W 32) Fast Bit Timing and Prescaler </p>

</div>
</div>
<a id="acfb6ff521238d4e50f4620e8c5320dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb6ff521238d4e50f4620e8c5320dbe">&#9670;&nbsp;</a></span>CAN_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x40 (R/ 32) Error Counter </p>

</div>
</div>
<a id="a3193328851d5608ec1a517b7d63d53b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3193328851d5608ec1a517b7d63d53b0">&#9670;&nbsp;</a></span>CAN_ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_ENDN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04 (R/ 32) Endian </p>

</div>
</div>
<a id="a0f1f69f247888d62c09b558d32aaaf89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1f69f247888d62c09b558d32aaaf89">&#9670;&nbsp;</a></span>CAN_GFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_GFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x80 (R/W 32) Global Filter Configuration </p>

</div>
</div>
<a id="ad7f9730c141af77aedd7d22031b3d75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7f9730c141af77aedd7d22031b3d75f">&#9670;&nbsp;</a></span>CAN_HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_HPMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x94 (R/ 32) High Priority Message Status </p>

</div>
</div>
<a id="a067b814fa1af997b0111d7788d2c4f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a067b814fa1af997b0111d7788d2c4f97">&#9670;&nbsp;</a></span>CAN_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_IE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x54 (R/W 32) Interrupt Enable </p>

</div>
</div>
<a id="a21f4858ae068c825cbb4798650b3a46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f4858ae068c825cbb4798650b3a46d">&#9670;&nbsp;</a></span>CAN_ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_ILE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x5C (R/W 32) Interrupt Line Enable </p>

</div>
</div>
<a id="a2e13b7f6b0cde68908e68a8b8821a730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e13b7f6b0cde68908e68a8b8821a730">&#9670;&nbsp;</a></span>CAN_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_ILS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x58 (R/W 32) Interrupt Line Select </p>

</div>
</div>
<a id="a50633ab6899d5f93e4e1c6a32dbc970e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50633ab6899d5f93e4e1c6a32dbc970e">&#9670;&nbsp;</a></span>CAN_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x50 (R/W 32) Interrupt </p>

</div>
</div>
<a id="a2ab4f331fb5555e225a0c5c4109d3004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab4f331fb5555e225a0c5c4109d3004">&#9670;&nbsp;</a></span>CAN_MRCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_MRCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08 (R/W 32) Message RAM Configuration </p>

</div>
</div>
<a id="aeceb880a9b923708394c9750631ab31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeceb880a9b923708394c9750631ab31b">&#9670;&nbsp;</a></span>CAN_NBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_NBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C (R/W 32) Nominal Bit Timing and Prescaler </p>

</div>
</div>
<a id="ad3c36690b58c0c5ef949b23e54153666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c36690b58c0c5ef949b23e54153666">&#9670;&nbsp;</a></span>CAN_NDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_NDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x98 (R/W 32) New Data 1 </p>

</div>
</div>
<a id="a95c1bc960b841180cee8c1c031b5b7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c1bc960b841180cee8c1c031b5b7db">&#9670;&nbsp;</a></span>CAN_NDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_NDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x9C (R/W 32) New Data 2 </p>

</div>
</div>
<a id="a38a7a7425be864f997b750a607ff4dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a7a7425be864f997b750a607ff4dc3">&#9670;&nbsp;</a></span>CAN_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x44 (R/ 32) Protocol Status </p>

</div>
</div>
<a id="a5968f9bc77fdfbe9211c88def8ed6470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5968f9bc77fdfbe9211c88def8ed6470">&#9670;&nbsp;</a></span>CAN_RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x14 (R/W 32) RAM Watchdog </p>

</div>
</div>
<a id="a9930f9492950d8287f7bf56a338cb177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9930f9492950d8287f7bf56a338cb177">&#9670;&nbsp;</a></span>CAN_RXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RXBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xAC (R/W 32) Rx Buffer Configuration </p>

</div>
</div>
<a id="a06249cdb622b1ff122198084ac2dcd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06249cdb622b1ff122198084ac2dcd7e">&#9670;&nbsp;</a></span>CAN_RXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RXESC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xBC (R/W 32) Rx Buffer / FIFO Element Size Configuration </p>

</div>
</div>
<a id="a6b14435821c94f7f7c4a037d3a4c4122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b14435821c94f7f7c4a037d3a4c4122">&#9670;&nbsp;</a></span>CAN_RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RXF0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xA8 (R/W 32) Rx FIFO 0 Acknowledge </p>

</div>
</div>
<a id="afce388820fa490f037b06c493b2e4e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce388820fa490f037b06c493b2e4e7c">&#9670;&nbsp;</a></span>CAN_RXF0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RXF0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xA0 (R/W 32) Rx FIFO 0 Configuration </p>

</div>
</div>
<a id="ab5bf7698da020b57510bf5f5624e3883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5bf7698da020b57510bf5f5624e3883">&#9670;&nbsp;</a></span>CAN_RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_RXF0S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xA4 (R/ 32) Rx FIFO 0 Status </p>

</div>
</div>
<a id="aec6d7e04ed0c07e597450b26d6cc9a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6d7e04ed0c07e597450b26d6cc9a7a">&#9670;&nbsp;</a></span>CAN_RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RXF1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xB8 (R/W 32) Rx FIFO 1 Acknowledge </p>

</div>
</div>
<a id="a1df9330da89c60519de9fe18c84283eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df9330da89c60519de9fe18c84283eb">&#9670;&nbsp;</a></span>CAN_RXF1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_RXF1C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xB0 (R/W 32) Rx FIFO 1 Configuration </p>

</div>
</div>
<a id="a73a119019b64473f337090747ab9b288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a119019b64473f337090747ab9b288">&#9670;&nbsp;</a></span>CAN_RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_RXF1S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xB4 (R/ 32) Rx FIFO 1 Status </p>

</div>
</div>
<a id="a5e1888b7274f6282a99eeda90f6b282b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1888b7274f6282a99eeda90f6b282b">&#9670;&nbsp;</a></span>CAN_SIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_SIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x84 (R/W 32) Standard ID Filter Configuration </p>

</div>
</div>
<a id="ab836179e9b4d54c12507b43fe24a09c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab836179e9b4d54c12507b43fe24a09c4">&#9670;&nbsp;</a></span>CAN_TDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x48 (R/W 32) Extended ID Filter Configuration </p>

</div>
</div>
<a id="aa083739997a93f1ca6f03b30e0622717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa083739997a93f1ca6f03b30e0622717">&#9670;&nbsp;</a></span>CAN_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10 (R/W 32) Test </p>

</div>
</div>
<a id="a8d14c195e5086e7b85afcc67579377ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d14c195e5086e7b85afcc67579377ba">&#9670;&nbsp;</a></span>CAN_TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TOCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x28 (R/W 32) Timeout Counter Configuration </p>

</div>
</div>
<a id="afef505dc65f6d8a11dbda56716b13195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef505dc65f6d8a11dbda56716b13195">&#9670;&nbsp;</a></span>CAN_TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TOCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2C (R/W 32) Timeout Counter Value </p>

</div>
</div>
<a id="a04dae3e0a901482768bc05195718dff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04dae3e0a901482768bc05195718dff6">&#9670;&nbsp;</a></span>CAN_TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TSCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x20 (R/W 32) Timestamp Counter Configuration </p>

</div>
</div>
<a id="a1fedf52b09c21fe1dbc422412fddeb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fedf52b09c21fe1dbc422412fddeb61">&#9670;&nbsp;</a></span>CAN_TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_TSCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x24 (R/ 32) Timestamp Counter Value </p>

</div>
</div>
<a id="ad8229153eb86ae8da015337987cb87ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8229153eb86ae8da015337987cb87ea">&#9670;&nbsp;</a></span>CAN_TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xD0 (R/W 32) Tx Buffer Add Request </p>

</div>
</div>
<a id="ab30cebcd10839cab022ba0235c1938c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30cebcd10839cab022ba0235c1938c0">&#9670;&nbsp;</a></span>CAN_TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xC0 (R/W 32) Tx Buffer Configuration </p>

</div>
</div>
<a id="a7c387034e247cda2403b8e44d1c02af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c387034e247cda2403b8e44d1c02af7">&#9670;&nbsp;</a></span>CAN_TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_TXBCF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xDC (R/ 32) Tx Buffer Cancellation Finished </p>

</div>
</div>
<a id="acce59902482132e053776efd3300a7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce59902482132e053776efd3300a7ec">&#9670;&nbsp;</a></span>CAN_TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXBCIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE4 (R/W 32) Tx Buffer Cancellation Finished Interrupt Enable </p>

</div>
</div>
<a id="aefc24410b45f64415da673be5daa5816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc24410b45f64415da673be5daa5816">&#9670;&nbsp;</a></span>CAN_TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xD4 (R/W 32) Tx Buffer Cancellation Request </p>

</div>
</div>
<a id="a9c0df8a72941d2f7eb641c1f6ea41d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0df8a72941d2f7eb641c1f6ea41d31">&#9670;&nbsp;</a></span>CAN_TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_TXBRP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xCC (R/ 32) Tx Buffer Request Pending </p>

</div>
</div>
<a id="a0a158171112badbbc4481cef6cfc3a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a158171112badbbc4481cef6cfc3a7c">&#9670;&nbsp;</a></span>CAN_TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXBTIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE0 (R/W 32) Tx Buffer Transmission Interrupt Enable </p>

</div>
</div>
<a id="a1e75c516e5fb88535a9dd247080694bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e75c516e5fb88535a9dd247080694bb">&#9670;&nbsp;</a></span>CAN_TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_TXBTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xD8 (R/ 32) Tx Buffer Transmission Occurred </p>

</div>
</div>
<a id="a91d928c19c08556d632b009e1179f78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d928c19c08556d632b009e1179f78b">&#9670;&nbsp;</a></span>CAN_TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXEFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF8 (R/W 32) Tx Event FIFO Acknowledge </p>

</div>
</div>
<a id="a52c21ddc30941377980b9d41ceebffa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c21ddc30941377980b9d41ceebffa9">&#9670;&nbsp;</a></span>CAN_TXEFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXEFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF0 (R/W 32) Tx Event FIFO Configuration </p>

</div>
</div>
<a id="ab328e65c2ab3edeb72526487a88e6d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab328e65c2ab3edeb72526487a88e6d14">&#9670;&nbsp;</a></span>CAN_TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_TXEFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xF4 (R/ 32) Tx Event FIFO Status </p>

</div>
</div>
<a id="a0687869f3abf1d6b7afc2c90236d0213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0687869f3abf1d6b7afc2c90236d0213">&#9670;&nbsp;</a></span>CAN_TXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_TXESC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xC8 (R/W 32) Tx Buffer Element Size Configuration </p>

</div>
</div>
<a id="a31d78ebaa323f16e246b0bc3d64338f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d78ebaa323f16e246b0bc3d64338f2">&#9670;&nbsp;</a></span>CAN_TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t can_registers_t::CAN_TXFQS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xC4 (R/ 32) Tx FIFO / <a class="el" href="struct_queue.html">Queue</a> Status </p>

</div>
</div>
<a id="ab0943f4adfebbe0b4c635fe1e6b0005f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0943f4adfebbe0b4c635fe1e6b0005f">&#9670;&nbsp;</a></span>CAN_XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_XIDAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x90 (R/W 32) Extended ID AND Mask </p>

</div>
</div>
<a id="af8fde54b4a9f15d9251e990501414e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8fde54b4a9f15d9251e990501414e6d">&#9670;&nbsp;</a></span>CAN_XIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t can_registers_t::CAN_XIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x88 (R/W 32) Extended ID Filter Configuration </p>

</div>
</div>
<a id="aabf374bb06d9af550b7feb320cf8a397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf374bb06d9af550b7feb320cf8a397">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t can_registers_t::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf6eab878cbc275b4ac8f99b3160f3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6eab878cbc275b4ac8f99b3160f3c0">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t can_registers_t::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2047dd8f1cc644b076d1421f458ee8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2047dd8f1cc644b076d1421f458ee8c">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t can_registers_t::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2267a89c5f60517af143dbd1ea485b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2267a89c5f60517af143dbd1ea485b7e">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t can_registers_t::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff41736f445c587705d5e774a21cb1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff41736f445c587705d5e774a21cb1c3">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t can_registers_t::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>ap_scan/firmware/src/packs/ATSAME54P20A_DFP/component/can.h</li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.3.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer">
  <span class="stringliteral"> © 2019 Microchip Technology Inc. </span>
</body>
</html>
