#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6393f789e660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6393f785c560 .scope module, "tb_public_key_cache" "tb_public_key_cache" 3 3;
 .timescale -9 -12;
P_0x6393f785dc70 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000010000>;
P_0x6393f785dcb0 .param/l "NUM_COLS" 1 3 8, +C4<00000000000000000000000000000100>;
P_0x6393f785dcf0 .param/l "NUM_ROWS" 1 3 7, +C4<00000000000000000000000000001000>;
v0x6393f78cd4a0_0 .net "cache_full", 0 0, v0x6393f78cc6c0_0;  1 drivers
v0x6393f78cd560_0 .var "clk", 0 0;
v0x6393f78cd630_0 .var "encryption_req", 0 0;
v0x6393f78cd730_0 .var "kyber_k", 2 0;
v0x6393f78cd800_0 .var "mode", 1 0;
v0x6393f78cd8a0_0 .var "row_in", 63 0;
v0x6393f78cd970_0 .net "row_out", 63 0, v0x6393f78ccd40_0;  1 drivers
v0x6393f78cda40_0 .var "rst", 0 0;
v0x6393f78cdb10_0 .var "sum_in", 15 0;
v0x6393f78cdbe0_0 .net "sum_out", 15 0, v0x6393f78ccfc0_0;  1 drivers
S_0x6393f785c7e0 .scope begin, "$unm_blk_9" "$unm_blk_9" 3 47, 3 47 0, S_0x6393f785c560;
 .timescale -9 -12;
v0x6393f7888ac0_0 .var/i "i", 31 0;
v0x6393f788ccf0_0 .var/i "j", 31 0;
E_0x6393f7896ab0 .event posedge, v0x6393f78cc780_0;
S_0x6393f78cbfd0 .scope module, "dut" "public_key_cache" 3 29, 4 1 0, S_0x6393f785c560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 3 "kyber_k";
    .port_info 4 /INPUT 1 "encryption_req";
    .port_info 5 /INPUT 64 "row_in";
    .port_info 6 /INPUT 16 "sum_in";
    .port_info 7 /OUTPUT 64 "row_out";
    .port_info 8 /OUTPUT 16 "sum_out";
    .port_info 9 /OUTPUT 1 "cache_full";
P_0x6393f78cc1d0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x6393f78cc210 .param/l "NUM_COLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x6393f78cc250 .param/l "NUM_ROWS" 0 4 3, +C4<00000000000000000000000000001000>;
L_0x6393f78888c0 .functor OR 1, L_0x6393f78cdce0, L_0x6393f78cde00, C4<0>, C4<0>;
L_0x7ec9e046e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6393f788e1b0_0 .net/2u *"_ivl_0", 1 0, L_0x7ec9e046e018;  1 drivers
L_0x7ec9e046e0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6393f788eea0_0 .net/2u *"_ivl_10", 1 0, L_0x7ec9e046e0a8;  1 drivers
v0x6393f7891110_0 .net *"_ivl_2", 0 0, L_0x6393f78cdce0;  1 drivers
L_0x7ec9e046e060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x6393f7892850_0 .net/2u *"_ivl_4", 1 0, L_0x7ec9e046e060;  1 drivers
v0x6393f7893950_0 .net *"_ivl_6", 0 0, L_0x6393f78cde00;  1 drivers
v0x6393f78cc600 .array "cache", 7 0, 63 0;
v0x6393f78cc6c0_0 .var "cache_full", 0 0;
v0x6393f78cc780_0 .net "clk", 0 0, v0x6393f78cd560_0;  1 drivers
v0x6393f78cc840_0 .net "encryption_req", 0 0, v0x6393f78cd630_0;  1 drivers
v0x6393f78cc900_0 .net "kyber_k", 2 0, v0x6393f78cd730_0;  1 drivers
v0x6393f78cc9e0_0 .net "mode", 1 0, v0x6393f78cd800_0;  1 drivers
v0x6393f78ccac0_0 .var "rd_ptr", 2 0;
v0x6393f78ccba0_0 .net "read_enable", 0 0, L_0x6393f78cdf90;  1 drivers
v0x6393f78ccc60_0 .net "row_in", 63 0, v0x6393f78cd8a0_0;  1 drivers
v0x6393f78ccd40_0 .var "row_out", 63 0;
v0x6393f78cce20_0 .net "rst", 0 0, v0x6393f78cda40_0;  1 drivers
v0x6393f78ccee0_0 .net "sum_in", 15 0, v0x6393f78cdb10_0;  1 drivers
v0x6393f78ccfc0_0 .var "sum_out", 15 0;
v0x6393f78cd0a0 .array "sums", 7 0, 15 0;
v0x6393f78cd160_0 .var "wr_ptr", 2 0;
v0x6393f78cd240_0 .net "write_enable", 0 0, L_0x6393f78888c0;  1 drivers
E_0x6393f7897550 .event posedge, v0x6393f78cce20_0, v0x6393f78cc780_0;
L_0x6393f78cdce0 .cmp/eq 2, v0x6393f78cd800_0, L_0x7ec9e046e018;
L_0x6393f78cde00 .cmp/eq 2, v0x6393f78cd800_0, L_0x7ec9e046e060;
L_0x6393f78cdf90 .cmp/eq 2, v0x6393f78cd800_0, L_0x7ec9e046e0a8;
    .scope S_0x6393f78cbfd0;
T_0 ;
    %wait E_0x6393f7897550;
    %load/vec4 v0x6393f78cce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6393f78cd160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393f78cc6c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6393f78cd240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6393f78ccc60_0;
    %load/vec4 v0x6393f78cd160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6393f78cc600, 0, 4;
    %load/vec4 v0x6393f78ccee0_0;
    %load/vec4 v0x6393f78cd160_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6393f78cd0a0, 0, 4;
    %load/vec4 v0x6393f78cd160_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6393f78cd160_0, 0;
    %load/vec4 v0x6393f78cd160_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6393f78cc6c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6393f78cc6c0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6393f78cbfd0;
T_1 ;
    %wait E_0x6393f7897550;
    %load/vec4 v0x6393f78cce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6393f78ccac0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6393f78ccd40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6393f78ccba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x6393f78cc840_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6393f78cc900_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x6393f78ccac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6393f78cc600, 4;
    %parti/s 48, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6393f78ccd40_0, 0;
    %load/vec4 v0x6393f78ccac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6393f78cd0a0, 4;
    %assign/vec4 v0x6393f78ccfc0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x6393f78ccac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6393f78cc600, 4;
    %assign/vec4 v0x6393f78ccd40_0, 0;
    %load/vec4 v0x6393f78ccac0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x6393f78cd0a0, 4;
    %assign/vec4 v0x6393f78ccfc0_0, 0;
T_1.6 ;
    %load/vec4 v0x6393f78ccac0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6393f78ccac0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6393f785c560;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393f78cd560_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x6393f785c560;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x6393f78cd560_0;
    %inv;
    %store/vec4 v0x6393f78cd560_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6393f785c560;
T_4 ;
    %fork t_1, S_0x6393f785c7e0;
    %jmp t_0;
    .scope S_0x6393f785c7e0;
t_1 ;
    %vpi_call/w 3 50 "$dumpfile", "public_key_cache.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6393f785c560 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6393f78cda40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6393f78cd800_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6393f78cd730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393f78cd630_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6393f78cd8a0_0, 0, 64;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393f78cda40_0, 0, 1;
    %vpi_call/w 3 67 "$display", "---------- Write Phase (mode=0) ----------" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6393f78cd800_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6393f7888ac0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x6393f7888ac0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x6393f7888ac0_0;
    %addi 3, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6393f7888ac0_0;
    %addi 2, 0, 32;
    %pad/s 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6393f7888ac0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6393f7888ac0_0;
    %pad/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x6393f78cd8a0_0, 0, 64;
    %load/vec4 v0x6393f78cd8a0_0;
    %pushi/vec4 4294962926, 0, 32;
    %concati/vec4 0, 0, 32;
    %add;
    %store/vec4 v0x6393f78cd8a0_0, 0, 64;
    %load/vec4 v0x6393f7888ac0_0;
    %pad/s 16;
    %store/vec4 v0x6393f78cdb10_0, 0, 16;
    %wait E_0x6393f7896ab0;
    %vpi_call/w 3 78 "$display", "Writing row %0d: row_in = %h", v0x6393f7888ac0_0, v0x6393f78cd8a0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "Writing sum %0d: sum_in = %h", v0x6393f7888ac0_0, v0x6393f78cdb10_0 {0 0 0};
    %load/vec4 v0x6393f7888ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6393f7888ac0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %wait E_0x6393f7896ab0;
    %vpi_call/w 3 84 "$display", "Write Phase Complete. cache_full = %b", v0x6393f78cd4a0_0 {0 0 0};
    %vpi_call/w 3 89 "$display", "---------- Read Phase (mode=1, kyber_k = 3) ----------" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6393f78cd800_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6393f78cd730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6393f78cd630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6393f788ccf0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6393f788ccf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x6393f7896ab0;
    %vpi_call/w 3 97 "$display", "Read row %0d: row_out = %h", v0x6393f788ccf0_0, v0x6393f78cd970_0 {0 0 0};
    %vpi_call/w 3 98 "$display", "Read sum %0d: sum = %h", v0x6393f788ccf0_0, v0x6393f78cdbe0_0 {0 0 0};
    %load/vec4 v0x6393f788ccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6393f788ccf0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 3 104 "$display", "---------- Read Phase (mode=1, kyber_k = 4) ----------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6393f78cda40_0, 0, 1;
    %wait E_0x6393f7896ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6393f78cda40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6393f78cd800_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6393f7888ac0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x6393f7888ac0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x6393f7888ac0_0;
    %addi 3, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6393f7888ac0_0;
    %addi 2, 0, 32;
    %pad/s 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6393f7888ac0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6393f7888ac0_0;
    %pad/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x6393f78cd8a0_0, 0, 64;
    %load/vec4 v0x6393f78cd8a0_0;
    %pushi/vec4 4294962926, 0, 32;
    %concati/vec4 0, 0, 32;
    %add;
    %store/vec4 v0x6393f78cd8a0_0, 0, 64;
    %load/vec4 v0x6393f7888ac0_0;
    %pad/s 16;
    %store/vec4 v0x6393f78cdb10_0, 0, 16;
    %wait E_0x6393f7896ab0;
    %vpi_call/w 3 116 "$display", "Writing row %0d: row_in = %h", v0x6393f7888ac0_0, v0x6393f78cd8a0_0 {0 0 0};
    %vpi_call/w 3 117 "$display", "Writing sum %0d: sum_in = %h", v0x6393f7888ac0_0, v0x6393f78cdb10_0 {0 0 0};
    %load/vec4 v0x6393f7888ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6393f7888ac0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %wait E_0x6393f7896ab0;
    %vpi_call/w 3 120 "$display", "Write Phase Complete (for kyber_k = 4). cache_full = %b", v0x6393f78cd4a0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6393f78cd800_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6393f78cd730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6393f78cd630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6393f788ccf0_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x6393f788ccf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.7, 5;
    %wait E_0x6393f7896ab0;
    %vpi_call/w 3 128 "$display", "Read row %0d: row_out = %h", v0x6393f788ccf0_0, v0x6393f78cd970_0 {0 0 0};
    %vpi_call/w 3 129 "$display", "Read sum %0d: sum = %h", v0x6393f788ccf0_0, v0x6393f78cdbe0_0 {0 0 0};
    %load/vec4 v0x6393f788ccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6393f788ccf0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %vpi_call/w 3 132 "$finish" {0 0 0};
    %end;
    .scope S_0x6393f785c560;
t_0 %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "public_key_cache_tb.sv";
    "public_key_cache.sv";
