/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.12.0.240.2 */
/* Module Version: 6.5 */
/* C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n cache_opto_ram -lang verilog -synth lse -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -rdata_width 16 -data_width 16 -num_rows 256 -cascade 11 -mem_init0 -fdc D:/programs/fpga/C200/H100/H100_FPGA/c25x_fpga_ip/cache_opto_ram/cache_opto_ram.fdc  */
/* Sat Mar 29 16:30:08 2025 */


`timescale 1 ns / 1 ps
module cache_opto_ram (WrAddress, RdAddress, Data, WE, RdClock, 
    RdClockEn, Reset, WrClock, WrClockEn, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [7:0] WrAddress;
    input wire [7:0] RdAddress;
    input wire [15:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [15:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam cache_opto_ram_0_0_0_0.INIT_DATA = "STATIC" ;
    defparam cache_opto_ram_0_0_0_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam cache_opto_ram_0_0_0_0.CSDECODE_B = "0b000" ;
    defparam cache_opto_ram_0_0_0_0.CSDECODE_A = "0b000" ;
    defparam cache_opto_ram_0_0_0_0.WRITEMODE_B = "NORMAL" ;
    defparam cache_opto_ram_0_0_0_0.WRITEMODE_A = "NORMAL" ;
    defparam cache_opto_ram_0_0_0_0.GSR = "ENABLED" ;
    defparam cache_opto_ram_0_0_0_0.RESETMODE = "ASYNC" ;
    defparam cache_opto_ram_0_0_0_0.REGMODE_B = "NOREG" ;
    defparam cache_opto_ram_0_0_0_0.REGMODE_A = "NOREG" ;
    defparam cache_opto_ram_0_0_0_0.DATA_WIDTH_B = 18 ;
    defparam cache_opto_ram_0_0_0_0.DATA_WIDTH_A = 18 ;
    DP16KD cache_opto_ram_0_0_0_0 (.DIA17(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA15(Data[15]), .DIA14(Data[14]), .DIA13(Data[13]), .DIA12(Data[12]), 
        .DIA11(Data[11]), .DIA10(Data[10]), .DIA9(Data[9]), .DIA8(Data[8]), 
        .DIA7(Data[7]), .DIA6(Data[6]), .DIA5(Data[5]), .DIA4(Data[4]), 
        .DIA3(Data[3]), .DIA2(Data[2]), .DIA1(Data[1]), .DIA0(Data[0]), 
        .ADA13(scuba_vlo), .ADA12(scuba_vlo), .ADA11(WrAddress[7]), .ADA10(WrAddress[6]), 
        .ADA9(WrAddress[5]), .ADA8(WrAddress[4]), .ADA7(WrAddress[3]), .ADA6(WrAddress[2]), 
        .ADA5(WrAddress[1]), .ADA4(WrAddress[0]), .ADA3(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA1(scuba_vhi), .ADA0(scuba_vhi), .CEA(WrClockEn), .OCEA(WrClockEn), 
        .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), .CSA1(scuba_vlo), .CSA0(scuba_vlo), 
        .RSTA(Reset), .DIB17(scuba_vlo), .DIB16(scuba_vlo), .DIB15(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB13(scuba_vlo), .DIB12(scuba_vlo), .DIB11(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB9(scuba_vlo), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), .ADB13(scuba_vlo), 
        .ADB12(scuba_vlo), .ADB11(RdAddress[7]), .ADB10(RdAddress[6]), .ADB9(RdAddress[5]), 
        .ADB8(RdAddress[4]), .ADB7(RdAddress[3]), .ADB6(RdAddress[2]), .ADB5(RdAddress[1]), 
        .ADB4(RdAddress[0]), .ADB3(scuba_vlo), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), 
        .RSTB(Reset), .DOA17(), .DOA16(), .DOA15(), .DOA14(), .DOA13(), 
        .DOA12(), .DOA11(), .DOA10(), .DOA9(), .DOA8(), .DOA7(), .DOA6(), 
        .DOA5(), .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB17(), 
        .DOB16(), .DOB15(Q[15]), .DOB14(Q[14]), .DOB13(Q[13]), .DOB12(Q[12]), 
        .DOB11(Q[11]), .DOB10(Q[10]), .DOB9(Q[9]), .DOB8(Q[8]), .DOB7(Q[7]), 
        .DOB6(Q[6]), .DOB5(Q[5]), .DOB4(Q[4]), .DOB3(Q[3]), .DOB2(Q[2]), 
        .DOB1(Q[1]), .DOB0(Q[0]))
             /* synthesis MEM_LPC_FILE="cache_opto_ram.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;



    // exemplar begin
    // exemplar attribute cache_opto_ram_0_0_0_0 MEM_LPC_FILE cache_opto_ram.lpc
    // exemplar attribute cache_opto_ram_0_0_0_0 MEM_INIT_FILE INIT_ALL_0s
    // exemplar end

endmodule
