// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ethernet_axis_ip_HH_
#define _ethernet_axis_ip_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct ethernet_axis_ip : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > data_in_TVALID;
    sc_in< sc_logic > data_out_TREADY;
    sc_in< sc_logic > fifo_out_TREADY;
    sc_in< sc_lv<64> > data_in_TDATA;
    sc_out< sc_logic > data_in_TREADY;
    sc_in< sc_lv<8> > data_in_TKEEP;
    sc_in< sc_lv<1> > data_in_TLAST;
    sc_out< sc_lv<64> > data_out_TDATA;
    sc_out< sc_logic > data_out_TVALID;
    sc_out< sc_lv<8> > data_out_TKEEP;
    sc_out< sc_lv<1> > data_out_TLAST;
    sc_out< sc_lv<64> > fifo_out_TDATA;
    sc_out< sc_logic > fifo_out_TVALID;
    sc_out< sc_lv<8> > fifo_out_TKEEP;
    sc_out< sc_lv<1> > fifo_out_TLAST;
    sc_in< sc_lv<64> > rx_fifo_V_data_V_dout;
    sc_in< sc_logic > rx_fifo_V_data_V_empty_n;
    sc_out< sc_logic > rx_fifo_V_data_V_read;
    sc_in< sc_lv<8> > rx_fifo_V_keep_V_dout;
    sc_in< sc_logic > rx_fifo_V_keep_V_empty_n;
    sc_out< sc_logic > rx_fifo_V_keep_V_read;
    sc_in< sc_lv<1> > rx_fifo_V_last_V_dout;
    sc_in< sc_logic > rx_fifo_V_last_V_empty_n;
    sc_out< sc_logic > rx_fifo_V_last_V_read;


    // Module declarations
    ethernet_axis_ip(sc_module_name name);
    SC_HAS_PROCESS(ethernet_axis_ip);

    ~ethernet_axis_ip();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > rx_fifo_V_data_V0_status;
    sc_signal< sc_lv<2> > fsm_state_V_load_load_fu_411_p1;
    sc_signal< sc_lv<2> > t_V_2_load_fu_447_p1;
    sc_signal< bool > ap_predicate_op16_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< sc_logic > data_out_V_data_V_1_ack_in;
    sc_signal< sc_lv<2> > fsm_state_V_load_reg_1217;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< sc_lv<2> > fsm_state_V_load_reg_1217_pp0_iter1_reg;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_ack_in;
    sc_signal< sc_lv<2> > t_V_reg_1314;
    sc_signal< sc_lv<2> > t_V_reg_1314_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_i_reg_1322;
    sc_signal< sc_lv<1> > or_cond_i_reg_1322_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_6_i_reg_1326;
    sc_signal< sc_lv<1> > tmp_6_i_reg_1326_pp0_iter1_reg;
    sc_signal< bool > ap_predicate_op193_write_state3;
    sc_signal< bool > ap_predicate_op194_write_state3;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< sc_logic > data_out_V_keep_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_in;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_ack_in;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_ack_in;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< sc_lv<2> > fsm_state_V_load_reg_1217_pp0_iter2_reg;
    sc_signal< sc_lv<2> > t_V_reg_1314_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond_i_reg_1322_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_6_i_reg_1326_pp0_iter2_reg;
    sc_signal< bool > ap_predicate_op223_write_state4;
    sc_signal< bool > ap_predicate_op224_write_state4;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_data_in;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_data_out;
    sc_signal< sc_logic > data_out_V_data_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_data_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > data_out_V_data_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_data_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_data_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_data_V_1_sel;
    sc_signal< sc_logic > data_out_V_data_V_1_load_A;
    sc_signal< sc_logic > data_out_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_data_V_1_state;
    sc_signal< sc_logic > data_out_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > data_out_V_keep_V_1_data_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_keep_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_ack_out;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > data_out_V_keep_V_1_state;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_data_in;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_data_out;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_last_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > data_out_V_last_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_last_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_last_V_1_sel;
    sc_signal< sc_logic > data_out_V_last_V_1_load_A;
    sc_signal< sc_logic > data_out_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_last_V_1_state;
    sc_signal< sc_logic > data_out_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<64> > tx_fifo_V_data_V_1_data_out;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_vld_in;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_vld_out;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_ack_out;
    sc_signal< sc_lv<64> > tx_fifo_V_data_V_1_payload_A;
    sc_signal< sc_lv<64> > tx_fifo_V_data_V_1_payload_B;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_sel_rd;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_sel_wr;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_sel;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_load_A;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > tx_fifo_V_data_V_1_state;
    sc_signal< sc_logic > tx_fifo_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > tx_fifo_V_keep_V_1_data_in;
    sc_signal< sc_lv<8> > tx_fifo_V_keep_V_1_data_out;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_vld_in;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_vld_out;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_ack_out;
    sc_signal< sc_lv<8> > tx_fifo_V_keep_V_1_payload_A;
    sc_signal< sc_lv<8> > tx_fifo_V_keep_V_1_payload_B;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_sel;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_load_A;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > tx_fifo_V_keep_V_1_state;
    sc_signal< sc_logic > tx_fifo_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > tx_fifo_V_last_V_1_data_in;
    sc_signal< sc_lv<1> > tx_fifo_V_last_V_1_data_out;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_vld_in;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_vld_out;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > tx_fifo_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > tx_fifo_V_last_V_1_payload_B;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_sel_rd;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_sel_wr;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_sel;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_load_A;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > tx_fifo_V_last_V_1_state;
    sc_signal< sc_logic > tx_fifo_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > fsm_state_V;
    sc_signal< sc_lv<16> > rx_len_V;
    sc_signal< sc_lv<1> > rx_ready_V;
    sc_signal< sc_lv<48> > dest_address_V;
    sc_signal< sc_lv<48> > src_address_V;
    sc_signal< sc_lv<16> > mac_type_V;
    sc_signal< sc_lv<8> > ethernet_axi_id_V;
    sc_signal< sc_lv<2> > word_count_V;
    sc_signal< sc_lv<8> > axi_command_V;
    sc_signal< sc_lv<16> > tx_len_V;
    sc_signal< sc_lv<16> > axis_len_V;
    sc_signal< sc_lv<2> > send_tx_word_count_V;
    sc_signal< sc_lv<2> > send_rx_word_count_V;
    sc_signal< sc_logic > data_in_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_out_TDATA_blk_n;
    sc_signal< sc_logic > fifo_out_TDATA_blk_n;
    sc_signal< sc_logic > rx_fifo_V_data_V_blk_n;
    sc_signal< sc_logic > rx_fifo_V_keep_V_blk_n;
    sc_signal< sc_logic > rx_fifo_V_last_V_blk_n;
    sc_signal< sc_lv<1> > tmp_last_V_3_reg_252;
    sc_signal< sc_lv<1> > tmp_last_V_1_reg_271;
    sc_signal< sc_lv<1> > tmp_last_V_fu_459_p1;
    sc_signal< sc_lv<1> > tmp_4_i_fu_463_p2;
    sc_signal< sc_lv<1> > tmp_10_i_fu_469_p2;
    sc_signal< sc_lv<1> > tmp_14_i_fu_475_p2;
    sc_signal< sc_lv<1> > tmp_17_i_fu_481_p2;
    sc_signal< sc_lv<1> > tmp_20_i_fu_487_p2;
    sc_signal< sc_lv<1> > tmp_23_i_fu_493_p2;
    sc_signal< sc_lv<1> > tmp_26_i_fu_499_p2;
    sc_signal< sc_lv<1> > tmp_29_i_fu_505_p2;
    sc_signal< sc_lv<64> > p_Result_12_fu_605_p6;
    sc_signal< sc_lv<64> > p_Result_11_fu_629_p3;
    sc_signal< sc_lv<64> > p_Result_13_fu_643_p3;
    sc_signal< sc_lv<64> > p_Result_10_fu_685_p3;
    sc_signal< sc_lv<2> > t_V_1_load_fu_677_p1;
    sc_signal< sc_lv<64> > p_Result_9_fu_699_p5;
    sc_signal< sc_lv<64> > p_Result_8_fu_721_p3;
    sc_signal< sc_lv<64> > tmp_data_V_2_reg_1299;
    sc_signal< sc_lv<64> > tmp_data_V_2_reg_1299_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_keep_V_1_reg_1304;
    sc_signal< sc_lv<8> > tmp_keep_V_1_reg_1304_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_last_V_2_reg_1309;
    sc_signal< sc_lv<1> > tmp_last_V_2_reg_1309_pp0_iter1_reg;
    sc_signal< sc_lv<2> > t_V_load_fu_761_p1;
    sc_signal< sc_lv<1> > tmp_8_i_fu_792_p2;
    sc_signal< sc_lv<1> > or_cond_i_fu_925_p2;
    sc_signal< sc_lv<1> > tmp_6_i_fu_931_p2;
    sc_signal< sc_lv<1> > tmp_12_i_fu_937_p2;
    sc_signal< sc_lv<1> > tmp_12_i_reg_1330;
    sc_signal< sc_lv<1> > tmp_12_i_reg_1330_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_15_i_fu_943_p2;
    sc_signal< sc_lv<1> > tmp_15_i_reg_1337;
    sc_signal< sc_lv<1> > tmp_15_i_reg_1337_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_18_i_fu_949_p2;
    sc_signal< sc_lv<1> > tmp_18_i_reg_1343;
    sc_signal< sc_lv<1> > tmp_18_i_reg_1343_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_21_i_fu_955_p2;
    sc_signal< sc_lv<1> > tmp_21_i_reg_1349;
    sc_signal< sc_lv<1> > tmp_24_i_fu_961_p2;
    sc_signal< sc_lv<1> > tmp_24_i_reg_1355;
    sc_signal< sc_lv<1> > tmp_27_i_fu_967_p2;
    sc_signal< sc_lv<1> > tmp_27_i_reg_1361;
    sc_signal< sc_lv<1> > tmp_30_i_fu_973_p2;
    sc_signal< sc_lv<1> > tmp_30_i_reg_1366;
    sc_signal< sc_lv<1> > tmp_30_i_reg_1366_pp0_iter1_reg;
    sc_signal< sc_lv<1> > word_count_V_flag_1_s_fu_1006_p2;
    sc_signal< sc_lv<1> > sel_tmp7_demorgan_fu_1067_p2;
    sc_signal< sc_lv<1> > sel_tmp7_demorgan_reg_1378;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1082_p2;
    sc_signal< sc_lv<1> > sel_tmp1_reg_1383;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1114_p2;
    sc_signal< sc_lv<1> > sel_tmp9_reg_1389;
    sc_signal< sc_lv<1> > or_cond_fu_1119_p2;
    sc_signal< sc_lv<1> > or_cond_reg_1394;
    sc_signal< sc_lv<8> > tmp_keep_V_2_fu_1208_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_last_V_3_phi_fu_256_p8;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_last_V_1_phi_fu_275_p8;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271;
    sc_signal< sc_lv<16> > ap_phi_mux_storemerge3_i_phi_fu_293_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_storemerge3_i_reg_290;
    sc_signal< sc_lv<16> > tmp_11_i_fu_979_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_word_count_V_flag_i_reg_300;
    sc_signal< sc_lv<2> > ap_phi_mux_word_count_V_new_i_phi_fu_320_p8;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317;
    sc_signal< sc_lv<8> > ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter0_axi_command_V_loc_i_reg_334;
    sc_signal< sc_lv<2> > ap_phi_mux_storemerge2_i_phi_fu_350_p4;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_storemerge2_i_reg_347;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_200_p5;
    sc_signal< sc_lv<2> > p_4_cast_i_fu_1052_p3;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_tmp_data_V_3_reg_357;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_tmp_data_V_reg_373;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_tmp_data_V_reg_373;
    sc_signal< sc_logic > rx_fifo_V_data_V0_update;
    sc_signal< sc_lv<1> > tmp_1_nbreadreq_fu_212_p5;
    sc_signal< sc_lv<2> > storemerge_cast_i_fu_663_p3;
    sc_signal< sc_lv<2> > storemerge1_i_fu_735_p3;
    sc_signal< sc_lv<2> > storemerge5_i_fu_1020_p3;
    sc_signal< sc_lv<16> > grp_fu_391_p2;
    sc_signal< sc_lv<16> > tmp_31_i_fu_511_p2;
    sc_signal< sc_lv<16> > tmp_28_i_fu_523_p2;
    sc_signal< sc_lv<16> > tmp_25_i_fu_535_p2;
    sc_signal< sc_lv<16> > tmp_22_i_fu_547_p2;
    sc_signal< sc_lv<16> > tmp_19_i_fu_559_p2;
    sc_signal< sc_lv<16> > tmp_16_i_fu_571_p2;
    sc_signal< sc_lv<16> > tmp_13_i_fu_583_p2;
    sc_signal< sc_lv<48> > tmp_2_fu_875_p1;
    sc_signal< sc_lv<48> > p_Result_1_fu_808_p5;
    sc_signal< sc_lv<48> > p_Result_s_fu_895_p5;
    sc_signal< sc_lv<2> > word_count_V_new_1_i_fu_1012_p3;
    sc_signal< sc_lv<16> > tmp_4_fu_776_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > tmp_7_fu_601_p1;
    sc_signal< sc_lv<32> > grp_fu_402_p4;
    sc_signal< sc_lv<16> > tmp_6_fu_625_p1;
    sc_signal< sc_lv<1> > not_tmp_last_V_9_i_fu_657_p2;
    sc_signal< sc_lv<16> > tmp_5_fu_717_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_804_p1;
    sc_signal< sc_lv<16> > p_Result_1_i_fu_885_p4;
    sc_signal< sc_lv<1> > tmp_9_i_fu_913_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_919_p2;
    sc_signal< sc_lv<1> > tmp_32_i_fu_992_p2;
    sc_signal< sc_lv<2> > storemerge4_i_fu_998_p3;
    sc_signal< sc_lv<1> > brmerge_demorgan_i_fu_1046_p2;
    sc_signal< sc_lv<1> > sel_tmp14_demorgan_fu_1071_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1076_p2;
    sc_signal< sc_lv<1> > sel_tmp23_demorgan_fu_1087_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1092_p2;
    sc_signal< sc_lv<1> > sel_tmp34_demorgan_fu_1103_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1108_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1098_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1125_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_1135_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1140_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1130_p2;
    sc_signal< sc_lv<6> > newSel_cast_cast_fu_1145_p3;
    sc_signal< sc_lv<6> > newSel1_fu_1152_p3;
    sc_signal< sc_lv<6> > newSel7_fu_1184_p3;
    sc_signal< sc_lv<1> > or_cond2_fu_1159_p2;
    sc_signal< sc_lv<1> > or_cond4_fu_1172_p2;
    sc_signal< sc_lv<8> > newSel3_fu_1164_p3;
    sc_signal< sc_lv<8> > newSel5_cast_cast_fu_1177_p3;
    sc_signal< sc_lv<1> > or_cond8_fu_1195_p2;
    sc_signal< sc_lv<8> > newSel7_cast_fu_1191_p1;
    sc_signal< sc_lv<8> > newSel9_fu_1200_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1400;
    sc_signal< bool > ap_condition_1404;
    sc_signal< bool > ap_condition_541;
    sc_signal< bool > ap_condition_168;
    sc_signal< bool > ap_condition_969;
    sc_signal< bool > ap_condition_924;
    sc_signal< bool > ap_condition_878;
    sc_signal< bool > ap_condition_880;
    sc_signal< bool > ap_condition_882;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<16> ap_const_lv16_8;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_3F;
    static const sc_lv<8> ap_const_lv8_1F;
    static const sc_lv<8> ap_const_lv8_F;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_2;
    static const sc_lv<16> ap_const_lv16_3;
    static const sc_lv<16> ap_const_lv16_4;
    static const sc_lv<16> ap_const_lv16_5;
    static const sc_lv<16> ap_const_lv16_6;
    static const sc_lv<16> ap_const_lv16_7;
    static const sc_lv<8> ap_const_lv8_52;
    static const sc_lv<48> ap_const_lv48_DEADBEEF0000;
    static const sc_lv<8> ap_const_lv8_57;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_FFF8;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_3F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_io();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_condition_1400();
    void thread_ap_condition_1404();
    void thread_ap_condition_168();
    void thread_ap_condition_541();
    void thread_ap_condition_878();
    void thread_ap_condition_880();
    void thread_ap_condition_882();
    void thread_ap_condition_924();
    void thread_ap_condition_969();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8();
    void thread_ap_phi_mux_storemerge2_i_phi_fu_350_p4();
    void thread_ap_phi_mux_storemerge3_i_phi_fu_293_p4();
    void thread_ap_phi_mux_tmp_last_V_1_phi_fu_275_p8();
    void thread_ap_phi_mux_tmp_last_V_3_phi_fu_256_p8();
    void thread_ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8();
    void thread_ap_phi_mux_word_count_V_new_i_phi_fu_320_p8();
    void thread_ap_phi_reg_pp0_iter0_axi_command_V_loc_i_reg_334();
    void thread_ap_phi_reg_pp0_iter0_storemerge2_i_reg_347();
    void thread_ap_phi_reg_pp0_iter0_storemerge3_i_reg_290();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_3_reg_357();
    void thread_ap_phi_reg_pp0_iter0_tmp_data_V_reg_373();
    void thread_ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_271();
    void thread_ap_phi_reg_pp0_iter0_tmp_last_V_3_reg_252();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_flag_i_reg_300();
    void thread_ap_phi_reg_pp0_iter0_word_count_V_new_i_reg_317();
    void thread_ap_predicate_op16_read_state1();
    void thread_ap_predicate_op193_write_state3();
    void thread_ap_predicate_op194_write_state3();
    void thread_ap_predicate_op223_write_state4();
    void thread_ap_predicate_op224_write_state4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_brmerge_demorgan_i_fu_1046_p2();
    void thread_data_in_TDATA_blk_n();
    void thread_data_in_TREADY();
    void thread_data_out_TDATA();
    void thread_data_out_TDATA_blk_n();
    void thread_data_out_TKEEP();
    void thread_data_out_TLAST();
    void thread_data_out_TVALID();
    void thread_data_out_V_data_V_1_ack_in();
    void thread_data_out_V_data_V_1_ack_out();
    void thread_data_out_V_data_V_1_data_in();
    void thread_data_out_V_data_V_1_data_out();
    void thread_data_out_V_data_V_1_load_A();
    void thread_data_out_V_data_V_1_load_B();
    void thread_data_out_V_data_V_1_sel();
    void thread_data_out_V_data_V_1_state_cmp_full();
    void thread_data_out_V_data_V_1_vld_in();
    void thread_data_out_V_data_V_1_vld_out();
    void thread_data_out_V_keep_V_1_ack_in();
    void thread_data_out_V_keep_V_1_ack_out();
    void thread_data_out_V_keep_V_1_data_out();
    void thread_data_out_V_keep_V_1_sel();
    void thread_data_out_V_keep_V_1_vld_in();
    void thread_data_out_V_keep_V_1_vld_out();
    void thread_data_out_V_last_V_1_ack_in();
    void thread_data_out_V_last_V_1_ack_out();
    void thread_data_out_V_last_V_1_data_in();
    void thread_data_out_V_last_V_1_data_out();
    void thread_data_out_V_last_V_1_load_A();
    void thread_data_out_V_last_V_1_load_B();
    void thread_data_out_V_last_V_1_sel();
    void thread_data_out_V_last_V_1_state_cmp_full();
    void thread_data_out_V_last_V_1_vld_in();
    void thread_data_out_V_last_V_1_vld_out();
    void thread_fifo_out_TDATA();
    void thread_fifo_out_TDATA_blk_n();
    void thread_fifo_out_TKEEP();
    void thread_fifo_out_TLAST();
    void thread_fifo_out_TVALID();
    void thread_fsm_state_V_load_load_fu_411_p1();
    void thread_grp_fu_391_p2();
    void thread_grp_fu_402_p4();
    void thread_newSel1_fu_1152_p3();
    void thread_newSel3_fu_1164_p3();
    void thread_newSel5_cast_cast_fu_1177_p3();
    void thread_newSel7_cast_fu_1191_p1();
    void thread_newSel7_fu_1184_p3();
    void thread_newSel9_fu_1200_p3();
    void thread_newSel_cast_cast_fu_1145_p3();
    void thread_not_tmp_last_V_9_i_fu_657_p2();
    void thread_or_cond2_fu_1159_p2();
    void thread_or_cond4_fu_1172_p2();
    void thread_or_cond8_fu_1195_p2();
    void thread_or_cond_fu_1119_p2();
    void thread_or_cond_i_fu_925_p2();
    void thread_p_4_cast_i_fu_1052_p3();
    void thread_p_Result_10_fu_685_p3();
    void thread_p_Result_11_fu_629_p3();
    void thread_p_Result_12_fu_605_p6();
    void thread_p_Result_13_fu_643_p3();
    void thread_p_Result_1_fu_808_p5();
    void thread_p_Result_1_i_fu_885_p4();
    void thread_p_Result_8_fu_721_p3();
    void thread_p_Result_9_fu_699_p5();
    void thread_p_Result_s_fu_895_p5();
    void thread_rx_fifo_V_data_V0_status();
    void thread_rx_fifo_V_data_V0_update();
    void thread_rx_fifo_V_data_V_blk_n();
    void thread_rx_fifo_V_data_V_read();
    void thread_rx_fifo_V_keep_V_blk_n();
    void thread_rx_fifo_V_keep_V_read();
    void thread_rx_fifo_V_last_V_blk_n();
    void thread_rx_fifo_V_last_V_read();
    void thread_sel_tmp14_demorgan_fu_1071_p2();
    void thread_sel_tmp1_fu_1082_p2();
    void thread_sel_tmp23_demorgan_fu_1087_p2();
    void thread_sel_tmp2_fu_1125_p2();
    void thread_sel_tmp34_demorgan_fu_1103_p2();
    void thread_sel_tmp3_fu_1130_p2();
    void thread_sel_tmp4_fu_1092_p2();
    void thread_sel_tmp5_fu_1098_p2();
    void thread_sel_tmp6_fu_1108_p2();
    void thread_sel_tmp7_demorgan_fu_1067_p2();
    void thread_sel_tmp7_fu_1135_p2();
    void thread_sel_tmp8_fu_1140_p2();
    void thread_sel_tmp9_fu_1114_p2();
    void thread_sel_tmp_fu_1076_p2();
    void thread_storemerge1_i_fu_735_p3();
    void thread_storemerge4_i_fu_998_p3();
    void thread_storemerge5_i_fu_1020_p3();
    void thread_storemerge_cast_i_fu_663_p3();
    void thread_t_V_1_load_fu_677_p1();
    void thread_t_V_2_load_fu_447_p1();
    void thread_t_V_load_fu_761_p1();
    void thread_tmp_10_i_fu_469_p2();
    void thread_tmp_11_i_fu_979_p2();
    void thread_tmp_12_i_fu_937_p2();
    void thread_tmp_13_i_fu_583_p2();
    void thread_tmp_14_i_fu_475_p2();
    void thread_tmp_15_i_fu_943_p2();
    void thread_tmp_16_i_fu_571_p2();
    void thread_tmp_17_i_fu_481_p2();
    void thread_tmp_18_i_fu_949_p2();
    void thread_tmp_19_i_fu_559_p2();
    void thread_tmp_1_nbreadreq_fu_212_p5();
    void thread_tmp_20_i_fu_487_p2();
    void thread_tmp_21_i_fu_955_p2();
    void thread_tmp_22_i_fu_547_p2();
    void thread_tmp_23_i_fu_493_p2();
    void thread_tmp_24_i_fu_961_p2();
    void thread_tmp_25_i_fu_535_p2();
    void thread_tmp_26_i_fu_499_p2();
    void thread_tmp_27_i_fu_967_p2();
    void thread_tmp_28_i_fu_523_p2();
    void thread_tmp_29_i_fu_505_p2();
    void thread_tmp_2_fu_875_p1();
    void thread_tmp_30_i_fu_973_p2();
    void thread_tmp_31_i_fu_511_p2();
    void thread_tmp_32_i_fu_992_p2();
    void thread_tmp_3_fu_804_p1();
    void thread_tmp_4_fu_776_p1();
    void thread_tmp_4_i_fu_463_p2();
    void thread_tmp_5_fu_717_p1();
    void thread_tmp_6_fu_625_p1();
    void thread_tmp_6_i_fu_931_p2();
    void thread_tmp_7_fu_601_p1();
    void thread_tmp_8_i_fu_792_p2();
    void thread_tmp_9_i_fu_913_p2();
    void thread_tmp_i_fu_919_p2();
    void thread_tmp_keep_V_2_fu_1208_p3();
    void thread_tmp_last_V_fu_459_p1();
    void thread_tmp_nbreadreq_fu_200_p5();
    void thread_tx_fifo_V_data_V_1_ack_in();
    void thread_tx_fifo_V_data_V_1_ack_out();
    void thread_tx_fifo_V_data_V_1_data_out();
    void thread_tx_fifo_V_data_V_1_load_A();
    void thread_tx_fifo_V_data_V_1_load_B();
    void thread_tx_fifo_V_data_V_1_sel();
    void thread_tx_fifo_V_data_V_1_state_cmp_full();
    void thread_tx_fifo_V_data_V_1_vld_in();
    void thread_tx_fifo_V_data_V_1_vld_out();
    void thread_tx_fifo_V_keep_V_1_ack_in();
    void thread_tx_fifo_V_keep_V_1_ack_out();
    void thread_tx_fifo_V_keep_V_1_data_in();
    void thread_tx_fifo_V_keep_V_1_data_out();
    void thread_tx_fifo_V_keep_V_1_load_A();
    void thread_tx_fifo_V_keep_V_1_load_B();
    void thread_tx_fifo_V_keep_V_1_sel();
    void thread_tx_fifo_V_keep_V_1_state_cmp_full();
    void thread_tx_fifo_V_keep_V_1_vld_in();
    void thread_tx_fifo_V_keep_V_1_vld_out();
    void thread_tx_fifo_V_last_V_1_ack_in();
    void thread_tx_fifo_V_last_V_1_ack_out();
    void thread_tx_fifo_V_last_V_1_data_in();
    void thread_tx_fifo_V_last_V_1_data_out();
    void thread_tx_fifo_V_last_V_1_load_A();
    void thread_tx_fifo_V_last_V_1_load_B();
    void thread_tx_fifo_V_last_V_1_sel();
    void thread_tx_fifo_V_last_V_1_state_cmp_full();
    void thread_tx_fifo_V_last_V_1_vld_in();
    void thread_tx_fifo_V_last_V_1_vld_out();
    void thread_word_count_V_flag_1_s_fu_1006_p2();
    void thread_word_count_V_new_1_i_fu_1012_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
