

================================================================
== Vivado HLS Report for 'update_knn1'
================================================================
* Date:           Sun Sep  6 16:15:01 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      485|    72488| 4.850 us | 0.725 ms |  485|  72488|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_popcount_fu_370  |popcount  |        6|        6| 60.000 ns | 60.000 ns |    1|    1| function |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         8|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    68400|    68400|         9|          8|          1|  8550|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        6|        6|         2|          1|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|   1126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1364|   2588|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    660|    -|
|Register         |        0|      -|    1352|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      1|    2716|   4470|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|   ~0  |       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |knn_cluster1_mux_cud_U2  |knn_cluster1_mux_cud  |        0|      0|     0|    33|    0|
    |grp_popcount_fu_370      |popcount              |        0|      0|  1364|  2555|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        0|      0|  1364|  2588|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |knn_cluster1_mul_dEe_U3  |knn_cluster1_mul_dEe  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |training_set_V_U  |update_knn1_trainbkb  |        8|  0|   0|    0|   450|  256|     1|       115200|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        8|  0|   0|    0|   450|  256|     1|       115200|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln4659_fu_623_p2               |     *    |      0|  0|    6|          15|           2|
    |add_ln4150_fu_814_p2               |     +    |      0|  0|   12|           3|           3|
    |add_ln4454_5_fu_927_p2             |     +    |      0|  0|   10|           1|           2|
    |add_ln4454_fu_907_p2               |     +    |      0|  0|   12|           1|           3|
    |add_ln4609_fu_514_p2               |     +    |      0|  0|   39|           1|          32|
    |add_ln4653_1_fu_601_p2             |     +    |      0|  0|   10|           1|           2|
    |add_ln4653_fu_581_p2               |     +    |      0|  0|   15|           1|           9|
    |add_ln4658_fu_690_p2               |     +    |      0|  0|   15|           9|           9|
    |i_10_fu_669_p2                     |     +    |      0|  0|   15|           8|           1|
    |i_9_fu_472_p2                      |     +    |      0|  0|   19|          14|           1|
    |i_fu_436_p2                        |     +    |      0|  0|   15|           9|           1|
    |j_fu_1023_p2                       |     +    |      0|  0|   10|           1|           2|
    |min_distance_list_0_fu_1005_p7     |     +    |      0|  0|   12|           3|           3|
    |sub_ln4463_5_fu_949_p2             |     -    |      0|  0|   12|           3|           3|
    |sub_ln4463_fu_895_p2               |     -    |      0|  0|   12|           3|           3|
    |sub_ln4659_1_fu_641_p2             |     -    |      0|  0|   12|           3|           3|
    |sub_ln4659_fu_563_p2               |     -    |      0|  0|   12|           3|           3|
    |ap_block_pp1_stage1_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state11_pp1_stage0_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2                    |    and   |      0|  0|    2|           1|           1|
    |icmp_ln4141_1_fu_739_p2            |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln4141_2_fu_768_p2            |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln4141_7_fu_655_p2            |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln4141_fu_569_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln4149_fu_808_p2              |   icmp   |      0|  0|   13|           9|           9|
    |icmp_ln4454_fu_901_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln4456_fu_913_p2              |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln4463_1_fu_1042_p2           |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln4463_2_fu_1069_p2           |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln4463_8_fu_1084_p2           |   icmp   |      0|  0|    9|           4|           1|
    |icmp_ln4463_fu_1029_p2             |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln4474_1_fu_1163_p2           |   icmp   |      0|  0|   11|           6|           1|
    |icmp_ln4474_fu_1120_p2             |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln4479_1_fu_1169_p2           |   icmp   |      0|  0|   11|           6|           1|
    |icmp_ln4479_fu_1126_p2             |   icmp   |      0|  0|   11|           6|           2|
    |icmp_ln4568_fu_424_p2              |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln4571_fu_430_p2              |   icmp   |      0|  0|   13|           9|           7|
    |icmp_ln4585_fu_466_p2              |   icmp   |      0|  0|   13|          14|          14|
    |icmp_ln4653_fu_575_p2              |   icmp   |      0|  0|   13|           9|           7|
    |icmp_ln4655_fu_587_p2              |   icmp   |      0|  0|   11|           8|           6|
    |ap_block_pp1_stage0_01001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_pp1_stage1_iter0  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state20                   |    or    |      0|  0|    2|           1|           1|
    |or_ln4141_fu_782_p2                |    or    |      0|  0|    2|           1|           1|
    |label_list_2_9_fu_1175_p3          |  select  |      0|  0|   32|           1|           1|
    |min_distance_list_2_22_fu_1140_p3  |  select  |      0|  0|   32|           1|          32|
    |min_distance_list_2_23_fu_1155_p3  |  select  |      0|  0|   32|           1|          32|
    |min_distance_list_2_24_fu_1183_p3  |  select  |      0|  0|   32|           1|          32|
    |phitmp_i_2_fu_1090_p3              |  select  |      0|  0|    3|           1|           3|
    |select_ln4141_25_fu_732_p3         |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_26_fu_745_p3         |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_27_fu_761_p3         |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_28_fu_800_p3         |  select  |      0|  0|    9|           1|           9|
    |select_ln4141_29_fu_774_p3         |  select  |      0|  0|    3|           1|           3|
    |select_ln4141_30_fu_788_p3         |  select  |      0|  0|    2|           1|           2|
    |select_ln4141_fu_717_p3            |  select  |      0|  0|    9|           1|           9|
    |select_ln4454_fu_963_p3            |  select  |      0|  0|    2|           1|           2|
    |select_ln4463_10_fu_1102_p3        |  select  |      0|  0|    6|           1|           6|
    |select_ln4463_11_fu_919_p3         |  select  |      0|  0|    2|           1|           1|
    |select_ln4463_12_fu_955_p3         |  select  |      0|  0|    3|           1|           3|
    |select_ln4463_9_fu_1057_p3         |  select  |      0|  0|    6|           1|           6|
    |select_ln4463_fu_1034_p3           |  select  |      0|  0|    6|           1|           1|
    |select_ln4474_14_fu_1190_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln4474_15_fu_1198_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln4474_fu_1147_p3           |  select  |      0|  0|   32|           1|          32|
    |select_ln4479_24_fu_1206_p3        |  select  |      0|  0|   32|           1|           1|
    |select_ln4479_25_fu_1214_p3        |  select  |      0|  0|   32|           1|          32|
    |select_ln4479_fu_1132_p3           |  select  |      0|  0|   32|           1|           1|
    |select_ln4659_1_fu_611_p3          |  select  |      0|  0|    2|           1|           2|
    |select_ln4659_2_fu_647_p3          |  select  |      0|  0|    3|           1|           3|
    |select_ln4659_3_fu_661_p3          |  select  |      0|  0|    2|           1|           1|
    |select_ln4659_fu_593_p3            |  select  |      0|  0|    8|           1|           1|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|    2|           2|           1|
    |not_icmp_ln4463_fu_1047_p2         |    xor   |      0|  0|    2|           1|           2|
    |ret_V_fu_704_p2                    |    xor   |      0|  0|  196|         196|         196|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0| 1126|         553|         778|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Input_1_V_V_blk_n                  |    9|          2|    1|          2|
    |Output_1_V_V_blk_n                 |    9|          2|    1|          2|
    |Output_1_V_V_din                   |   47|         10|   32|        320|
    |ap_NS_fsm                          |  169|         38|    1|         38|
    |ap_done                            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter11           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   15|          3|    1|          3|
    |ap_phi_mux_i1_0_phi_fu_208_p4      |    9|          2|   14|         28|
    |ap_phi_mux_j_0_phi_fu_241_p4       |    9|          2|    2|          4|
    |ap_sig_allocacmp_knn_set_4_0_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_4_1_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_4_2_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_4_3_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_4_4_load  |    9|          2|    9|         18|
    |ap_sig_allocacmp_knn_set_4_5_load  |    9|          2|    9|         18|
    |empty_39_reg_215                   |    9|          2|   32|         64|
    |grp_load_fu_375_p1                 |   15|          3|   11|         33|
    |grp_load_fu_379_p1                 |   15|          3|   11|         33|
    |grp_load_fu_383_p1                 |   15|          3|   11|         33|
    |grp_load_fu_387_p1                 |   15|          3|   11|         33|
    |grp_load_fu_391_p1                 |   15|          3|   11|         33|
    |grp_load_fu_395_p1                 |   15|          3|   11|         33|
    |i1_0_reg_204                       |    9|          2|   14|         28|
    |i4_0_reg_248                       |    9|          2|    8|         16|
    |i_0_i_reg_270                      |    9|          2|    2|          4|
    |i_0_reg_192                        |    9|          2|    9|         18|
    |indvar_flatten11_reg_259           |    9|          2|    3|          6|
    |indvar_flatten_reg_226             |    9|          2|    9|         18|
    |j_0_i_reg_359                      |    9|          2|    2|          4|
    |j_0_reg_237                        |    9|          2|    2|          4|
    |knn_set_4_0                        |    9|          2|    9|         18|
    |knn_set_4_1                        |    9|          2|    9|         18|
    |knn_set_4_2                        |    9|          2|    9|         18|
    |knn_set_4_3                        |    9|          2|    9|         18|
    |knn_set_4_4                        |    9|          2|    9|         18|
    |knn_set_4_5                        |    9|          2|    9|         18|
    |label_list_1_reg_307               |    9|          2|   32|         64|
    |label_list_2_reg_294               |    9|          2|   32|         64|
    |min_distance_list_1_reg_346        |    9|          2|   32|         64|
    |min_distance_list_2_reg_333        |    9|          2|   32|         64|
    |real_start                         |    9|          2|    1|          2|
    |tmp_V_188_reg_320                  |    9|          2|   32|         64|
    |tmp_V_191_reg_281                  |    9|          2|   32|         64|
    |training_set_V_address0            |   15|          3|    9|         27|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  660|        144|  513|       1394|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |   37|   0|   37|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |    1|   0|    1|          0|
    |empty_39_reg_215                      |   32|   0|   32|          0|
    |i1_0_reg_204                          |   14|   0|   14|          0|
    |i4_0_reg_248                          |    8|   0|    8|          0|
    |i_0_i_reg_270                         |    2|   0|    2|          0|
    |i_0_reg_192                           |    9|   0|    9|          0|
    |i_9_reg_1259                          |   14|   0|   14|          0|
    |i_reg_1240                            |    9|   0|    9|          0|
    |icmp_ln4141_2_reg_1340                |    1|   0|    1|          0|
    |icmp_ln4454_reg_1356                  |    1|   0|    1|          0|
    |icmp_ln4568_reg_1233                  |    1|   0|    1|          0|
    |icmp_ln4585_reg_1255                  |    1|   0|    1|          0|
    |icmp_ln4653_reg_1274                  |    1|   0|    1|          0|
    |index_4                               |   32|   0|   32|          0|
    |indvar_flatten11_reg_259              |    3|   0|    3|          0|
    |indvar_flatten_reg_226                |    9|   0|    9|          0|
    |j_0_i_reg_359                         |    2|   0|    2|          0|
    |j_0_reg_237                           |    2|   0|    2|          0|
    |knn_set_4_0                           |    9|   0|   11|          2|
    |knn_set_4_1                           |    9|   0|   11|          2|
    |knn_set_4_2                           |    9|   0|   11|          2|
    |knn_set_4_3                           |    9|   0|   11|          2|
    |knn_set_4_4                           |    9|   0|   11|          2|
    |knn_set_4_5                           |    9|   0|   11|          2|
    |label_list_1_reg_307                  |   32|   0|   32|          0|
    |label_list_2_reg_294                  |   32|   0|   32|          0|
    |lhs_V_reg_1269                        |  196|   0|  196|          0|
    |min_distance_list_0_reg_1370          |   32|   0|   32|          0|
    |min_distance_list_1_reg_346           |   32|   0|   32|          0|
    |min_distance_list_2_reg_333           |   32|   0|   32|          0|
    |mul_ln4659_reg_1293                   |   15|   0|   15|          0|
    |reg_399                               |   32|   0|   32|          0|
    |reg_404                               |   32|   0|   32|          0|
    |reg_408                               |   32|   0|   32|          0|
    |reg_412                               |   32|   0|   32|          0|
    |reg_416                               |   32|   0|   32|          0|
    |ret_V_reg_1325                        |  196|   0|  196|          0|
    |select_ln4141_26_reg_1330             |    9|   0|    9|          0|
    |select_ln4141_27_reg_1335             |    9|   0|    9|          0|
    |select_ln4141_30_reg_1345             |    2|   0|    2|          0|
    |select_ln4659_1_reg_1288              |    2|   0|    2|          0|
    |select_ln4659_2_reg_1298              |    3|   0|    3|          0|
    |select_ln4659_3_reg_1303              |    1|   0|    1|          0|
    |select_ln4659_reg_1283                |    8|   0|    8|          0|
    |select_ln4659_reg_1283_pp2_iter1_reg  |    8|   0|    8|          0|
    |start_once_reg                        |    1|   0|    1|          0|
    |tmp_V_169_reg_1245                    |   32|   0|   32|          0|
    |tmp_V_170_reg_1250                    |   32|   0|   32|          0|
    |tmp_V_188_reg_320                     |   32|   0|   32|          0|
    |tmp_V_191_reg_281                     |   32|   0|   32|          0|
    |trunc_ln414_reg_1264                  |    4|   0|    4|          0|
    |trunc_ln4659_mid2_reg_1315            |    9|   0|    9|          0|
    |icmp_ln4653_reg_1274                  |   64|  32|    1|          0|
    |select_ln4659_2_reg_1298              |   64|  32|    3|          0|
    |select_ln4659_3_reg_1303              |   64|  32|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1352|  96| 1177|         12|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  update_knn1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  update_knn1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  update_knn1 | return value |
|start_full_n         |  in |    1| ap_ctrl_hs |  update_knn1 | return value |
|ap_done              | out |    1| ap_ctrl_hs |  update_knn1 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  update_knn1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  update_knn1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  update_knn1 | return value |
|start_out            | out |    1| ap_ctrl_hs |  update_knn1 | return value |
|start_write          | out |    1| ap_ctrl_hs |  update_knn1 | return value |
|Input_1_V_V          |  in |   32|    ap_hs   |  Input_1_V_V |    pointer   |
|Input_1_V_V_ap_vld   |  in |    1|    ap_hs   |  Input_1_V_V |    pointer   |
|Input_1_V_V_ap_ack   | out |    1|    ap_hs   |  Input_1_V_V |    pointer   |
|Output_1_V_V_din     | out |   32|   ap_fifo  | Output_1_V_V |    pointer   |
|Output_1_V_V_full_n  |  in |    1|   ap_fifo  | Output_1_V_V |    pointer   |
|Output_1_V_V_write   | out |    1|   ap_fifo  | Output_1_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

