{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604505883653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604505883661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 01:04:43 2020 " "Processing started: Thu Nov 05 01:04:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604505883661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505883661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jeomja -c AsToBr " "Command: quartus_map --read_settings_files=on --write_settings_files=off jeomja -c AsToBr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505883661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604505884089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604505884089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "astobr.v 1 1 " "Found 1 design units, including 1 entities, in source file astobr.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsToBr " "Found entity 1: AsToBr" {  } { { "AsToBr.v" "" { Text "C:/modelsimproject/jeomja/AsToBr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604505891239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD cont.v(5) " "Verilog HDL Declaration information at cont.v(5): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604505891241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.v 1 1 " "Found 1 design units, including 1 entities, in source file cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604505891242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempsave.v 1 1 " "Found 1 design units, including 1 entities, in source file tempsave.v" { { "Info" "ISGN_ENTITY_NAME" "1 tempsave " "Found entity 1: tempsave" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604505891244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891244 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(22) " "Verilog HDL Module Instantiation warning at top.v(22): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "C:/modelsimproject/jeomja/top.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1604505891246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/modelsimproject/jeomja/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604505891247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cc cont.v(28) " "Verilog HDL Implicit Net warning at cont.v(28): created implicit net for \"cc\"" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604505891247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604505891269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:C0 " "Elaborating entity \"cont\" for hierarchy \"cont:C0\"" {  } { { "top.v" "C0" { Text "C:/modelsimproject/jeomja/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604505891276 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cont.v(67) " "Verilog HDL Case Statement information at cont.v(67): all case item expressions in this case statement are onehot" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 67 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cscplt cont.v(54) " "Verilog HDL Always Construct warning at cont.v(54): inferring latch(es) for variable \"cscplt\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numcplt cont.v(54) " "Verilog HDL Always Construct warning at cont.v(54): inferring latch(es) for variable \"numcplt\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns cont.v(54) " "Verilog HDL Always Construct warning at cont.v(54): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmode cont.v(54) " "Verilog HDL Always Construct warning at cont.v(54): inferring latch(es) for variable \"tmode\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dcs cont.v(54) " "Verilog HDL Always Construct warning at cont.v(54): inferring latch(es) for variable \"dcs\", which holds its previous value in one or more paths through the always construct" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dcs cont.v(54) " "Inferred latch for \"dcs\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmode cont.v(54) " "Inferred latch for \"tmode\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.DEL cont.v(54) " "Inferred latch for \"ns.DEL\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.BRO cont.v(54) " "Inferred latch for \"ns.BRO\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.SSO cont.v(54) " "Inferred latch for \"ns.SSO\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.NSO cont.v(54) " "Inferred latch for \"ns.NSO\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891277 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.CSO cont.v(54) " "Inferred latch for \"ns.CSO\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891278 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.LOAD cont.v(54) " "Inferred latch for \"ns.LOAD\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891278 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.IDLE cont.v(54) " "Inferred latch for \"ns.IDLE\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891278 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numcplt cont.v(54) " "Inferred latch for \"numcplt\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891278 "|cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cscplt cont.v(54) " "Inferred latch for \"cscplt\" at cont.v(54)" {  } { { "cont.v" "" { Text "C:/modelsimproject/jeomja/cont.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891278 "|cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsToBr AsToBr:D0 " "Elaborating entity \"AsToBr\" for hierarchy \"AsToBr:D0\"" {  } { { "top.v" "D0" { Text "C:/modelsimproject/jeomja/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604505891278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempsave tempsave:T0 " "Elaborating entity \"tempsave\" for hierarchy \"tempsave:T0\"" {  } { { "top.v" "T0" { Text "C:/modelsimproject/jeomja/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604505891288 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "initer tempsave.v(30) " "Verilog HDL Always Construct warning at tempsave.v(30): inferring latch(es) for variable \"initer\", which holds its previous value in one or more paths through the always construct" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891289 "|top|tempsave:T0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outiter tempsave.v(30) " "Verilog HDL Always Construct warning at tempsave.v(30): inferring latch(es) for variable \"outiter\", which holds its previous value in one or more paths through the always construct" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891290 "|top|tempsave:T0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tempsave.v(60) " "Verilog HDL Case Statement warning at tempsave.v(60): incomplete case statement has no default case item" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1604505891290 "|top|tempsave:T0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out tempsave.v(60) " "Verilog HDL Always Construct warning at tempsave.v(60): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604505891290 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] tempsave.v(60) " "Inferred latch for \"out\[0\]\" at tempsave.v(60)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] tempsave.v(60) " "Inferred latch for \"out\[1\]\" at tempsave.v(60)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] tempsave.v(60) " "Inferred latch for \"out\[2\]\" at tempsave.v(60)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] tempsave.v(60) " "Inferred latch for \"out\[3\]\" at tempsave.v(60)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] tempsave.v(60) " "Inferred latch for \"out\[4\]\" at tempsave.v(60)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] tempsave.v(60) " "Inferred latch for \"out\[5\]\" at tempsave.v(60)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outiter\[0\] tempsave.v(30) " "Inferred latch for \"outiter\[0\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outiter\[1\] tempsave.v(30) " "Inferred latch for \"outiter\[1\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outiter\[2\] tempsave.v(30) " "Inferred latch for \"outiter\[2\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outiter\[3\] tempsave.v(30) " "Inferred latch for \"outiter\[3\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "initer\[0\] tempsave.v(30) " "Inferred latch for \"initer\[0\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "initer\[1\] tempsave.v(30) " "Inferred latch for \"initer\[1\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "initer\[2\] tempsave.v(30) " "Inferred latch for \"initer\[2\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "initer\[3\] tempsave.v(30) " "Inferred latch for \"initer\[3\]\" at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891291 "|top|tempsave:T0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "initer\[3\] tempsave.v(15) " "Can't resolve multiple constant drivers for net \"initer\[3\]\" at tempsave.v(15)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "tempsave.v(30) " "Constant driver at tempsave.v(30)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "initer\[2\] tempsave.v(15) " "Can't resolve multiple constant drivers for net \"initer\[2\]\" at tempsave.v(15)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "initer\[1\] tempsave.v(15) " "Can't resolve multiple constant drivers for net \"initer\[1\]\" at tempsave.v(15)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "initer\[0\] tempsave.v(15) " "Can't resolve multiple constant drivers for net \"initer\[0\]\" at tempsave.v(15)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 15 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outiter\[3\] tempsave.v(24) " "Can't resolve multiple constant drivers for net \"outiter\[3\]\" at tempsave.v(24)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outiter\[2\] tempsave.v(24) " "Can't resolve multiple constant drivers for net \"outiter\[2\]\" at tempsave.v(24)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outiter\[1\] tempsave.v(24) " "Can't resolve multiple constant drivers for net \"outiter\[1\]\" at tempsave.v(24)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "outiter\[0\] tempsave.v(24) " "Can't resolve multiple constant drivers for net \"outiter\[0\]\" at tempsave.v(24)" {  } { { "tempsave.v" "" { Text "C:/modelsimproject/jeomja/tempsave.v" 24 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tempsave:T0 " "Can't elaborate user hierarchy \"tempsave:T0\"" {  } { { "top.v" "T0" { Text "C:/modelsimproject/jeomja/top.v" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604505891293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/modelsimproject/jeomja/output_files/AsToBr.map.smsg " "Generated suppressed messages file C:/modelsimproject/jeomja/output_files/AsToBr.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891310 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604505891343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 01:04:51 2020 " "Processing ended: Thu Nov 05 01:04:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604505891343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604505891343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604505891343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891343 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604505891928 ""}
