Flow report for Group_16
Mon Aug 01 19:04:40 2016
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Mon Aug 01 19:04:40 2016      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Group_16                                   ;
; Top-level Entity Name              ; Group_16                                   ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 8 / 5,136 ( < 1 % )                        ;
;     Total combinational functions  ; 0 / 5,136 ( 0 % )                          ;
;     Dedicated logic registers      ; 8 / 5,136 ( < 1 % )                        ;
; Total registers                    ; 8                                          ;
; Total pins                         ; 10 / 183 ( 5 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
; Device                             ; EP3C5F256C6                                ;
; Timing Models                      ; Final                                      ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/01/2016 19:02:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; Group_16            ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                          ;
+-------------------------------------+----------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                                ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 241955399645626.147003494811832                                      ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                                   ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                          ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                            ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                             ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                               ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                         ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:06     ; 1.0                     ; 422 MB              ; 00:00:05                           ;
; Fitter                    ; 00:00:23     ; 1.0                     ; 592 MB              ; 00:00:14                           ;
; Assembler                 ; 00:00:04     ; 1.0                     ; 396 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 411 MB              ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 355 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 353 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 372 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 353 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 364 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 353 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 372 MB              ; 00:00:02                           ;
; Total                     ; 00:00:50     ; --                      ; --                  ; 00:00:40                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Windows-PC       ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16
quartus_fit --read_settings_files=off --write_settings_files=off UART_Design -c Group_16
quartus_asm --read_settings_files=off --write_settings_files=off UART_Design -c Group_16
quartus_sta UART_Design -c Group_16
quartus_eda --read_settings_files=off --write_settings_files=off UART_Design -c Group_16
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog UART_Design -c Group_16 --vector_source=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Waveform.vwf --testbench_file=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/ UART_Design -c Group_16
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog UART_Design -c Group_16 --vector_source=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Waveform.vwf --testbench_file=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/ UART_Design -c Group_16
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog UART_Design -c Group_16 --vector_source=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Waveform.vwf --testbench_file=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/qsim/ UART_Design -c Group_16



