<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p957" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_957{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_957{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_957{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_957{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_957{left:96px;bottom:1038px;}
#t6_957{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_957{left:96px;bottom:1011px;}
#t8_957{left:124px;bottom:1011px;letter-spacing:0.15px;word-spacing:-0.58px;}
#t9_957{left:96px;bottom:983px;}
#ta_957{left:124px;bottom:983px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_957{left:96px;bottom:956px;}
#tc_957{left:124px;bottom:956px;letter-spacing:0.11px;word-spacing:0.37px;}
#td_957{left:124px;bottom:934px;letter-spacing:0.12px;word-spacing:-0.47px;}
#te_957{left:96px;bottom:899px;letter-spacing:0.11px;word-spacing:-0.57px;}
#tf_957{left:96px;bottom:878px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tg_957{left:96px;bottom:856px;letter-spacing:0.14px;word-spacing:-0.36px;}
#th_957{left:96px;bottom:821px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ti_957{left:96px;bottom:800px;letter-spacing:0.13px;word-spacing:-1.07px;}
#tj_957{left:96px;bottom:779px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tk_957{left:96px;bottom:743px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tl_957{left:96px;bottom:722px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_957{left:96px;bottom:701px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tn_957{left:96px;bottom:679px;letter-spacing:0.11px;word-spacing:-0.45px;}
#to_957{left:96px;bottom:644px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_957{left:96px;bottom:623px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tq_957{left:96px;bottom:601px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tr_957{left:96px;bottom:566px;letter-spacing:0.14px;word-spacing:-0.5px;}
#ts_957{left:96px;bottom:545px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tt_957{left:96px;bottom:523px;letter-spacing:0.12px;word-spacing:-0.65px;}
#tu_957{left:96px;bottom:502px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_957{left:96px;bottom:466px;letter-spacing:-0.09px;word-spacing:0.01px;}
#tw_957{left:206px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tx_957{left:96px;bottom:443px;letter-spacing:0.12px;word-spacing:-0.47px;}
#ty_957{left:96px;bottom:422px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_957{left:96px;bottom:392px;}
#t10_957{left:124px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t11_957{left:124px;bottom:370px;letter-spacing:0.13px;word-spacing:0.72px;}
#t12_957{left:124px;bottom:349px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t13_957{left:96px;bottom:321px;}
#t14_957{left:124px;bottom:321px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t15_957{left:124px;bottom:300px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t16_957{left:96px;bottom:272px;}
#t17_957{left:124px;bottom:272px;letter-spacing:0.15px;word-spacing:0.04px;}
#t18_957{left:124px;bottom:251px;letter-spacing:0.12px;word-spacing:-0.24px;}
#t19_957{left:96px;bottom:223px;}
#t1a_957{left:124px;bottom:223px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_957{left:96px;bottom:196px;}
#t1c_957{left:124px;bottom:196px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t1d_957{left:96px;bottom:168px;}
#t1e_957{left:124px;bottom:168px;letter-spacing:0.13px;word-spacing:1.78px;}
#t1f_957{left:124px;bottom:147px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1g_957{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_957{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_957{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_957{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_957{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_957{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_957{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_957{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts957" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg957Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg957" style="-webkit-user-select: none;"><object width="935" height="1210" data="957/957.svg" type="image/svg+xml" id="pdf957" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_957" class="t s1_957">Secure Virtual Machine </span><span id="t2_957" class="t s2_957">502 </span>
<span id="t3_957" class="t s3_957">24593—Rev. 3.41—June 2023 </span><span id="t4_957" class="t s3_957">AMD64 Technology </span>
<span id="t5_957" class="t s4_957">• </span><span id="t6_957" class="t s5_957">DR6 and DR7—The guest’s breakpoint state. </span>
<span id="t7_957" class="t s4_957">• </span><span id="t8_957" class="t s5_957">V_TPR—The guest’s virtual TPR. </span>
<span id="t9_957" class="t s4_957">• </span><span id="ta_957" class="t s5_957">V_IRQ—The flag indicating whether a virtual interrupt is pending in the guest. </span>
<span id="tb_957" class="t s4_957">• </span><span id="tc_957" class="t s5_957">CPL—If the guest is in real mode, the CPL is forced to 0; if the guest is in v86 mode, the CPL is </span>
<span id="td_957" class="t s5_957">forced to 3. Otherwise, the CPL saved in the VMCB is used. </span>
<span id="te_957" class="t s5_957">The processor checks the loaded guest state for consistency. If a consistency check fails while loading </span>
<span id="tf_957" class="t s5_957">guest state, the processor performs a #VMEXIT. For additional information, see “Canonicalization </span>
<span id="tg_957" class="t s5_957">and Consistency Checks” on page 503. </span>
<span id="th_957" class="t s5_957">If the guest is in PAE paging mode according to the registers just loaded and nested paging is not </span>
<span id="ti_957" class="t s5_957">enabled, the processor will also read the four PDPEs pointed to by the newly loaded CR3 value; setting </span>
<span id="tj_957" class="t s5_957">any reserved bits in the PDPEs also causes a #VMEXIT. </span>
<span id="tk_957" class="t s5_957">It is possible for the VMRUN instruction to load a guest rIP that is outside the limit of the guest code </span>
<span id="tl_957" class="t s5_957">segment or that is non-canonical (if running in long mode). If this occurs, a #GP fault is delivered </span>
<span id="tm_957" class="t s5_957">inside the guest; the rIP falling outside the limit of the guest code segment is not considered illegal </span>
<span id="tn_957" class="t s5_957">guest state. </span>
<span id="to_957" class="t s5_957">After all guest state is loaded, and intercepts and other control bits are set up, the processor reenables </span>
<span id="tp_957" class="t s5_957">interrupts by setting GIF to 1. It is assumed that VMM software cleared GIF some time before </span>
<span id="tq_957" class="t s5_957">executing the VMRUN instruction, to ensure an atomic state switch. </span>
<span id="tr_957" class="t s5_957">Some processor models allow the VMM to designate certain guest VMCB fields as “clean,” meaning </span>
<span id="ts_957" class="t s5_957">that they haven't been modified relative to the current state of hardware. This allows the hardware to </span>
<span id="tt_957" class="t s5_957">optimize execution of VMRUN. See Section 15.15 for details on which fields may be affected by this. </span>
<span id="tu_957" class="t s5_957">The descriptions below assume all fields are loaded. </span>
<span id="tv_957" class="t s6_957">Control Bits. </span><span id="tw_957" class="t s5_957">Besides loading guest state, the VMRUN instruction reads various control fields from </span>
<span id="tx_957" class="t s5_957">the VMCB; most of these fields are not written back to the VMCB on #VMEXIT, since they cannot </span>
<span id="ty_957" class="t s5_957">change during guest execution: </span>
<span id="tz_957" class="t s4_957">• </span><span id="t10_957" class="t s5_957">TSC_OFFSET—an offset to add when the guest reads the TSC (time stamp counter). Guest writes </span>
<span id="t11_957" class="t s5_957">to the TSC can be intercepted and emulated by changing the offset (without writing the physical </span>
<span id="t12_957" class="t s5_957">TSC). This offset is cleared when the guest exits back to the host. </span>
<span id="t13_957" class="t s4_957">• </span><span id="t14_957" class="t s5_957">V_INTR_PRIO, V_INTR_VECTOR, V_IGN_TPR—fields used to describe a virtual interrupt for </span>
<span id="t15_957" class="t s5_957">the guest (see “Injecting Virtual (INTR) Interrupts” on page 533). </span>
<span id="t16_957" class="t s4_957">• </span><span id="t17_957" class="t s5_957">V_INTR_MASKING—controls whether masking of interrupts (in EFLAGS.IF and TPR) is to be </span>
<span id="t18_957" class="t s5_957">virtualized (Section 15.21). </span>
<span id="t19_957" class="t s4_957">• </span><span id="t1a_957" class="t s5_957">The address space ID (ASID) to use while running the guest. </span>
<span id="t1b_957" class="t s4_957">• </span><span id="t1c_957" class="t s5_957">A field to control flushing of the TLB during a VMRUN (see Section 15.16). </span>
<span id="t1d_957" class="t s4_957">• </span><span id="t1e_957" class="t s5_957">The intercept vectors describing the active intercepts for the guest. On exit from the guest, the </span>
<span id="t1f_957" class="t s5_957">internal intercept registers are cleared so no host operations will be intercepted. </span>
<span id="t1g_957" class="t s7_957">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
