{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1524627925852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1524627925853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 11:45:25 2018 " "Processing started: Wed Apr 25 11:45:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1524627925853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1524627925853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BKM -c BKM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BKM -c BKM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1524627925853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1524627926347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buc_recieve.v 1 1 " "Found 1 design units, including 1 entities, in source file buc_recieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 buc_recieve " "Found entity 1: buc_recieve" {  } { { "buc_recieve.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc_recieve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524627926416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524627926416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buc_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file buc_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 buc_devider " "Found entity 1: buc_devider" {  } { { "buc_devider.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524627926420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524627926420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buc.v 1 1 " "Found 1 design units, including 1 entities, in source file buc.v" { { "Info" "ISGN_ENTITY_NAME" "1 buc " "Found entity 1: buc" {  } { { "buc.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524627926424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524627926424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file barc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barc_tb " "Found entity 1: barc_tb" {  } { { "barc_tb.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/barc_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1524627926429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1524627926429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid barc_tb.v(43) " "Verilog HDL Implicit Net warning at barc_tb.v(43): created implicit net for \"valid\"" {  } { { "barc_tb.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/barc_tb.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1524627926429 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "threshold packed buc.v(6) " "Verilog HDL Port Declaration warning at buc.v(6): data type declaration for \"threshold\" declares packed dimensions but the port declaration declaration does not" {  } { { "buc.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1524627926430 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "threshold buc.v(3) " "HDL info at buc.v(3): see declaration for object \"threshold\"" {  } { { "buc.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1524627926430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buc " "Elaborating entity \"buc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1524627926461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buc_devider buc_devider:U1 " "Elaborating entity \"buc_devider\" for hierarchy \"buc_devider:U1\"" {  } { { "buc.v" "U1" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524627926481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buc_devider.v(15) " "Verilog HDL assignment warning at buc_devider.v(15): truncated value with size 32 to match size of target (5)" {  } { { "buc_devider.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc_devider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524627926482 "|buc|buc_devider:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 buc_devider.v(17) " "Verilog HDL assignment warning at buc_devider.v(17): truncated value with size 32 to match size of target (5)" {  } { { "buc_devider.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc_devider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1524627926482 "|buc|buc_devider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buc_recieve buc_recieve:U2 " "Elaborating entity \"buc_recieve\" for hierarchy \"buc_recieve:U2\"" {  } { { "buc.v" "U2" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1524627926501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1524627927811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1524627928604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1524627928604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[0\] " "No output dependent on input pin \"threshold\[0\]\"" {  } { { "buc.v" "" { Text "C:/Users/an/Desktop/Verilog_test/BKM/buc.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1524627928665 "|buc|threshold[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1524627928665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1524627928666 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1524627928666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1524627928666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1524627928666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1524627928793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 11:45:28 2018 " "Processing ended: Wed Apr 25 11:45:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1524627928793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1524627928793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1524627928793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1524627928793 ""}
