{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425601031233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425601031243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 16:17:10 2015 " "Processing started: Thu Mar  5 16:17:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425601031243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425601031243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425601031244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1425601034972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/StartSignal.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/StartSignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal " "Found entity 1: StartSignal" {  } { { "StartSignal/synthesis/StartSignal.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/StartSignal.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "StartSignal/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "StartSignal/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_irq_mapper_001 " "Found entity 1: StartSignal_irq_mapper_001" {  } { { "StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_irq_mapper " "Found entity 1: StartSignal_irq_mapper" {  } { { "StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1 " "Found entity 1: StartSignal_mm_interconnect_1" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040671 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_1_rsp_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_1_rsp_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_1_cmd_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_1_cmd_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040965 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601040965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601040965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_id_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_1_id_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041074 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_1_id_router " "Found entity 2: StartSignal_mm_interconnect_1_id_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_addr_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_1_addr_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041110 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_1_addr_router " "Found entity 2: StartSignal_mm_interconnect_1_addr_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0 " "Found entity 1: StartSignal_mm_interconnect_0" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_0_rsp_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_0_rsp_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_0_cmd_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_0_cmd_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_id_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_0_id_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041516 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_0_id_router " "Found entity 2: StartSignal_mm_interconnect_0_id_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425601041548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_addr_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_0_addr_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041552 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_0_addr_router " "Found entity 2: StartSignal_mm_interconnect_0_addr_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_pio_1 " "Found entity 1: StartSignal_pio_1" {  } { { "StartSignal/synthesis/submodules/StartSignal_pio_1.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_pio_0 " "Found entity 1: StartSignal_pio_0" {  } { { "StartSignal/synthesis/submodules/StartSignal_pio_0.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_start_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_start_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_start_signal " "Found entity 1: StartSignal_start_signal" {  } { { "StartSignal/synthesis/submodules/StartSignal_start_signal.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_start_signal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_system_console.v 5 5 " "Found 5 design units, including 5 entities, in source file StartSignal/synthesis/submodules/StartSignal_system_console.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_system_console_sim_scfifo_w " "Found entity 1: StartSignal_system_console_sim_scfifo_w" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_system_console.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041697 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_system_console_scfifo_w " "Found entity 2: StartSignal_system_console_scfifo_w" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_system_console.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041697 ""} { "Info" "ISGN_ENTITY_NAME" "3 StartSignal_system_console_sim_scfifo_r " "Found entity 3: StartSignal_system_console_sim_scfifo_r" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_system_console.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041697 ""} { "Info" "ISGN_ENTITY_NAME" "4 StartSignal_system_console_scfifo_r " "Found entity 4: StartSignal_system_console_scfifo_r" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_system_console.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041697 ""} { "Info" "ISGN_ENTITY_NAME" "5 StartSignal_system_console " "Found entity 5: StartSignal_system_console" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_system_console.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_ram " "Found entity 1: StartSignal_ram" {  } { { "StartSignal/synthesis/submodules/StartSignal_ram.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS " "Found entity 1: StartSignal_Arm_A9_HPS" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS_hps_io " "Found entity 1: StartSignal_Arm_A9_HPS_hps_io" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "StartSignal/synthesis/submodules/hps_sdram.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601041997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601041997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "StartSignal/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS_hps_io_border " "Found entity 1: StartSignal_Arm_A9_HPS_hps_io_border" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS_fpga_interfaces " "Found entity 1: StartSignal_Arm_A9_HPS_fpga_interfaces" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv" "" { Text "/home/beast13/181/lab6/lab6Edit/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/RAW2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file v/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_CCD_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/CCD_Capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601042955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601042955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043002 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1425601043038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/SEG7_LUT_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/Line_Buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "/home/beast13/181/lab6/lab6Edit/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/beast13/181/lab6/lab6Edit/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425601043329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043329 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" DE1_SoC_CAMERA.v(500) " "Verilog HDL syntax error at DE1_SoC_CAMERA.v(500) near text \",\";  expecting \")\"" {  } { { "DE1_SoC_CAMERA.v" "" { Text "/home/beast13/181/lab6/lab6Edit/DE1_SoC_CAMERA.v" 500 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1425601043365 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC_CAMERA DE1_SoC_CAMERA.v(37) " "Ignored design unit \"DE1_SoC_CAMERA\" at DE1_SoC_CAMERA.v(37) due to previous errors" {  } { { "DE1_SoC_CAMERA.v" "" { Text "/home/beast13/181/lab6/lab6Edit/DE1_SoC_CAMERA.v" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1425601043365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC_CAMERA.v 0 0 " "Found 0 design units, including 0 entities, in source file DE1_SoC_CAMERA.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425601043368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/beast13/181/lab6/lab6Edit/DE1_SoC_CAMERA.map.smsg " "Generated suppressed messages file /home/beast13/181/lab6/lab6Edit/DE1_SoC_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425601043603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425601043994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar  5 16:17:23 2015 " "Processing ended: Thu Mar  5 16:17:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425601043994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425601043994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425601043994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425601043994 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425601044353 ""}
