// Seed: 2138767720
module module_0;
  assign id_1 = id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1;
  id_1 :
  assert property (@(id_1 or posedge 1) id_1 - !1 - id_1)
  else;
  id_2(
      .id_0(id_1), .id_1(1), .id_2(id_1), .id_3(1 + 1 && id_3), .id_4(id_1)
  );
  assign id_1 = id_1;
  module_0 modCall_1 ();
  id_4(
      .id_0(1), .id_1(1 - 1), .id_2(1)
  );
  wire id_5;
  wire id_6;
  supply0 id_7 = 1;
endmodule
