|game2048
clk => clk.IN20
rst => rst.IN20
row[0] => row[0].IN1
row[1] => row[1].IN1
row[2] => row[2].IN1
row[3] => row[3].IN1
col[0] <= keypad4x4:key.port3
col[1] <= keypad4x4:key.port3
col[2] <= keypad4x4:key.port3
col[3] <= keypad4x4:key.port3
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= vga_800_600:video.port2
vsync <= vga_800_600:video.port3
LEDOut[0] <= led8:led.port10
LEDOut[1] <= led8:led.port10
LEDOut[2] <= led8:led.port10
LEDOut[3] <= led8:led.port10
LEDOut[4] <= led8:led.port10
LEDOut[5] <= led8:led.port10
LEDOut[6] <= led8:led.port10
LEDOut[7] <= led8:led.port10
DigitSelect[0] <= led8:led.port11
DigitSelect[1] <= led8:led.port11
DigitSelect[2] <= led8:led.port11
Light[0] <= <GND>
Light[1] <= <GND>
Light[2] <= <GND>
Light[3] <= <GND>
Light[4] <= <GND>
Light[5] <= <GND>
Light[6] <= <GND>
Light[7] <= <GND>


|game2048|keypad4x4:key
clk => col[0]~reg0.CLK
clk => col[1]~reg0.CLK
clk => col[2]~reg0.CLK
clk => col[3]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => code[0]~reg0.ACLR
rst => code[1]~reg0.ACLR
rst => code[2]~reg0.ACLR
rst => code[3]~reg0.ACLR
rst => col[0]~reg0.ACLR
rst => col[1]~reg0.ACLR
rst => col[2]~reg0.ACLR
rst => col[3]~reg0.ACLR
rst => rowdown[0].ENA
rst => rowdown[3].ENA
rst => rowdown[2].ENA
rst => rowdown[1].ENA
row[0] => Decoder1.IN3
row[0] => Equal1.IN3
row[1] => Decoder1.IN2
row[1] => Equal1.IN2
row[2] => Decoder1.IN1
row[2] => Equal1.IN1
row[3] => Decoder1.IN0
row[3] => Equal1.IN0
col[0] <= col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col[1] <= col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col[2] <= col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
col[3] <= col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code[0] <= code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code[1] <= code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code[2] <= code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
code[3] <= code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keydown <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
scan_clk <= cnt[14].DB_MAX_OUTPUT_PORT_TYPE


|game2048|led8:led
clk => Refresh[0].CLK
clk => Refresh[1].CLK
clk => Refresh[2].CLK
rst => ~NO_FANOUT~
LED1[0] => LED[0].DATAB
LED1[1] => LED[1].DATAB
LED1[2] => LED[2].DATAB
LED1[3] => LED[3].DATAB
LED2[0] => LED.DATAB
LED2[1] => LED.DATAB
LED2[2] => LED.DATAB
LED2[3] => LED.DATAB
LED3[0] => LED.DATAB
LED3[1] => LED.DATAB
LED3[2] => LED.DATAB
LED3[3] => LED.DATAB
LED4[0] => LED.DATAB
LED4[1] => LED.DATAB
LED4[2] => LED.DATAB
LED4[3] => LED.DATAB
LED5[0] => LED.DATAB
LED5[1] => LED.DATAB
LED5[2] => LED.DATAB
LED5[3] => LED.DATAB
LED6[0] => LED.DATAB
LED6[1] => LED.DATAB
LED6[2] => LED.DATAB
LED6[3] => LED.DATAB
LED7[0] => LED.DATAB
LED7[1] => LED.DATAB
LED7[2] => LED.DATAB
LED7[3] => LED.DATAB
LED8[0] => LED.DATAA
LED8[1] => LED.DATAA
LED8[2] => LED.DATAA
LED8[3] => LED.DATAA
LEDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LEDOut[7] <= <GND>
DigitSelect[0] <= Refresh[0].DB_MAX_OUTPUT_PORT_TYPE
DigitSelect[1] <= Refresh[1].DB_MAX_OUTPUT_PORT_TYPE
DigitSelect[2] <= Refresh[2].DB_MAX_OUTPUT_PORT_TYPE


|game2048|LFSR8_11D:LFSR8_11D
clk => LFSR[0]~reg0.CLK
clk => LFSR[1]~reg0.CLK
clk => LFSR[2]~reg0.CLK
clk => LFSR[3]~reg0.CLK
clk => LFSR[4]~reg0.CLK
clk => LFSR[5]~reg0.CLK
clk => LFSR[6]~reg0.CLK
clk => LFSR[7]~reg0.CLK
rst => LFSR[0]~reg0.PRESET
rst => LFSR[1]~reg0.PRESET
rst => LFSR[2]~reg0.PRESET
rst => LFSR[3]~reg0.PRESET
rst => LFSR[4]~reg0.PRESET
rst => LFSR[5]~reg0.PRESET
rst => LFSR[6]~reg0.PRESET
rst => LFSR[7]~reg0.PRESET
LFSR[0] <= LFSR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[1] <= LFSR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[2] <= LFSR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[3] <= LFSR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[4] <= LFSR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[5] <= LFSR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[6] <= LFSR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LFSR[7] <= LFSR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|chrom:chrom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|game2048|chrom:chrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ldb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ldb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ldb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ldb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ldb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ldb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ldb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ldb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ldb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ldb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ldb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ldb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ldb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ldb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ldb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ldb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ldb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ldb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ldb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ldb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ldb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ldb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ldb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ldb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ldb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ldb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ldb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ldb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ldb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ldb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ldb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ldb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ldb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ldb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ldb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ldb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ldb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ldb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ldb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ldb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ldb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ldb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ldb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|game2048|chrom:chrom|altsyncram:altsyncram_component|altsyncram_ldb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|game2048|block:ROW[0].COL[0].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[0].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[0].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[0].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[0].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[1].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[1].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[1].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[1].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[1].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[2].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[2].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[2].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[2].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[2].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[3].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[3].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[3].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[3].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[0].COL[3].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[0].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[0].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[0].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[0].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[0].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[1].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[1].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[1].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[1].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[1].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[2].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[2].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[2].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[2].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[2].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[3].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[3].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[3].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[3].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[1].COL[3].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[0].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[0].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[0].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[0].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[0].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[1].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[1].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[1].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[1].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[1].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[2].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[2].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[2].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[2].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[2].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[3].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[3].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[3].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[3].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[2].COL[3].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[0].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[0].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[0].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[0].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[0].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[1].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[1].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[1].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[1].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[1].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[2].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[2].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[2].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[2].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[2].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[3].block
clk => clk.IN4
rst => rst.IN4
rom_address[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rom_address[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rom_address[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rom_address[8] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rom_address[9] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => rom_data[0].IN4
rom_data[1] => rom_data[1].IN4
rom_data[2] => rom_data[2].IN4
rom_data[3] => rom_data[3].IN4
rom_data[4] => rom_data[4].IN4
rom_data[5] => rom_data[5].IN4
rom_data[6] => rom_data[6].IN4
rom_data[7] => rom_data[7].IN4
rom_data[8] => rom_data[8].IN4
rom_data[9] => rom_data[9].IN4
rom_data[10] => rom_data[10].IN4
rom_data[11] => rom_data[11].IN4
rom_data[12] => rom_data[12].IN4
rom_data[13] => rom_data[13].IN4
rom_data[14] => rom_data[14].IN4
rom_data[15] => rom_data[15].IN4
rom_data[16] => rom_data[16].IN4
rom_data[17] => rom_data[17].IN4
rom_data[18] => rom_data[18].IN4
rom_data[19] => rom_data[19].IN4
rom_data[20] => rom_data[20].IN4
rom_data[21] => rom_data[21].IN4
rom_data[22] => rom_data[22].IN4
rom_data[23] => rom_data[23].IN4
rom_data[24] => rom_data[24].IN4
rom_data[25] => rom_data[25].IN4
rom_data[26] => rom_data[26].IN4
rom_data[27] => rom_data[27].IN4
rom_data[28] => rom_data[28].IN4
rom_data[29] => rom_data[29].IN4
rom_data[30] => rom_data[30].IN4
rom_data[31] => rom_data[31].IN4
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
number[0] => Mod0.IN19
number[0] => Div0.IN19
number[0] => Div1.IN22
number[0] => Div2.IN25
number[1] => Mod0.IN18
number[1] => Div0.IN18
number[1] => Div1.IN21
number[1] => Div2.IN24
number[2] => Mod0.IN17
number[2] => Div0.IN17
number[2] => Div1.IN20
number[2] => Div2.IN23
number[3] => Mod0.IN16
number[3] => Div0.IN16
number[3] => Div1.IN19
number[3] => Div2.IN22
number[4] => Mod0.IN15
number[4] => Div0.IN15
number[4] => Div1.IN18
number[4] => Div2.IN21
number[5] => Mod0.IN14
number[5] => Div0.IN14
number[5] => Div1.IN17
number[5] => Div2.IN20
number[6] => Mod0.IN13
number[6] => Div0.IN13
number[6] => Div1.IN16
number[6] => Div2.IN19
number[7] => Mod0.IN12
number[7] => Div0.IN12
number[7] => Div1.IN15
number[7] => Div2.IN18
number[8] => Mod0.IN11
number[8] => Div0.IN11
number[8] => Div1.IN14
number[8] => Div2.IN17
number[9] => Mod0.IN10
number[9] => Div0.IN10
number[9] => Div1.IN13
number[9] => Div2.IN16
number[10] => Mod0.IN9
number[10] => Div0.IN9
number[10] => Div1.IN12
number[10] => Div2.IN15
number[11] => Mod0.IN8
number[11] => Div0.IN8
number[11] => Div1.IN11
number[11] => Div2.IN14
number[12] => Mod0.IN7
number[12] => Div0.IN7
number[12] => Div1.IN10
number[12] => Div2.IN13
number[13] => Mod0.IN6
number[13] => Div0.IN6
number[13] => Div1.IN9
number[13] => Div2.IN12
number[14] => Mod0.IN5
number[14] => Div0.IN5
number[14] => Div1.IN8
number[14] => Div2.IN11
number[15] => Mod0.IN4
number[15] => Div0.IN4
number[15] => Div1.IN7
number[15] => Div2.IN10
q <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qqq <= qqq.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[3].block|text:B[0].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[3].block|text:B[1].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[3].block|text:B[2].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|block:ROW[3].COL[3].block|text:B[3].text
clk => rom_adr[0]~reg0.CLK
clk => rom_adr[1]~reg0.CLK
clk => rom_adr[2]~reg0.CLK
clk => rom_adr[3]~reg0.CLK
clk => rom_adr[4]~reg0.CLK
clk => rom_adr[5]~reg0.CLK
clk => rom_adr[6]~reg0.CLK
clk => rom_adr[7]~reg0.CLK
clk => rom_adr[8]~reg0.CLK
clk => rom_adr[9]~reg0.CLK
clk => data~reg0.CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => rom_adress[0].CLK
clk => rom_adress[1].CLK
clk => rom_adress[2].CLK
clk => rom_adress[3].CLK
clk => rom_adress[4].CLK
clk => rom_adress[5].CLK
clk => rom_adress[6].CLK
clk => rom_adress[7].CLK
clk => rom_adress[8].CLK
clk => rom_adress[9].CLK
rst => rom_adress[0].ACLR
rst => rom_adress[1].ACLR
rst => rom_adress[2].ACLR
rst => rom_adress[3].ACLR
rst => rom_adress[4].ACLR
rst => rom_adress[5].ACLR
rst => rom_adress[6].ACLR
rst => rom_adress[7].ACLR
rst => rom_adress[8].ACLR
rst => rom_adress[9].ACLR
rst => x_cnt[0].PRESET
rst => x_cnt[1].PRESET
rst => x_cnt[2].PRESET
rst => x_cnt[3].PRESET
rst => x_cnt[4].PRESET
rst => data~reg0.ENA
rom_adr[0] <= rom_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[1] <= rom_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[2] <= rom_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[3] <= rom_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[4] <= rom_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[5] <= rom_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[6] <= rom_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[7] <= rom_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[8] <= rom_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_adr[9] <= rom_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Mux4.IN31
rom_data[1] => Mux4.IN30
rom_data[2] => Mux4.IN29
rom_data[3] => Mux4.IN28
rom_data[4] => Mux4.IN27
rom_data[5] => Mux4.IN26
rom_data[6] => Mux4.IN25
rom_data[7] => Mux4.IN24
rom_data[8] => Mux4.IN23
rom_data[9] => Mux4.IN22
rom_data[10] => Mux4.IN21
rom_data[11] => Mux4.IN20
rom_data[12] => Mux4.IN19
rom_data[13] => Mux4.IN18
rom_data[14] => Mux4.IN17
rom_data[15] => Mux4.IN16
rom_data[16] => Mux4.IN15
rom_data[17] => Mux4.IN14
rom_data[18] => Mux4.IN13
rom_data[19] => Mux4.IN12
rom_data[20] => Mux4.IN11
rom_data[21] => Mux4.IN10
rom_data[22] => Mux4.IN9
rom_data[23] => Mux4.IN8
rom_data[24] => Mux4.IN7
rom_data[25] => Mux4.IN6
rom_data[26] => Mux4.IN5
rom_data[27] => Mux4.IN4
rom_data[28] => Mux4.IN3
rom_data[29] => Mux4.IN2
rom_data[30] => Mux4.IN1
rom_data[31] => Mux4.IN0
posx[0] => LessThan0.IN10
posx[0] => Add0.IN20
posx[1] => LessThan0.IN9
posx[1] => Add0.IN19
posx[2] => LessThan0.IN8
posx[2] => Add0.IN18
posx[3] => LessThan0.IN7
posx[3] => Add0.IN17
posx[4] => LessThan0.IN6
posx[4] => Add0.IN16
posx[5] => LessThan0.IN5
posx[5] => Add0.IN15
posx[6] => LessThan0.IN4
posx[6] => Add0.IN14
posx[7] => LessThan0.IN3
posx[7] => Add0.IN13
posx[8] => LessThan0.IN2
posx[8] => Add0.IN12
posx[9] => LessThan0.IN1
posx[9] => Add0.IN11
posy[0] => LessThan2.IN10
posy[0] => Add2.IN20
posy[0] => Add3.IN10
posy[1] => LessThan2.IN9
posy[1] => Add2.IN19
posy[1] => Add3.IN9
posy[2] => LessThan2.IN8
posy[2] => Add2.IN18
posy[2] => Add3.IN8
posy[3] => LessThan2.IN7
posy[3] => Add2.IN17
posy[3] => Add3.IN7
posy[4] => LessThan2.IN6
posy[4] => Add2.IN16
posy[4] => Add3.IN6
posy[5] => LessThan2.IN5
posy[5] => Add2.IN15
posy[5] => Add3.IN5
posy[6] => LessThan2.IN4
posy[6] => Add2.IN14
posy[6] => Add3.IN4
posy[7] => LessThan2.IN3
posy[7] => Add2.IN13
posy[7] => Add3.IN3
posy[8] => LessThan2.IN2
posy[8] => Add2.IN12
posy[8] => Add3.IN2
posy[9] => LessThan2.IN1
posy[9] => Add2.IN11
posy[9] => Add3.IN1
x[0] => LessThan0.IN20
x[0] => LessThan1.IN20
x[1] => LessThan0.IN19
x[1] => LessThan1.IN19
x[2] => LessThan0.IN18
x[2] => LessThan1.IN18
x[3] => LessThan0.IN17
x[3] => LessThan1.IN17
x[4] => LessThan0.IN16
x[4] => LessThan1.IN16
x[5] => LessThan0.IN15
x[5] => LessThan1.IN15
x[6] => LessThan0.IN14
x[6] => LessThan1.IN14
x[7] => LessThan0.IN13
x[7] => LessThan1.IN13
x[8] => LessThan0.IN12
x[8] => LessThan1.IN12
x[9] => LessThan0.IN11
x[9] => LessThan1.IN11
y[0] => LessThan2.IN20
y[0] => LessThan3.IN20
y[0] => Add3.IN20
y[1] => LessThan2.IN19
y[1] => LessThan3.IN19
y[1] => Add3.IN19
y[2] => LessThan2.IN18
y[2] => LessThan3.IN18
y[2] => Add3.IN18
y[3] => LessThan2.IN17
y[3] => LessThan3.IN17
y[3] => Add3.IN17
y[4] => LessThan2.IN16
y[4] => LessThan3.IN16
y[4] => Add3.IN16
y[5] => LessThan2.IN15
y[5] => LessThan3.IN15
y[5] => Add3.IN15
y[6] => LessThan2.IN14
y[6] => LessThan3.IN14
y[6] => Add3.IN14
y[7] => LessThan2.IN13
y[7] => LessThan3.IN13
y[7] => Add3.IN13
y[8] => LessThan2.IN12
y[8] => LessThan3.IN12
y[8] => Add3.IN12
y[9] => LessThan2.IN11
y[9] => LessThan3.IN11
y[9] => Add3.IN11
char[0] => Mux3.IN13
char[1] => Mux0.IN7
char[1] => Mux1.IN7
char[1] => Mux2.IN7
char[1] => Mux3.IN12
char[1] => Decoder0.IN2
char[2] => Mux0.IN6
char[2] => Mux1.IN6
char[2] => Mux2.IN6
char[2] => Mux3.IN11
char[2] => Decoder0.IN1
char[3] => Mux0.IN5
char[3] => Mux1.IN5
char[3] => Mux2.IN5
char[3] => Mux3.IN10
char[3] => Decoder0.IN0
data <= data~reg0.DB_MAX_OUTPUT_PORT_TYPE
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|game2048|vga_800_600:video
clk => vsync~reg0.CLK
clk => hsync~reg0.CLK
clk => v_cnt[0]~reg0.CLK
clk => v_cnt[1]~reg0.CLK
clk => v_cnt[2]~reg0.CLK
clk => v_cnt[3]~reg0.CLK
clk => v_cnt[4]~reg0.CLK
clk => v_cnt[5]~reg0.CLK
clk => v_cnt[6]~reg0.CLK
clk => v_cnt[7]~reg0.CLK
clk => v_cnt[8]~reg0.CLK
clk => v_cnt[9]~reg0.CLK
clk => h_cnt[0]~reg0.CLK
clk => h_cnt[1]~reg0.CLK
clk => h_cnt[2]~reg0.CLK
clk => h_cnt[3]~reg0.CLK
clk => h_cnt[4]~reg0.CLK
clk => h_cnt[5]~reg0.CLK
clk => h_cnt[6]~reg0.CLK
clk => h_cnt[7]~reg0.CLK
clk => h_cnt[8]~reg0.CLK
clk => h_cnt[9]~reg0.CLK
clk => h_cnt[10]~reg0.CLK
rst => h_cnt[0]~reg0.ACLR
rst => h_cnt[1]~reg0.ACLR
rst => h_cnt[2]~reg0.ACLR
rst => h_cnt[3]~reg0.ACLR
rst => h_cnt[4]~reg0.ACLR
rst => h_cnt[5]~reg0.ACLR
rst => h_cnt[6]~reg0.ACLR
rst => h_cnt[7]~reg0.ACLR
rst => h_cnt[8]~reg0.ACLR
rst => h_cnt[9]~reg0.ACLR
rst => h_cnt[10]~reg0.ACLR
rst => hsync~reg0.PRESET
rst => vsync~reg0.PRESET
rst => v_cnt[0]~reg0.ACLR
rst => v_cnt[1]~reg0.ACLR
rst => v_cnt[2]~reg0.ACLR
rst => v_cnt[3]~reg0.ACLR
rst => v_cnt[4]~reg0.ACLR
rst => v_cnt[5]~reg0.ACLR
rst => v_cnt[6]~reg0.ACLR
rst => v_cnt[7]~reg0.ACLR
rst => v_cnt[8]~reg0.ACLR
rst => v_cnt[9]~reg0.ACLR
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[0] <= h_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[1] <= h_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[2] <= h_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[3] <= h_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[4] <= h_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[5] <= h_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[6] <= h_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[7] <= h_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[8] <= h_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[9] <= h_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_cnt[10] <= h_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[0] <= v_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[1] <= v_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[2] <= v_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[3] <= v_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[4] <= v_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[5] <= v_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[6] <= v_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[7] <= v_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[8] <= v_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_cnt[9] <= v_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[0] <= h_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[1] <= h_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[2] <= h_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE


