 -a -ls -r  -mg mega_win64 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext mega.tms -fl "C:/Users/ramez/Desktop/Verilog designs/AD_project/library.cfg" "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/projlib.cfg" -w 1201661_AD_project -b 1201661_AD_project  -o "../compile" -u "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -g "5" -O2 -p "C:\Users\ramez\Desktop\Verilog designs\AD_project\1201661_AD_project\1201661_AD_project" -tmp "C:\Users\ramez\AppData\Local\Temp\24028_1246189015" "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/src/tff.v" "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/src/counter.v" "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/src/full_design.v"  -l "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/compile/1201661_AD_project.erf" -l "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/compile/1201661_AD_project.erf" -li "C:/Users/ramez/Desktop/Verilog designs/AD_project/1201661_AD_project/compile/1201661_AD_project.epr"  -sve  -sv2k12  