# CCUEE - FPGA Digital Design Laboratory (2016 fall)
 Programming language: Verilog
 
 > ## Introduction of course
 > 1. Development board: FPGA chip (LP2900 tutorial board)
 > 2. IDE and programmer: Quartus II
 > 3. More details are provided in the Course_Introduction.pdf
 
 > ## Experiment_02 ... Full Adder
 
 > ## Experiment_03 ... Unsigned Multiplier
 
 > ## Experiment_04 ... Arithmetic and Logic Unit
 
 > ## Experiment_05 ... Frequency Divider
 
 > ## Experiment_06 ... Marquee
 
 > ## Experiment_07 ... Timer
 
 > ## Experiment_08 ... Finite State Machine
 
 > ## Experiment_09 ... Finite State Machine by Gate Level
 
 > ## Experiment_10 ... Vending Machine
 
 > ## Experiment_11 ... Final Project (21 points)
