
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08004821 	.word	0x08004821
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08003be1 	.word	0x08003be1
 8000070:	08003c51 	.word	0x08003c51
 8000074:	08003cc1 	.word	0x08003cc1
 8000078:	08003d31 	.word	0x08003d31
 800007c:	08003da1 	.word	0x08003da1
 8000080:	08003e11 	.word	0x08003e11
 8000084:	08003e81 	.word	0x08003e81
 8000088:	080003bb 	.word	0x080003bb
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08003681 	.word	0x08003681
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	080042e1 	.word	0x080042e1
 80000d0:	080003bb 	.word	0x080003bb
 80000d4:	080003bb 	.word	0x080003bb
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080035c1 	.word	0x080035c1
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08003ef1 	.word	0x08003ef1
 8000100:	080003bb 	.word	0x080003bb
 8000104:	080003bb 	.word	0x080003bb
 8000108:	080003bb 	.word	0x080003bb
 800010c:	080003bb 	.word	0x080003bb
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08003621 	.word	0x08003621
 8000118:	080037c1 	.word	0x080037c1
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08003f61 	.word	0x08003f61
 8000124:	08003fd1 	.word	0x08003fd1
 8000128:	08004041 	.word	0x08004041
 800012c:	080040b1 	.word	0x080040b1
 8000130:	08004121 	.word	0x08004121
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	08004191 	.word	0x08004191
 8000154:	08004201 	.word	0x08004201
 8000158:	08004271 	.word	0x08004271
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	080003bb 	.word	0x080003bb
 8000198:	08004331 	.word	0x08004331
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	080003bb 	.word	0x080003bb
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	08003861 	.word	0x08003861
 8000248:	080038d1 	.word	0x080038d1
 800024c:	08003941 	.word	0x08003941
 8000250:	080039b1 	.word	0x080039b1
 8000254:	08003a21 	.word	0x08003a21
 8000258:	08003a91 	.word	0x08003a91
 800025c:	08003b01 	.word	0x08003b01
 8000260:	08003b71 	.word	0x08003b71
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	@ (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	@ (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	@ (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	@ (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f003 f8b7 	bl	8003470 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f004 f83d 	bl	8004380 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	@ 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	@ (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	@ (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	@ (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	@ (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	@ (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	@ (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	@ (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	@ (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	@ (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f003 f8e1 	bl	8003510 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f003 f8cf 	bl	80034f0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	@ (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	@ (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f004 fa6d 	bl	8004840 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	@ (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	@ (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f003 b8c3 	b.w	8003500 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08005b54 	.word	0x08005b54
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003a4:	240006a8 	.word	0x240006a8
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                /* Saving FPU context.*/
                vpush   {s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f004 f9e0 	bl	80047a0 <chThdExit>
1:              b       1b
 80003e0:	e7fe      	b.n	80003e0 <__port_thread_start+0x10>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f004 f9ad 	bl	8004740 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
1:              b       1b
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <sinf>:
 80003ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000458 <sinf+0x6c>)
 80003ee:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80003f2:	4293      	cmp	r3, r2
 80003f4:	d91a      	bls.n	800042c <sinf+0x40>
 80003f6:	b500      	push	{lr}
 80003f8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80003fc:	b083      	sub	sp, #12
 80003fe:	d305      	bcc.n	800040c <sinf+0x20>
 8000400:	4601      	mov	r1, r0
 8000402:	f000 ffbb 	bl	800137c <__aeabi_fsub>
 8000406:	b003      	add	sp, #12
 8000408:	f85d fb04 	ldr.w	pc, [sp], #4
 800040c:	4669      	mov	r1, sp
 800040e:	f000 f89b 	bl	8000548 <__ieee754_rem_pio2f>
 8000412:	f000 0003 	and.w	r0, r0, #3
 8000416:	2801      	cmp	r0, #1
 8000418:	9901      	ldr	r1, [sp, #4]
 800041a:	d012      	beq.n	8000442 <sinf+0x56>
 800041c:	2802      	cmp	r0, #2
 800041e:	d009      	beq.n	8000434 <sinf+0x48>
 8000420:	b998      	cbnz	r0, 800044a <sinf+0x5e>
 8000422:	9800      	ldr	r0, [sp, #0]
 8000424:	2201      	movs	r2, #1
 8000426:	f000 f819 	bl	800045c <__kernel_sinf>
 800042a:	e7ec      	b.n	8000406 <sinf+0x1a>
 800042c:	2100      	movs	r1, #0
 800042e:	2200      	movs	r2, #0
 8000430:	f000 b814 	b.w	800045c <__kernel_sinf>
 8000434:	9800      	ldr	r0, [sp, #0]
 8000436:	2201      	movs	r2, #1
 8000438:	f000 f810 	bl	800045c <__kernel_sinf>
 800043c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8000440:	e7e1      	b.n	8000406 <sinf+0x1a>
 8000442:	9800      	ldr	r0, [sp, #0]
 8000444:	f000 fdda 	bl	8000ffc <__kernel_cosf>
 8000448:	e7dd      	b.n	8000406 <sinf+0x1a>
 800044a:	9800      	ldr	r0, [sp, #0]
 800044c:	f000 fdd6 	bl	8000ffc <__kernel_cosf>
 8000450:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8000454:	e7d7      	b.n	8000406 <sinf+0x1a>
 8000456:	bf00      	nop
 8000458:	3f490fd8 	.word	0x3f490fd8

0800045c <__kernel_sinf>:
 800045c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000460:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8000464:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8000468:	4604      	mov	r4, r0
 800046a:	460e      	mov	r6, r1
 800046c:	4690      	mov	r8, r2
 800046e:	d203      	bcs.n	8000478 <__kernel_sinf+0x1c>
 8000470:	f001 f904 	bl	800167c <__aeabi_f2iz>
 8000474:	2800      	cmp	r0, #0
 8000476:	d058      	beq.n	800052a <__kernel_sinf+0xce>
 8000478:	4621      	mov	r1, r4
 800047a:	4620      	mov	r0, r4
 800047c:	f000 fec6 	bl	800120c <__aeabi_fmul>
 8000480:	4605      	mov	r5, r0
 8000482:	4601      	mov	r1, r0
 8000484:	4620      	mov	r0, r4
 8000486:	f000 fec1 	bl	800120c <__aeabi_fmul>
 800048a:	4929      	ldr	r1, [pc, #164]	@ (8000530 <__kernel_sinf+0xd4>)
 800048c:	4681      	mov	r9, r0
 800048e:	4628      	mov	r0, r5
 8000490:	f000 febc 	bl	800120c <__aeabi_fmul>
 8000494:	4927      	ldr	r1, [pc, #156]	@ (8000534 <__kernel_sinf+0xd8>)
 8000496:	f000 ff71 	bl	800137c <__aeabi_fsub>
 800049a:	4629      	mov	r1, r5
 800049c:	f000 feb6 	bl	800120c <__aeabi_fmul>
 80004a0:	4925      	ldr	r1, [pc, #148]	@ (8000538 <__kernel_sinf+0xdc>)
 80004a2:	f000 ff6d 	bl	8001380 <__addsf3>
 80004a6:	4629      	mov	r1, r5
 80004a8:	f000 feb0 	bl	800120c <__aeabi_fmul>
 80004ac:	4923      	ldr	r1, [pc, #140]	@ (800053c <__kernel_sinf+0xe0>)
 80004ae:	f000 ff65 	bl	800137c <__aeabi_fsub>
 80004b2:	4629      	mov	r1, r5
 80004b4:	f000 feaa 	bl	800120c <__aeabi_fmul>
 80004b8:	4921      	ldr	r1, [pc, #132]	@ (8000540 <__kernel_sinf+0xe4>)
 80004ba:	f000 ff61 	bl	8001380 <__addsf3>
 80004be:	4607      	mov	r7, r0
 80004c0:	f1b8 0f00 	cmp.w	r8, #0
 80004c4:	d022      	beq.n	800050c <__kernel_sinf+0xb0>
 80004c6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80004ca:	4630      	mov	r0, r6
 80004cc:	f000 fe9e 	bl	800120c <__aeabi_fmul>
 80004d0:	4639      	mov	r1, r7
 80004d2:	4680      	mov	r8, r0
 80004d4:	4648      	mov	r0, r9
 80004d6:	f000 fe99 	bl	800120c <__aeabi_fmul>
 80004da:	4601      	mov	r1, r0
 80004dc:	4640      	mov	r0, r8
 80004de:	f000 ff4d 	bl	800137c <__aeabi_fsub>
 80004e2:	4629      	mov	r1, r5
 80004e4:	f000 fe92 	bl	800120c <__aeabi_fmul>
 80004e8:	4631      	mov	r1, r6
 80004ea:	f000 ff47 	bl	800137c <__aeabi_fsub>
 80004ee:	4915      	ldr	r1, [pc, #84]	@ (8000544 <__kernel_sinf+0xe8>)
 80004f0:	4605      	mov	r5, r0
 80004f2:	4648      	mov	r0, r9
 80004f4:	f000 fe8a 	bl	800120c <__aeabi_fmul>
 80004f8:	4601      	mov	r1, r0
 80004fa:	4628      	mov	r0, r5
 80004fc:	f000 ff40 	bl	8001380 <__addsf3>
 8000500:	4601      	mov	r1, r0
 8000502:	4620      	mov	r0, r4
 8000504:	f000 ff3a 	bl	800137c <__aeabi_fsub>
 8000508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800050c:	4601      	mov	r1, r0
 800050e:	4628      	mov	r0, r5
 8000510:	f000 fe7c 	bl	800120c <__aeabi_fmul>
 8000514:	490b      	ldr	r1, [pc, #44]	@ (8000544 <__kernel_sinf+0xe8>)
 8000516:	f000 ff31 	bl	800137c <__aeabi_fsub>
 800051a:	4649      	mov	r1, r9
 800051c:	f000 fe76 	bl	800120c <__aeabi_fmul>
 8000520:	4621      	mov	r1, r4
 8000522:	f000 ff2d 	bl	8001380 <__addsf3>
 8000526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800052a:	4620      	mov	r0, r4
 800052c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000530:	2f2ec9d3 	.word	0x2f2ec9d3
 8000534:	32d72f34 	.word	0x32d72f34
 8000538:	3638ef1b 	.word	0x3638ef1b
 800053c:	39500d01 	.word	0x39500d01
 8000540:	3c088889 	.word	0x3c088889
 8000544:	3e2aaaab 	.word	0x3e2aaaab

08000548 <__ieee754_rem_pio2f>:
 8000548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800054c:	4aa6      	ldr	r2, [pc, #664]	@ (80007e8 <__ieee754_rem_pio2f+0x2a0>)
 800054e:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8000552:	4295      	cmp	r5, r2
 8000554:	b089      	sub	sp, #36	@ 0x24
 8000556:	460c      	mov	r4, r1
 8000558:	d96f      	bls.n	800063a <__ieee754_rem_pio2f+0xf2>
 800055a:	4aa4      	ldr	r2, [pc, #656]	@ (80007ec <__ieee754_rem_pio2f+0x2a4>)
 800055c:	4295      	cmp	r5, r2
 800055e:	4606      	mov	r6, r0
 8000560:	d81f      	bhi.n	80005a2 <__ieee754_rem_pio2f+0x5a>
 8000562:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8000566:	2800      	cmp	r0, #0
 8000568:	49a1      	ldr	r1, [pc, #644]	@ (80007f0 <__ieee754_rem_pio2f+0x2a8>)
 800056a:	f025 050f 	bic.w	r5, r5, #15
 800056e:	f340 8114 	ble.w	800079a <__ieee754_rem_pio2f+0x252>
 8000572:	f000 ff03 	bl	800137c <__aeabi_fsub>
 8000576:	4b9f      	ldr	r3, [pc, #636]	@ (80007f4 <__ieee754_rem_pio2f+0x2ac>)
 8000578:	429d      	cmp	r5, r3
 800057a:	4606      	mov	r6, r0
 800057c:	d068      	beq.n	8000650 <__ieee754_rem_pio2f+0x108>
 800057e:	499e      	ldr	r1, [pc, #632]	@ (80007f8 <__ieee754_rem_pio2f+0x2b0>)
 8000580:	f000 fefc 	bl	800137c <__aeabi_fsub>
 8000584:	4601      	mov	r1, r0
 8000586:	4605      	mov	r5, r0
 8000588:	4630      	mov	r0, r6
 800058a:	f000 fef7 	bl	800137c <__aeabi_fsub>
 800058e:	499a      	ldr	r1, [pc, #616]	@ (80007f8 <__ieee754_rem_pio2f+0x2b0>)
 8000590:	f000 fef4 	bl	800137c <__aeabi_fsub>
 8000594:	6025      	str	r5, [r4, #0]
 8000596:	6060      	str	r0, [r4, #4]
 8000598:	2701      	movs	r7, #1
 800059a:	4638      	mov	r0, r7
 800059c:	b009      	add	sp, #36	@ 0x24
 800059e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005a2:	4a96      	ldr	r2, [pc, #600]	@ (80007fc <__ieee754_rem_pio2f+0x2b4>)
 80005a4:	4295      	cmp	r5, r2
 80005a6:	d963      	bls.n	8000670 <__ieee754_rem_pio2f+0x128>
 80005a8:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80005ac:	d24a      	bcs.n	8000644 <__ieee754_rem_pio2f+0xfc>
 80005ae:	15ef      	asrs	r7, r5, #23
 80005b0:	3f86      	subs	r7, #134	@ 0x86
 80005b2:	eba5 55c7 	sub.w	r5, r5, r7, lsl #23
 80005b6:	4628      	mov	r0, r5
 80005b8:	f001 f860 	bl	800167c <__aeabi_f2iz>
 80005bc:	f000 ff94 	bl	80014e8 <__aeabi_i2f>
 80005c0:	4601      	mov	r1, r0
 80005c2:	4628      	mov	r0, r5
 80005c4:	9105      	str	r1, [sp, #20]
 80005c6:	f000 fed9 	bl	800137c <__aeabi_fsub>
 80005ca:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80005ce:	f000 fe1d 	bl	800120c <__aeabi_fmul>
 80005d2:	4680      	mov	r8, r0
 80005d4:	f001 f852 	bl	800167c <__aeabi_f2iz>
 80005d8:	f000 ff86 	bl	80014e8 <__aeabi_i2f>
 80005dc:	4605      	mov	r5, r0
 80005de:	4629      	mov	r1, r5
 80005e0:	4640      	mov	r0, r8
 80005e2:	9506      	str	r5, [sp, #24]
 80005e4:	f000 feca 	bl	800137c <__aeabi_fsub>
 80005e8:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80005ec:	f000 fe0e 	bl	800120c <__aeabi_fmul>
 80005f0:	2100      	movs	r1, #0
 80005f2:	9007      	str	r0, [sp, #28]
 80005f4:	f001 f810 	bl	8001618 <__aeabi_fcmpeq>
 80005f8:	2800      	cmp	r0, #0
 80005fa:	f000 80ca 	beq.w	8000792 <__ieee754_rem_pio2f+0x24a>
 80005fe:	2100      	movs	r1, #0
 8000600:	4628      	mov	r0, r5
 8000602:	f001 f809 	bl	8001618 <__aeabi_fcmpeq>
 8000606:	2800      	cmp	r0, #0
 8000608:	bf14      	ite	ne
 800060a:	2301      	movne	r3, #1
 800060c:	2302      	moveq	r3, #2
 800060e:	4a7c      	ldr	r2, [pc, #496]	@ (8000800 <__ieee754_rem_pio2f+0x2b8>)
 8000610:	9201      	str	r2, [sp, #4]
 8000612:	2202      	movs	r2, #2
 8000614:	9200      	str	r2, [sp, #0]
 8000616:	4621      	mov	r1, r4
 8000618:	463a      	mov	r2, r7
 800061a:	a805      	add	r0, sp, #20
 800061c:	f000 f902 	bl	8000824 <__kernel_rem_pio2f>
 8000620:	2e00      	cmp	r6, #0
 8000622:	4607      	mov	r7, r0
 8000624:	dab9      	bge.n	800059a <__ieee754_rem_pio2f+0x52>
 8000626:	e9d4 2300 	ldrd	r2, r3, [r4]
 800062a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800062e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000632:	6022      	str	r2, [r4, #0]
 8000634:	6063      	str	r3, [r4, #4]
 8000636:	4247      	negs	r7, r0
 8000638:	e7af      	b.n	800059a <__ieee754_rem_pio2f+0x52>
 800063a:	2200      	movs	r2, #0
 800063c:	6020      	str	r0, [r4, #0]
 800063e:	604a      	str	r2, [r1, #4]
 8000640:	2700      	movs	r7, #0
 8000642:	e7aa      	b.n	800059a <__ieee754_rem_pio2f+0x52>
 8000644:	4601      	mov	r1, r0
 8000646:	f000 fe99 	bl	800137c <__aeabi_fsub>
 800064a:	6060      	str	r0, [r4, #4]
 800064c:	6020      	str	r0, [r4, #0]
 800064e:	e7f7      	b.n	8000640 <__ieee754_rem_pio2f+0xf8>
 8000650:	496c      	ldr	r1, [pc, #432]	@ (8000804 <__ieee754_rem_pio2f+0x2bc>)
 8000652:	f000 fe93 	bl	800137c <__aeabi_fsub>
 8000656:	496c      	ldr	r1, [pc, #432]	@ (8000808 <__ieee754_rem_pio2f+0x2c0>)
 8000658:	4606      	mov	r6, r0
 800065a:	f000 fe8f 	bl	800137c <__aeabi_fsub>
 800065e:	4601      	mov	r1, r0
 8000660:	4605      	mov	r5, r0
 8000662:	4630      	mov	r0, r6
 8000664:	f000 fe8a 	bl	800137c <__aeabi_fsub>
 8000668:	4967      	ldr	r1, [pc, #412]	@ (8000808 <__ieee754_rem_pio2f+0x2c0>)
 800066a:	f000 fe87 	bl	800137c <__aeabi_fsub>
 800066e:	e791      	b.n	8000594 <__ieee754_rem_pio2f+0x4c>
 8000670:	f000 f8d4 	bl	800081c <fabsf>
 8000674:	4965      	ldr	r1, [pc, #404]	@ (800080c <__ieee754_rem_pio2f+0x2c4>)
 8000676:	4680      	mov	r8, r0
 8000678:	f000 fdc8 	bl	800120c <__aeabi_fmul>
 800067c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000680:	f000 fe7e 	bl	8001380 <__addsf3>
 8000684:	f000 fffa 	bl	800167c <__aeabi_f2iz>
 8000688:	4607      	mov	r7, r0
 800068a:	f000 ff2d 	bl	80014e8 <__aeabi_i2f>
 800068e:	4958      	ldr	r1, [pc, #352]	@ (80007f0 <__ieee754_rem_pio2f+0x2a8>)
 8000690:	4683      	mov	fp, r0
 8000692:	f000 fdbb 	bl	800120c <__aeabi_fmul>
 8000696:	4601      	mov	r1, r0
 8000698:	4640      	mov	r0, r8
 800069a:	f000 fe6f 	bl	800137c <__aeabi_fsub>
 800069e:	4956      	ldr	r1, [pc, #344]	@ (80007f8 <__ieee754_rem_pio2f+0x2b0>)
 80006a0:	4682      	mov	sl, r0
 80006a2:	4658      	mov	r0, fp
 80006a4:	f000 fdb2 	bl	800120c <__aeabi_fmul>
 80006a8:	2f1f      	cmp	r7, #31
 80006aa:	4681      	mov	r9, r0
 80006ac:	4601      	mov	r1, r0
 80006ae:	4650      	mov	r0, sl
 80006b0:	dc22      	bgt.n	80006f8 <__ieee754_rem_pio2f+0x1b0>
 80006b2:	4b57      	ldr	r3, [pc, #348]	@ (8000810 <__ieee754_rem_pio2f+0x2c8>)
 80006b4:	1e7a      	subs	r2, r7, #1
 80006b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006ba:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80006be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d018      	beq.n	80006f8 <__ieee754_rem_pio2f+0x1b0>
 80006c6:	f000 fe59 	bl	800137c <__aeabi_fsub>
 80006ca:	4680      	mov	r8, r0
 80006cc:	4641      	mov	r1, r8
 80006ce:	f8c4 8000 	str.w	r8, [r4]
 80006d2:	4650      	mov	r0, sl
 80006d4:	f000 fe52 	bl	800137c <__aeabi_fsub>
 80006d8:	4649      	mov	r1, r9
 80006da:	f000 fe4f 	bl	800137c <__aeabi_fsub>
 80006de:	2e00      	cmp	r6, #0
 80006e0:	6060      	str	r0, [r4, #4]
 80006e2:	f6bf af5a 	bge.w	800059a <__ieee754_rem_pio2f+0x52>
 80006e6:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 80006ea:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80006ee:	f8c4 8000 	str.w	r8, [r4]
 80006f2:	6060      	str	r0, [r4, #4]
 80006f4:	427f      	negs	r7, r7
 80006f6:	e750      	b.n	800059a <__ieee754_rem_pio2f+0x52>
 80006f8:	f000 fe40 	bl	800137c <__aeabi_fsub>
 80006fc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8000700:	ebc3 53d5 	rsb	r3, r3, r5, lsr #23
 8000704:	15ea      	asrs	r2, r5, #23
 8000706:	2b08      	cmp	r3, #8
 8000708:	4680      	mov	r8, r0
 800070a:	9203      	str	r2, [sp, #12]
 800070c:	ddde      	ble.n	80006cc <__ieee754_rem_pio2f+0x184>
 800070e:	493d      	ldr	r1, [pc, #244]	@ (8000804 <__ieee754_rem_pio2f+0x2bc>)
 8000710:	4658      	mov	r0, fp
 8000712:	f000 fd7b 	bl	800120c <__aeabi_fmul>
 8000716:	4680      	mov	r8, r0
 8000718:	4601      	mov	r1, r0
 800071a:	4650      	mov	r0, sl
 800071c:	f000 fe2e 	bl	800137c <__aeabi_fsub>
 8000720:	4605      	mov	r5, r0
 8000722:	4629      	mov	r1, r5
 8000724:	4650      	mov	r0, sl
 8000726:	f000 fe29 	bl	800137c <__aeabi_fsub>
 800072a:	4641      	mov	r1, r8
 800072c:	f000 fe26 	bl	800137c <__aeabi_fsub>
 8000730:	4935      	ldr	r1, [pc, #212]	@ (8000808 <__ieee754_rem_pio2f+0x2c0>)
 8000732:	4680      	mov	r8, r0
 8000734:	4658      	mov	r0, fp
 8000736:	f000 fd69 	bl	800120c <__aeabi_fmul>
 800073a:	4641      	mov	r1, r8
 800073c:	f000 fe1e 	bl	800137c <__aeabi_fsub>
 8000740:	4601      	mov	r1, r0
 8000742:	4681      	mov	r9, r0
 8000744:	4628      	mov	r0, r5
 8000746:	f000 fe19 	bl	800137c <__aeabi_fsub>
 800074a:	9a03      	ldr	r2, [sp, #12]
 800074c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8000750:	1ad2      	subs	r2, r2, r3
 8000752:	2a19      	cmp	r2, #25
 8000754:	4680      	mov	r8, r0
 8000756:	dd1e      	ble.n	8000796 <__ieee754_rem_pio2f+0x24e>
 8000758:	492e      	ldr	r1, [pc, #184]	@ (8000814 <__ieee754_rem_pio2f+0x2cc>)
 800075a:	4658      	mov	r0, fp
 800075c:	f000 fd56 	bl	800120c <__aeabi_fmul>
 8000760:	4601      	mov	r1, r0
 8000762:	4680      	mov	r8, r0
 8000764:	4628      	mov	r0, r5
 8000766:	f000 fe09 	bl	800137c <__aeabi_fsub>
 800076a:	4682      	mov	sl, r0
 800076c:	4651      	mov	r1, sl
 800076e:	4628      	mov	r0, r5
 8000770:	f000 fe04 	bl	800137c <__aeabi_fsub>
 8000774:	4641      	mov	r1, r8
 8000776:	f000 fe01 	bl	800137c <__aeabi_fsub>
 800077a:	4927      	ldr	r1, [pc, #156]	@ (8000818 <__ieee754_rem_pio2f+0x2d0>)
 800077c:	4605      	mov	r5, r0
 800077e:	4658      	mov	r0, fp
 8000780:	f000 fd44 	bl	800120c <__aeabi_fmul>
 8000784:	4629      	mov	r1, r5
 8000786:	f000 fdf9 	bl	800137c <__aeabi_fsub>
 800078a:	4681      	mov	r9, r0
 800078c:	4601      	mov	r1, r0
 800078e:	4650      	mov	r0, sl
 8000790:	e799      	b.n	80006c6 <__ieee754_rem_pio2f+0x17e>
 8000792:	2303      	movs	r3, #3
 8000794:	e73b      	b.n	800060e <__ieee754_rem_pio2f+0xc6>
 8000796:	46aa      	mov	sl, r5
 8000798:	e798      	b.n	80006cc <__ieee754_rem_pio2f+0x184>
 800079a:	f000 fdf1 	bl	8001380 <__addsf3>
 800079e:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <__ieee754_rem_pio2f+0x2ac>)
 80007a0:	429d      	cmp	r5, r3
 80007a2:	4606      	mov	r6, r0
 80007a4:	d00f      	beq.n	80007c6 <__ieee754_rem_pio2f+0x27e>
 80007a6:	4914      	ldr	r1, [pc, #80]	@ (80007f8 <__ieee754_rem_pio2f+0x2b0>)
 80007a8:	f000 fdea 	bl	8001380 <__addsf3>
 80007ac:	4601      	mov	r1, r0
 80007ae:	4605      	mov	r5, r0
 80007b0:	4630      	mov	r0, r6
 80007b2:	f000 fde3 	bl	800137c <__aeabi_fsub>
 80007b6:	4910      	ldr	r1, [pc, #64]	@ (80007f8 <__ieee754_rem_pio2f+0x2b0>)
 80007b8:	f000 fde2 	bl	8001380 <__addsf3>
 80007bc:	6025      	str	r5, [r4, #0]
 80007be:	6060      	str	r0, [r4, #4]
 80007c0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80007c4:	e6e9      	b.n	800059a <__ieee754_rem_pio2f+0x52>
 80007c6:	490f      	ldr	r1, [pc, #60]	@ (8000804 <__ieee754_rem_pio2f+0x2bc>)
 80007c8:	f000 fdda 	bl	8001380 <__addsf3>
 80007cc:	490e      	ldr	r1, [pc, #56]	@ (8000808 <__ieee754_rem_pio2f+0x2c0>)
 80007ce:	4606      	mov	r6, r0
 80007d0:	f000 fdd6 	bl	8001380 <__addsf3>
 80007d4:	4601      	mov	r1, r0
 80007d6:	4605      	mov	r5, r0
 80007d8:	4630      	mov	r0, r6
 80007da:	f000 fdcf 	bl	800137c <__aeabi_fsub>
 80007de:	490a      	ldr	r1, [pc, #40]	@ (8000808 <__ieee754_rem_pio2f+0x2c0>)
 80007e0:	f000 fdce 	bl	8001380 <__addsf3>
 80007e4:	e7ea      	b.n	80007bc <__ieee754_rem_pio2f+0x274>
 80007e6:	bf00      	nop
 80007e8:	3f490fd8 	.word	0x3f490fd8
 80007ec:	4016cbe3 	.word	0x4016cbe3
 80007f0:	3fc90f80 	.word	0x3fc90f80
 80007f4:	3fc90fd0 	.word	0x3fc90fd0
 80007f8:	37354443 	.word	0x37354443
 80007fc:	43490f80 	.word	0x43490f80
 8000800:	0800534c 	.word	0x0800534c
 8000804:	37354400 	.word	0x37354400
 8000808:	2e85a308 	.word	0x2e85a308
 800080c:	3f22f984 	.word	0x3f22f984
 8000810:	080052cc 	.word	0x080052cc
 8000814:	2e85a300 	.word	0x2e85a300
 8000818:	248d3132 	.word	0x248d3132

0800081c <fabsf>:
 800081c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <__kernel_rem_pio2f>:
 8000824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000828:	b0dd      	sub	sp, #372	@ 0x174
 800082a:	469e      	mov	lr, r3
 800082c:	4693      	mov	fp, r2
 800082e:	4bc1      	ldr	r3, [pc, #772]	@ (8000b34 <__kernel_rem_pio2f+0x310>)
 8000830:	9a66      	ldr	r2, [sp, #408]	@ 0x198
 8000832:	9109      	str	r1, [sp, #36]	@ 0x24
 8000834:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 8000838:	f11b 0f04 	cmn.w	fp, #4
 800083c:	f10e 33ff 	add.w	r3, lr, #4294967295	@ 0xffffffff
 8000840:	4680      	mov	r8, r0
 8000842:	9301      	str	r3, [sp, #4]
 8000844:	f2c0 82b3 	blt.w	8000dae <__kernel_rem_pio2f+0x58a>
 8000848:	f1bb 0303 	subs.w	r3, fp, #3
 800084c:	bf48      	it	mi
 800084e:	f10b 0304 	addmi.w	r3, fp, #4
 8000852:	10db      	asrs	r3, r3, #3
 8000854:	9306      	str	r3, [sp, #24]
 8000856:	3301      	adds	r3, #1
 8000858:	00db      	lsls	r3, r3, #3
 800085a:	930a      	str	r3, [sp, #40]	@ 0x28
 800085c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800085e:	9a06      	ldr	r2, [sp, #24]
 8000860:	ebab 0303 	sub.w	r3, fp, r3
 8000864:	9303      	str	r3, [sp, #12]
 8000866:	f10e 33ff 	add.w	r3, lr, #4294967295	@ 0xffffffff
 800086a:	eb1a 0703 	adds.w	r7, sl, r3
 800086e:	eba2 0503 	sub.w	r5, r2, r3
 8000872:	d41e      	bmi.n	80008b2 <__kernel_rem_pio2f+0x8e>
 8000874:	3701      	adds	r7, #1
 8000876:	442f      	add	r7, r5
 8000878:	ae20      	add	r6, sp, #128	@ 0x80
 800087a:	463b      	mov	r3, r7
 800087c:	f8dd 919c 	ldr.w	r9, [sp, #412]	@ 0x19c
 8000880:	f8cd e000 	str.w	lr, [sp]
 8000884:	4637      	mov	r7, r6
 8000886:	2400      	movs	r4, #0
 8000888:	461e      	mov	r6, r3
 800088a:	e008      	b.n	800089e <__kernel_rem_pio2f+0x7a>
 800088c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8000890:	f000 fe2a 	bl	80014e8 <__aeabi_i2f>
 8000894:	3501      	adds	r5, #1
 8000896:	42b5      	cmp	r5, r6
 8000898:	f847 0b04 	str.w	r0, [r7], #4
 800089c:	d007      	beq.n	80008ae <__kernel_rem_pio2f+0x8a>
 800089e:	2d00      	cmp	r5, #0
 80008a0:	daf4      	bge.n	800088c <__kernel_rem_pio2f+0x68>
 80008a2:	3501      	adds	r5, #1
 80008a4:	4620      	mov	r0, r4
 80008a6:	42b5      	cmp	r5, r6
 80008a8:	f847 0b04 	str.w	r0, [r7], #4
 80008ac:	d1f7      	bne.n	800089e <__kernel_rem_pio2f+0x7a>
 80008ae:	f8dd e000 	ldr.w	lr, [sp]
 80008b2:	f1a8 0304 	sub.w	r3, r8, #4
 80008b6:	f1ba 0f00 	cmp.w	sl, #0
 80008ba:	9302      	str	r3, [sp, #8]
 80008bc:	bfb8      	it	lt
 80008be:	ea4f 088e 	movlt.w	r8, lr, lsl #2
 80008c2:	db37      	blt.n	8000934 <__kernel_rem_pio2f+0x110>
 80008c4:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008c8:	f8cd a010 	str.w	sl, [sp, #16]
 80008cc:	aa20      	add	r2, sp, #128	@ 0x80
 80008ce:	ea4f 088e 	mov.w	r8, lr, lsl #2
 80008d2:	eb0a 010e 	add.w	r1, sl, lr
 80008d6:	eb02 028e 	add.w	r2, r2, lr, lsl #2
 80008da:	ae48      	add	r6, sp, #288	@ 0x120
 80008dc:	e9cd e807 	strd	lr, r8, [sp, #28]
 80008e0:	f8cd b014 	str.w	fp, [sp, #20]
 80008e4:	9100      	str	r1, [sp, #0]
 80008e6:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 80008ea:	4692      	mov	sl, r2
 80008ec:	46cb      	mov	fp, r9
 80008ee:	46b0      	mov	r8, r6
 80008f0:	f1b9 0f00 	cmp.w	r9, #0
 80008f4:	bfb8      	it	lt
 80008f6:	2400      	movlt	r4, #0
 80008f8:	db0f      	blt.n	800091a <__kernel_rem_pio2f+0xf6>
 80008fa:	9e02      	ldr	r6, [sp, #8]
 80008fc:	4657      	mov	r7, sl
 80008fe:	2400      	movs	r4, #0
 8000900:	f857 1d04 	ldr.w	r1, [r7, #-4]!
 8000904:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8000908:	f000 fc80 	bl	800120c <__aeabi_fmul>
 800090c:	4601      	mov	r1, r0
 800090e:	4620      	mov	r0, r4
 8000910:	f000 fd36 	bl	8001380 <__addsf3>
 8000914:	42ae      	cmp	r6, r5
 8000916:	4604      	mov	r4, r0
 8000918:	d1f2      	bne.n	8000900 <__kernel_rem_pio2f+0xdc>
 800091a:	9b00      	ldr	r3, [sp, #0]
 800091c:	f848 4b04 	str.w	r4, [r8], #4
 8000920:	f10b 0b01 	add.w	fp, fp, #1
 8000924:	459b      	cmp	fp, r3
 8000926:	f10a 0a04 	add.w	sl, sl, #4
 800092a:	d1e1      	bne.n	80008f0 <__kernel_rem_pio2f+0xcc>
 800092c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8000930:	e9dd e807 	ldrd	lr, r8, [sp, #28]
 8000934:	9b02      	ldr	r3, [sp, #8]
 8000936:	f8cd a010 	str.w	sl, [sp, #16]
 800093a:	eb03 0508 	add.w	r5, r3, r8
 800093e:	ab0c      	add	r3, sp, #48	@ 0x30
 8000940:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8000944:	3b04      	subs	r3, #4
 8000946:	9307      	str	r3, [sp, #28]
 8000948:	ab0c      	add	r3, sp, #48	@ 0x30
 800094a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800094e:	46d1      	mov	r9, sl
 8000950:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
 8000954:	469a      	mov	sl, r3
 8000956:	f8cd e020 	str.w	lr, [sp, #32]
 800095a:	ab5c      	add	r3, sp, #368	@ 0x170
 800095c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8000960:	f1b9 0f00 	cmp.w	r9, #0
 8000964:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8000968:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	dd22      	ble.n	80009b6 <__kernel_rem_pio2f+0x192>
 8000970:	f50d 7890 	add.w	r8, sp, #288	@ 0x120
 8000974:	eb08 0603 	add.w	r6, r8, r3
 8000978:	af0c      	add	r7, sp, #48	@ 0x30
 800097a:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800097e:	4658      	mov	r0, fp
 8000980:	f000 fc44 	bl	800120c <__aeabi_fmul>
 8000984:	f000 fe7a 	bl	800167c <__aeabi_f2iz>
 8000988:	f000 fdae 	bl	80014e8 <__aeabi_i2f>
 800098c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000990:	4604      	mov	r4, r0
 8000992:	f000 fc3b 	bl	800120c <__aeabi_fmul>
 8000996:	4601      	mov	r1, r0
 8000998:	4658      	mov	r0, fp
 800099a:	f000 fcef 	bl	800137c <__aeabi_fsub>
 800099e:	f000 fe6d 	bl	800167c <__aeabi_f2iz>
 80009a2:	f856 1d04 	ldr.w	r1, [r6, #-4]!
 80009a6:	f847 0b04 	str.w	r0, [r7], #4
 80009aa:	4620      	mov	r0, r4
 80009ac:	f000 fce8 	bl	8001380 <__addsf3>
 80009b0:	4546      	cmp	r6, r8
 80009b2:	4683      	mov	fp, r0
 80009b4:	d1e1      	bne.n	800097a <__kernel_rem_pio2f+0x156>
 80009b6:	9e03      	ldr	r6, [sp, #12]
 80009b8:	4658      	mov	r0, fp
 80009ba:	4631      	mov	r1, r6
 80009bc:	f000 fac6 	bl	8000f4c <scalbnf>
 80009c0:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 80009c4:	4604      	mov	r4, r0
 80009c6:	f000 fc21 	bl	800120c <__aeabi_fmul>
 80009ca:	f000 fbdb 	bl	8001184 <floorf>
 80009ce:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80009d2:	f000 fc1b 	bl	800120c <__aeabi_fmul>
 80009d6:	4601      	mov	r1, r0
 80009d8:	4620      	mov	r0, r4
 80009da:	f000 fccf 	bl	800137c <__aeabi_fsub>
 80009de:	4604      	mov	r4, r0
 80009e0:	f000 fe4c 	bl	800167c <__aeabi_f2iz>
 80009e4:	4607      	mov	r7, r0
 80009e6:	f000 fd7f 	bl	80014e8 <__aeabi_i2f>
 80009ea:	4601      	mov	r1, r0
 80009ec:	4620      	mov	r0, r4
 80009ee:	f000 fcc5 	bl	800137c <__aeabi_fsub>
 80009f2:	2e00      	cmp	r6, #0
 80009f4:	4680      	mov	r8, r0
 80009f6:	f340 8082 	ble.w	8000afe <__kernel_rem_pio2f+0x2da>
 80009fa:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 80009fe:	aa0c      	add	r2, sp, #48	@ 0x30
 8000a00:	f1c6 0308 	rsb	r3, r6, #8
 8000a04:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8000a08:	f1c6 0007 	rsb	r0, r6, #7
 8000a0c:	fa41 f603 	asr.w	r6, r1, r3
 8000a10:	fa06 f303 	lsl.w	r3, r6, r3
 8000a14:	1ac9      	subs	r1, r1, r3
 8000a16:	fa41 f400 	asr.w	r4, r1, r0
 8000a1a:	ab0c      	add	r3, sp, #48	@ 0x30
 8000a1c:	2c00      	cmp	r4, #0
 8000a1e:	f843 102c 	str.w	r1, [r3, ip, lsl #2]
 8000a22:	4437      	add	r7, r6
 8000a24:	f300 8112 	bgt.w	8000c4c <__kernel_rem_pio2f+0x428>
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4640      	mov	r0, r8
 8000a2c:	f000 fdf4 	bl	8001618 <__aeabi_fcmpeq>
 8000a30:	2800      	cmp	r0, #0
 8000a32:	f000 80ba 	beq.w	8000baa <__kernel_rem_pio2f+0x386>
 8000a36:	9b04      	ldr	r3, [sp, #16]
 8000a38:	4599      	cmp	r9, r3
 8000a3a:	dd0c      	ble.n	8000a56 <__kernel_rem_pio2f+0x232>
 8000a3c:	9b00      	ldr	r3, [sp, #0]
 8000a3e:	3330      	adds	r3, #48	@ 0x30
 8000a40:	446b      	add	r3, sp
 8000a42:	2100      	movs	r1, #0
 8000a44:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8000a48:	4553      	cmp	r3, sl
 8000a4a:	ea41 0102 	orr.w	r1, r1, r2
 8000a4e:	d1f9      	bne.n	8000a44 <__kernel_rem_pio2f+0x220>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	f040 8116 	bne.w	8000c82 <__kernel_rem_pio2f+0x45e>
 8000a56:	9b04      	ldr	r3, [sp, #16]
 8000a58:	aa0c      	add	r2, sp, #48	@ 0x30
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	f040 810a 	bne.w	8000c7a <__kernel_rem_pio2f+0x456>
 8000a66:	9907      	ldr	r1, [sp, #28]
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8000a6e:	3301      	adds	r3, #1
 8000a70:	2a00      	cmp	r2, #0
 8000a72:	d0fa      	beq.n	8000a6a <__kernel_rem_pio2f+0x246>
 8000a74:	444b      	add	r3, r9
 8000a76:	f109 0601 	add.w	r6, r9, #1
 8000a7a:	9906      	ldr	r1, [sp, #24]
 8000a7c:	9a08      	ldr	r2, [sp, #32]
 8000a7e:	f8cd a014 	str.w	sl, [sp, #20]
 8000a82:	eb01 0806 	add.w	r8, r1, r6
 8000a86:	f108 4880 	add.w	r8, r8, #1073741824	@ 0x40000000
 8000a8a:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8000a8c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8000a90:	444a      	add	r2, r9
 8000a92:	eb01 0888 	add.w	r8, r1, r8, lsl #2
 8000a96:	f8dd 9000 	ldr.w	r9, [sp]
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	a920      	add	r1, sp, #128	@ 0x80
 8000a9e:	eb01 0782 	add.w	r7, r1, r2, lsl #2
 8000aa2:	aa48      	add	r2, sp, #288	@ 0x120
 8000aa4:	4491      	add	r9, r2
 8000aa6:	f858 0f04 	ldr.w	r0, [r8, #4]!
 8000aaa:	f000 fd1d 	bl	80014e8 <__aeabi_i2f>
 8000aae:	9b01      	ldr	r3, [sp, #4]
 8000ab0:	f847 0b04 	str.w	r0, [r7], #4
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	db1a      	blt.n	8000aee <__kernel_rem_pio2f+0x2ca>
 8000ab8:	f8dd a008 	ldr.w	sl, [sp, #8]
 8000abc:	46bb      	mov	fp, r7
 8000abe:	2400      	movs	r4, #0
 8000ac0:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8000ac4:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8000ac8:	f000 fba0 	bl	800120c <__aeabi_fmul>
 8000acc:	4601      	mov	r1, r0
 8000ace:	4620      	mov	r0, r4
 8000ad0:	f000 fc56 	bl	8001380 <__addsf3>
 8000ad4:	45aa      	cmp	sl, r5
 8000ad6:	4604      	mov	r4, r0
 8000ad8:	d1f2      	bne.n	8000ac0 <__kernel_rem_pio2f+0x29c>
 8000ada:	9b00      	ldr	r3, [sp, #0]
 8000adc:	f849 4f04 	str.w	r4, [r9, #4]!
 8000ae0:	3601      	adds	r6, #1
 8000ae2:	42b3      	cmp	r3, r6
 8000ae4:	dadf      	bge.n	8000aa6 <__kernel_rem_pio2f+0x282>
 8000ae6:	f8dd a014 	ldr.w	sl, [sp, #20]
 8000aea:	4699      	mov	r9, r3
 8000aec:	e735      	b.n	800095a <__kernel_rem_pio2f+0x136>
 8000aee:	9b00      	ldr	r3, [sp, #0]
 8000af0:	3601      	adds	r6, #1
 8000af2:	2400      	movs	r4, #0
 8000af4:	42b3      	cmp	r3, r6
 8000af6:	f849 4f04 	str.w	r4, [r9, #4]!
 8000afa:	dad4      	bge.n	8000aa6 <__kernel_rem_pio2f+0x282>
 8000afc:	e7f3      	b.n	8000ae6 <__kernel_rem_pio2f+0x2c2>
 8000afe:	f040 808d 	bne.w	8000c1c <__kernel_rem_pio2f+0x3f8>
 8000b02:	f109 33ff 	add.w	r3, r9, #4294967295	@ 0xffffffff
 8000b06:	aa0c      	add	r2, sp, #48	@ 0x30
 8000b08:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000b0c:	11e4      	asrs	r4, r4, #7
 8000b0e:	2c00      	cmp	r4, #0
 8000b10:	dd8a      	ble.n	8000a28 <__kernel_rem_pio2f+0x204>
 8000b12:	f1b9 0f00 	cmp.w	r9, #0
 8000b16:	f107 0701 	add.w	r7, r7, #1
 8000b1a:	f340 81ef 	ble.w	8000efc <__kernel_rem_pio2f+0x6d8>
 8000b1e:	ab0c      	add	r3, sp, #48	@ 0x30
 8000b20:	2100      	movs	r1, #0
 8000b22:	f853 6b04 	ldr.w	r6, [r3], #4
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d074      	beq.n	8000c14 <__kernel_rem_pio2f+0x3f0>
 8000b2a:	f5c6 7680 	rsb	r6, r6, #256	@ 0x100
 8000b2e:	f843 6c04 	str.w	r6, [r3, #-4]
 8000b32:	e006      	b.n	8000b42 <__kernel_rem_pio2f+0x31e>
 8000b34:	08005664 	.word	0x08005664
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	f1c2 02ff 	rsb	r2, r2, #255	@ 0xff
 8000b3e:	f843 2b04 	str.w	r2, [r3], #4
 8000b42:	3101      	adds	r1, #1
 8000b44:	4589      	cmp	r9, r1
 8000b46:	dcf7      	bgt.n	8000b38 <__kernel_rem_pio2f+0x314>
 8000b48:	2601      	movs	r6, #1
 8000b4a:	9b03      	ldr	r3, [sp, #12]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	dd0f      	ble.n	8000b70 <__kernel_rem_pio2f+0x34c>
 8000b50:	9b03      	ldr	r3, [sp, #12]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	f000 8086 	beq.w	8000c64 <__kernel_rem_pio2f+0x440>
 8000b58:	2b02      	cmp	r3, #2
 8000b5a:	d109      	bne.n	8000b70 <__kernel_rem_pio2f+0x34c>
 8000b5c:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000b60:	ab0c      	add	r3, sp, #48	@ 0x30
 8000b62:	aa0c      	add	r2, sp, #48	@ 0x30
 8000b64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000b68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b6c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000b70:	2c02      	cmp	r4, #2
 8000b72:	f47f af59 	bne.w	8000a28 <__kernel_rem_pio2f+0x204>
 8000b76:	4641      	mov	r1, r8
 8000b78:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000b7c:	f000 fbfe 	bl	800137c <__aeabi_fsub>
 8000b80:	4680      	mov	r8, r0
 8000b82:	2e00      	cmp	r6, #0
 8000b84:	f43f af50 	beq.w	8000a28 <__kernel_rem_pio2f+0x204>
 8000b88:	9903      	ldr	r1, [sp, #12]
 8000b8a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000b8e:	f000 f9dd 	bl	8000f4c <scalbnf>
 8000b92:	4601      	mov	r1, r0
 8000b94:	4640      	mov	r0, r8
 8000b96:	f000 fbf1 	bl	800137c <__aeabi_fsub>
 8000b9a:	4680      	mov	r8, r0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4640      	mov	r0, r8
 8000ba0:	f000 fd3a 	bl	8001618 <__aeabi_fcmpeq>
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	f47f af46 	bne.w	8000a36 <__kernel_rem_pio2f+0x212>
 8000baa:	e9dd 3b0a 	ldrd	r3, fp, [sp, #40]	@ 0x28
 8000bae:	4640      	mov	r0, r8
 8000bb0:	eba3 010b 	sub.w	r1, r3, fp
 8000bb4:	9401      	str	r4, [sp, #4]
 8000bb6:	f8dd a010 	ldr.w	sl, [sp, #16]
 8000bba:	f000 f9c7 	bl	8000f4c <scalbnf>
 8000bbe:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	f000 fd46 	bl	8001654 <__aeabi_fcmpge>
 8000bc8:	2800      	cmp	r0, #0
 8000bca:	f000 8179 	beq.w	8000ec0 <__kernel_rem_pio2f+0x69c>
 8000bce:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	f000 fb1a 	bl	800120c <__aeabi_fmul>
 8000bd8:	f000 fd50 	bl	800167c <__aeabi_f2iz>
 8000bdc:	f000 fc84 	bl	80014e8 <__aeabi_i2f>
 8000be0:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8000be4:	4605      	mov	r5, r0
 8000be6:	f000 fb11 	bl	800120c <__aeabi_fmul>
 8000bea:	4601      	mov	r1, r0
 8000bec:	4620      	mov	r0, r4
 8000bee:	f000 fbc5 	bl	800137c <__aeabi_fsub>
 8000bf2:	f000 fd43 	bl	800167c <__aeabi_f2iz>
 8000bf6:	ab0c      	add	r3, sp, #48	@ 0x30
 8000bf8:	f109 0601 	add.w	r6, r9, #1
 8000bfc:	f843 0029 	str.w	r0, [r3, r9, lsl #2]
 8000c00:	9b03      	ldr	r3, [sp, #12]
 8000c02:	4628      	mov	r0, r5
 8000c04:	3308      	adds	r3, #8
 8000c06:	9303      	str	r3, [sp, #12]
 8000c08:	f000 fd38 	bl	800167c <__aeabi_f2iz>
 8000c0c:	ab0c      	add	r3, sp, #48	@ 0x30
 8000c0e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8000c12:	e050      	b.n	8000cb6 <__kernel_rem_pio2f+0x492>
 8000c14:	3101      	adds	r1, #1
 8000c16:	4589      	cmp	r9, r1
 8000c18:	dc83      	bgt.n	8000b22 <__kernel_rem_pio2f+0x2fe>
 8000c1a:	e796      	b.n	8000b4a <__kernel_rem_pio2f+0x326>
 8000c1c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000c20:	f000 fd18 	bl	8001654 <__aeabi_fcmpge>
 8000c24:	4604      	mov	r4, r0
 8000c26:	2800      	cmp	r0, #0
 8000c28:	f43f aefe 	beq.w	8000a28 <__kernel_rem_pio2f+0x204>
 8000c2c:	f1b9 0f00 	cmp.w	r9, #0
 8000c30:	f107 0701 	add.w	r7, r7, #1
 8000c34:	bfc8      	it	gt
 8000c36:	2402      	movgt	r4, #2
 8000c38:	f73f af71 	bgt.w	8000b1e <__kernel_rem_pio2f+0x2fa>
 8000c3c:	4641      	mov	r1, r8
 8000c3e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000c42:	f000 fb9b 	bl	800137c <__aeabi_fsub>
 8000c46:	2402      	movs	r4, #2
 8000c48:	4680      	mov	r8, r0
 8000c4a:	e6ed      	b.n	8000a28 <__kernel_rem_pio2f+0x204>
 8000c4c:	f1b9 0f00 	cmp.w	r9, #0
 8000c50:	f107 0701 	add.w	r7, r7, #1
 8000c54:	bfd8      	it	le
 8000c56:	2600      	movle	r6, #0
 8000c58:	f73f af61 	bgt.w	8000b1e <__kernel_rem_pio2f+0x2fa>
 8000c5c:	9b03      	ldr	r3, [sp, #12]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	f47f af7a 	bne.w	8000b58 <__kernel_rem_pio2f+0x334>
 8000c64:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000c68:	ab0c      	add	r3, sp, #48	@ 0x30
 8000c6a:	aa0c      	add	r2, sp, #48	@ 0x30
 8000c6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000c70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000c74:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000c78:	e77a      	b.n	8000b70 <__kernel_rem_pio2f+0x34c>
 8000c7a:	f109 0601 	add.w	r6, r9, #1
 8000c7e:	4633      	mov	r3, r6
 8000c80:	e6fb      	b.n	8000a7a <__kernel_rem_pio2f+0x256>
 8000c82:	9b03      	ldr	r3, [sp, #12]
 8000c84:	f8dd a010 	ldr.w	sl, [sp, #16]
 8000c88:	9401      	str	r4, [sp, #4]
 8000c8a:	f1a3 0208 	sub.w	r2, r3, #8
 8000c8e:	f109 36ff 	add.w	r6, r9, #4294967295	@ 0xffffffff
 8000c92:	ab0c      	add	r3, sp, #48	@ 0x30
 8000c94:	9203      	str	r2, [sp, #12]
 8000c96:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 8000c9a:	b963      	cbnz	r3, 8000cb6 <__kernel_rem_pio2f+0x492>
 8000c9c:	f109 4380 	add.w	r3, r9, #1073741824	@ 0x40000000
 8000ca0:	3b01      	subs	r3, #1
 8000ca2:	a90c      	add	r1, sp, #48	@ 0x30
 8000ca4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8000ca8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8000cac:	3e01      	subs	r6, #1
 8000cae:	3a08      	subs	r2, #8
 8000cb0:	2900      	cmp	r1, #0
 8000cb2:	d0f9      	beq.n	8000ca8 <__kernel_rem_pio2f+0x484>
 8000cb4:	9203      	str	r2, [sp, #12]
 8000cb6:	9903      	ldr	r1, [sp, #12]
 8000cb8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000cbc:	f000 f946 	bl	8000f4c <scalbnf>
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	4681      	mov	r9, r0
 8000cc4:	f2c0 8124 	blt.w	8000f10 <__kernel_rem_pio2f+0x6ec>
 8000cc8:	1c74      	adds	r4, r6, #1
 8000cca:	ab0c      	add	r3, sp, #48	@ 0x30
 8000ccc:	00a1      	lsls	r1, r4, #2
 8000cce:	eb03 0884 	add.w	r8, r3, r4, lsl #2
 8000cd2:	ab48      	add	r3, sp, #288	@ 0x120
 8000cd4:	f04f 556e 	mov.w	r5, #998244352	@ 0x3b800000
 8000cd8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8000cdc:	468b      	mov	fp, r1
 8000cde:	f858 0d04 	ldr.w	r0, [r8, #-4]!
 8000ce2:	f000 fc01 	bl	80014e8 <__aeabi_i2f>
 8000ce6:	4649      	mov	r1, r9
 8000ce8:	f000 fa90 	bl	800120c <__aeabi_fmul>
 8000cec:	4629      	mov	r1, r5
 8000cee:	f844 0d04 	str.w	r0, [r4, #-4]!
 8000cf2:	4648      	mov	r0, r9
 8000cf4:	f000 fa8a 	bl	800120c <__aeabi_fmul>
 8000cf8:	ab0c      	add	r3, sp, #48	@ 0x30
 8000cfa:	4598      	cmp	r8, r3
 8000cfc:	4681      	mov	r9, r0
 8000cfe:	d1ee      	bne.n	8000cde <__kernel_rem_pio2f+0x4ba>
 8000d00:	f1ab 0308 	sub.w	r3, fp, #8
 8000d04:	aa48      	add	r2, sp, #288	@ 0x120
 8000d06:	ac34      	add	r4, sp, #208	@ 0xd0
 8000d08:	4413      	add	r3, r2
 8000d0a:	e9cd 7402 	strd	r7, r4, [sp, #8]
 8000d0e:	46b1      	mov	r9, r6
 8000d10:	4659      	mov	r1, fp
 8000d12:	461a      	mov	r2, r3
 8000d14:	f04f 0b00 	mov.w	fp, #0
 8000d18:	9604      	str	r6, [sp, #16]
 8000d1a:	46c8      	mov	r8, r9
 8000d1c:	465e      	mov	r6, fp
 8000d1e:	4623      	mov	r3, r4
 8000d20:	9105      	str	r1, [sp, #20]
 8000d22:	4691      	mov	r9, r2
 8000d24:	f1ba 0f00 	cmp.w	sl, #0
 8000d28:	db71      	blt.n	8000e0e <__kernel_rem_pio2f+0x5ea>
 8000d2a:	4f87      	ldr	r7, [pc, #540]	@ (8000f48 <__kernel_rem_pio2f+0x724>)
 8000d2c:	9300      	str	r3, [sp, #0]
 8000d2e:	46bb      	mov	fp, r7
 8000d30:	2500      	movs	r5, #0
 8000d32:	2400      	movs	r4, #0
 8000d34:	464f      	mov	r7, r9
 8000d36:	e001      	b.n	8000d3c <__kernel_rem_pio2f+0x518>
 8000d38:	42b4      	cmp	r4, r6
 8000d3a:	dc0d      	bgt.n	8000d58 <__kernel_rem_pio2f+0x534>
 8000d3c:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8000d40:	f85b 0b04 	ldr.w	r0, [fp], #4
 8000d44:	f000 fa62 	bl	800120c <__aeabi_fmul>
 8000d48:	4601      	mov	r1, r0
 8000d4a:	4628      	mov	r0, r5
 8000d4c:	f000 fb18 	bl	8001380 <__addsf3>
 8000d50:	3401      	adds	r4, #1
 8000d52:	45a2      	cmp	sl, r4
 8000d54:	4605      	mov	r5, r0
 8000d56:	daef      	bge.n	8000d38 <__kernel_rem_pio2f+0x514>
 8000d58:	9b00      	ldr	r3, [sp, #0]
 8000d5a:	f843 5b04 	str.w	r5, [r3], #4
 8000d5e:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8000d62:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8000d66:	f106 0601 	add.w	r6, r6, #1
 8000d6a:	f1a9 0904 	sub.w	r9, r9, #4
 8000d6e:	d1d9      	bne.n	8000d24 <__kernel_rem_pio2f+0x500>
 8000d70:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	e9dd 7402 	ldrd	r7, r4, [sp, #8]
 8000d78:	e9dd 6104 	ldrd	r6, r1, [sp, #16]
 8000d7c:	dc49      	bgt.n	8000e12 <__kernel_rem_pio2f+0x5ee>
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	dc1a      	bgt.n	8000db8 <__kernel_rem_pio2f+0x594>
 8000d82:	d10f      	bne.n	8000da4 <__kernel_rem_pio2f+0x580>
 8000d84:	ab34      	add	r3, sp, #208	@ 0xd0
 8000d86:	185c      	adds	r4, r3, r1
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8000d8e:	f000 faf7 	bl	8001380 <__addsf3>
 8000d92:	ab34      	add	r3, sp, #208	@ 0xd0
 8000d94:	429c      	cmp	r4, r3
 8000d96:	d1f8      	bne.n	8000d8a <__kernel_rem_pio2f+0x566>
 8000d98:	9b01      	ldr	r3, [sp, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 80ab 	bne.w	8000ef6 <__kernel_rem_pio2f+0x6d2>
 8000da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000da2:	6018      	str	r0, [r3, #0]
 8000da4:	f007 0007 	and.w	r0, r7, #7
 8000da8:	b05d      	add	sp, #372	@ 0x174
 8000daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dae:	2308      	movs	r3, #8
 8000db0:	930a      	str	r3, [sp, #40]	@ 0x28
 8000db2:	2300      	movs	r3, #0
 8000db4:	9306      	str	r3, [sp, #24]
 8000db6:	e551      	b.n	800085c <__kernel_rem_pio2f+0x38>
 8000db8:	ab34      	add	r3, sp, #208	@ 0xd0
 8000dba:	2500      	movs	r5, #0
 8000dbc:	eb03 0901 	add.w	r9, r3, r1
 8000dc0:	4628      	mov	r0, r5
 8000dc2:	f859 1d04 	ldr.w	r1, [r9, #-4]!
 8000dc6:	f000 fadb 	bl	8001380 <__addsf3>
 8000dca:	ab34      	add	r3, sp, #208	@ 0xd0
 8000dcc:	4599      	cmp	r9, r3
 8000dce:	d1f8      	bne.n	8000dc2 <__kernel_rem_pio2f+0x59e>
 8000dd0:	4605      	mov	r5, r0
 8000dd2:	4629      	mov	r1, r5
 8000dd4:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 8000dd6:	f000 fad1 	bl	800137c <__aeabi_fsub>
 8000dda:	9b01      	ldr	r3, [sp, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f040 8082 	bne.w	8000ee6 <__kernel_rem_pio2f+0x6c2>
 8000de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000de4:	601d      	str	r5, [r3, #0]
 8000de6:	b15e      	cbz	r6, 8000e00 <__kernel_rem_pio2f+0x5dc>
 8000de8:	2501      	movs	r5, #1
 8000dea:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8000dee:	3501      	adds	r5, #1
 8000df0:	f000 fac6 	bl	8001380 <__addsf3>
 8000df4:	42ae      	cmp	r6, r5
 8000df6:	daf8      	bge.n	8000dea <__kernel_rem_pio2f+0x5c6>
 8000df8:	9b01      	ldr	r3, [sp, #4]
 8000dfa:	b10b      	cbz	r3, 8000e00 <__kernel_rem_pio2f+0x5dc>
 8000dfc:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000e02:	6058      	str	r0, [r3, #4]
 8000e04:	f007 0007 	and.w	r0, r7, #7
 8000e08:	b05d      	add	sp, #372	@ 0x174
 8000e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e0e:	2500      	movs	r5, #0
 8000e10:	e7a3      	b.n	8000d5a <__kernel_rem_pio2f+0x536>
 8000e12:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d1c5      	bne.n	8000da4 <__kernel_rem_pio2f+0x580>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	f000 8086 	beq.w	8000f2a <__kernel_rem_pio2f+0x706>
 8000e1e:	ab34      	add	r3, sp, #208	@ 0xd0
 8000e20:	eb03 0a86 	add.w	sl, r3, r6, lsl #2
 8000e24:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8000e28:	00b5      	lsls	r5, r6, #2
 8000e2a:	46d3      	mov	fp, sl
 8000e2c:	f85b 9c04 	ldr.w	r9, [fp, #-4]
 8000e30:	4620      	mov	r0, r4
 8000e32:	4649      	mov	r1, r9
 8000e34:	f000 faa4 	bl	8001380 <__addsf3>
 8000e38:	46a0      	mov	r8, r4
 8000e3a:	4604      	mov	r4, r0
 8000e3c:	4621      	mov	r1, r4
 8000e3e:	4648      	mov	r0, r9
 8000e40:	f000 fa9c 	bl	800137c <__aeabi_fsub>
 8000e44:	4641      	mov	r1, r8
 8000e46:	f000 fa9b 	bl	8001380 <__addsf3>
 8000e4a:	f8cb 0000 	str.w	r0, [fp]
 8000e4e:	f84b 4d04 	str.w	r4, [fp, #-4]!
 8000e52:	ab34      	add	r3, sp, #208	@ 0xd0
 8000e54:	459b      	cmp	fp, r3
 8000e56:	d1e9      	bne.n	8000e2c <__kernel_rem_pio2f+0x608>
 8000e58:	2e01      	cmp	r6, #1
 8000e5a:	d066      	beq.n	8000f2a <__kernel_rem_pio2f+0x706>
 8000e5c:	ab34      	add	r3, sp, #208	@ 0xd0
 8000e5e:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8000e62:	1d1e      	adds	r6, r3, #4
 8000e64:	f85a 9c04 	ldr.w	r9, [sl, #-4]
 8000e68:	4620      	mov	r0, r4
 8000e6a:	4649      	mov	r1, r9
 8000e6c:	f000 fa88 	bl	8001380 <__addsf3>
 8000e70:	46a0      	mov	r8, r4
 8000e72:	4604      	mov	r4, r0
 8000e74:	4621      	mov	r1, r4
 8000e76:	4648      	mov	r0, r9
 8000e78:	f000 fa80 	bl	800137c <__aeabi_fsub>
 8000e7c:	4641      	mov	r1, r8
 8000e7e:	f000 fa7f 	bl	8001380 <__addsf3>
 8000e82:	f8ca 0000 	str.w	r0, [sl]
 8000e86:	f84a 4d04 	str.w	r4, [sl, #-4]!
 8000e8a:	4556      	cmp	r6, sl
 8000e8c:	d1ea      	bne.n	8000e64 <__kernel_rem_pio2f+0x640>
 8000e8e:	ab34      	add	r3, sp, #208	@ 0xd0
 8000e90:	1d2c      	adds	r4, r5, #4
 8000e92:	441c      	add	r4, r3
 8000e94:	f103 0808 	add.w	r8, r3, #8
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8000e9e:	f000 fa6f 	bl	8001380 <__addsf3>
 8000ea2:	45a0      	cmp	r8, r4
 8000ea4:	d1f9      	bne.n	8000e9a <__kernel_rem_pio2f+0x676>
 8000ea6:	9901      	ldr	r1, [sp, #4]
 8000ea8:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8000eaa:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8000eac:	b981      	cbnz	r1, 8000ed0 <__kernel_rem_pio2f+0x6ac>
 8000eae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000eb0:	600a      	str	r2, [r1, #0]
 8000eb2:	604b      	str	r3, [r1, #4]
 8000eb4:	6088      	str	r0, [r1, #8]
 8000eb6:	f007 0007 	and.w	r0, r7, #7
 8000eba:	b05d      	add	sp, #372	@ 0x174
 8000ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ec0:	4620      	mov	r0, r4
 8000ec2:	f000 fbdb 	bl	800167c <__aeabi_f2iz>
 8000ec6:	ab0c      	add	r3, sp, #48	@ 0x30
 8000ec8:	464e      	mov	r6, r9
 8000eca:	f843 0029 	str.w	r0, [r3, r9, lsl #2]
 8000ece:	e6f2      	b.n	8000cb6 <__kernel_rem_pio2f+0x492>
 8000ed0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000ed2:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8000ed6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000eda:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8000ede:	600a      	str	r2, [r1, #0]
 8000ee0:	604b      	str	r3, [r1, #4]
 8000ee2:	6088      	str	r0, [r1, #8]
 8000ee4:	e7e7      	b.n	8000eb6 <__kernel_rem_pio2f+0x692>
 8000ee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000ee8:	f105 4500 	add.w	r5, r5, #2147483648	@ 0x80000000
 8000eec:	601d      	str	r5, [r3, #0]
 8000eee:	2e00      	cmp	r6, #0
 8000ef0:	f47f af7a 	bne.w	8000de8 <__kernel_rem_pio2f+0x5c4>
 8000ef4:	e782      	b.n	8000dfc <__kernel_rem_pio2f+0x5d8>
 8000ef6:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	e751      	b.n	8000da0 <__kernel_rem_pio2f+0x57c>
 8000efc:	2c02      	cmp	r4, #2
 8000efe:	f47f ad93 	bne.w	8000a28 <__kernel_rem_pio2f+0x204>
 8000f02:	4601      	mov	r1, r0
 8000f04:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000f08:	f000 fa38 	bl	800137c <__aeabi_fsub>
 8000f0c:	4680      	mov	r8, r0
 8000f0e:	e58b      	b.n	8000a28 <__kernel_rem_pio2f+0x204>
 8000f10:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	dc05      	bgt.n	8000f22 <__kernel_rem_pio2f+0x6fe>
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	dc09      	bgt.n	8000f2e <__kernel_rem_pio2f+0x70a>
 8000f1a:	f47f af43 	bne.w	8000da4 <__kernel_rem_pio2f+0x580>
 8000f1e:	2000      	movs	r0, #0
 8000f20:	e73a      	b.n	8000d98 <__kernel_rem_pio2f+0x574>
 8000f22:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	f47f af3d 	bne.w	8000da4 <__kernel_rem_pio2f+0x580>
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	e7bb      	b.n	8000ea6 <__kernel_rem_pio2f+0x682>
 8000f2e:	9b01      	ldr	r3, [sp, #4]
 8000f30:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 8000f32:	b91b      	cbnz	r3, 8000f3c <__kernel_rem_pio2f+0x718>
 8000f34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000f36:	2300      	movs	r3, #0
 8000f38:	6013      	str	r3, [r2, #0]
 8000f3a:	e761      	b.n	8000e00 <__kernel_rem_pio2f+0x5dc>
 8000f3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000f3e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000f42:	6013      	str	r3, [r2, #0]
 8000f44:	e75a      	b.n	8000dfc <__kernel_rem_pio2f+0x5d8>
 8000f46:	bf00      	nop
 8000f48:	08005670 	.word	0x08005670

08000f4c <scalbnf>:
 8000f4c:	b510      	push	{r4, lr}
 8000f4e:	460c      	mov	r4, r1
 8000f50:	f030 4100 	bics.w	r1, r0, #2147483648	@ 0x80000000
 8000f54:	4603      	mov	r3, r0
 8000f56:	d01d      	beq.n	8000f94 <scalbnf+0x48>
 8000f58:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8000f5c:	d21b      	bcs.n	8000f96 <scalbnf+0x4a>
 8000f5e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8000f62:	4602      	mov	r2, r0
 8000f64:	d11b      	bne.n	8000f9e <scalbnf+0x52>
 8000f66:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8000f6a:	f000 f94f 	bl	800120c <__aeabi_fmul>
 8000f6e:	4a20      	ldr	r2, [pc, #128]	@ (8000ff0 <scalbnf+0xa4>)
 8000f70:	4294      	cmp	r4, r2
 8000f72:	4603      	mov	r3, r0
 8000f74:	db2c      	blt.n	8000fd0 <scalbnf+0x84>
 8000f76:	f3c0 51c7 	ubfx	r1, r0, #23, #8
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000f80:	4284      	cmp	r4, r0
 8000f82:	f1a1 0119 	sub.w	r1, r1, #25
 8000f86:	dd10      	ble.n	8000faa <scalbnf+0x5e>
 8000f88:	491a      	ldr	r1, [pc, #104]	@ (8000ff4 <scalbnf+0xa8>)
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f361 001e 	bfi	r0, r1, #0, #31
 8000f90:	f000 f93c 	bl	800120c <__aeabi_fmul>
 8000f94:	bd10      	pop	{r4, pc}
 8000f96:	4601      	mov	r1, r0
 8000f98:	f000 f9f2 	bl	8001380 <__addsf3>
 8000f9c:	bd10      	pop	{r4, pc}
 8000f9e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000fa2:	4284      	cmp	r4, r0
 8000fa4:	ea4f 51d1 	mov.w	r1, r1, lsr #23
 8000fa8:	dcee      	bgt.n	8000f88 <scalbnf+0x3c>
 8000faa:	4421      	add	r1, r4
 8000fac:	29fe      	cmp	r1, #254	@ 0xfe
 8000fae:	dceb      	bgt.n	8000f88 <scalbnf+0x3c>
 8000fb0:	2900      	cmp	r1, #0
 8000fb2:	dc11      	bgt.n	8000fd8 <scalbnf+0x8c>
 8000fb4:	f111 0f16 	cmn.w	r1, #22
 8000fb8:	db13      	blt.n	8000fe2 <scalbnf+0x96>
 8000fba:	f101 0019 	add.w	r0, r1, #25
 8000fbe:	f022 42ff 	bic.w	r2, r2, #2139095040	@ 0x7f800000
 8000fc2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8000fc6:	ea42 50c0 	orr.w	r0, r2, r0, lsl #23
 8000fca:	f000 f91f 	bl	800120c <__aeabi_fmul>
 8000fce:	bd10      	pop	{r4, pc}
 8000fd0:	4909      	ldr	r1, [pc, #36]	@ (8000ff8 <scalbnf+0xac>)
 8000fd2:	f000 f91b 	bl	800120c <__aeabi_fmul>
 8000fd6:	bd10      	pop	{r4, pc}
 8000fd8:	f022 42ff 	bic.w	r2, r2, #2139095040	@ 0x7f800000
 8000fdc:	ea42 50c1 	orr.w	r0, r2, r1, lsl #23
 8000fe0:	bd10      	pop	{r4, pc}
 8000fe2:	4905      	ldr	r1, [pc, #20]	@ (8000ff8 <scalbnf+0xac>)
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f361 001e 	bfi	r0, r1, #0, #31
 8000fea:	f000 f90f 	bl	800120c <__aeabi_fmul>
 8000fee:	bd10      	pop	{r4, pc}
 8000ff0:	ffff3cb0 	.word	0xffff3cb0
 8000ff4:	7149f2ca 	.word	0x7149f2ca
 8000ff8:	0da24260 	.word	0x0da24260

08000ffc <__kernel_cosf>:
 8000ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001000:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8001004:	f1b6 5f48 	cmp.w	r6, #838860800	@ 0x32000000
 8001008:	4605      	mov	r5, r0
 800100a:	4688      	mov	r8, r1
 800100c:	d249      	bcs.n	80010a2 <__kernel_cosf+0xa6>
 800100e:	f000 fb35 	bl	800167c <__aeabi_f2iz>
 8001012:	2800      	cmp	r0, #0
 8001014:	f000 809d 	beq.w	8001152 <__kernel_cosf+0x156>
 8001018:	4629      	mov	r1, r5
 800101a:	4628      	mov	r0, r5
 800101c:	f000 f8f6 	bl	800120c <__aeabi_fmul>
 8001020:	494e      	ldr	r1, [pc, #312]	@ (800115c <__kernel_cosf+0x160>)
 8001022:	4604      	mov	r4, r0
 8001024:	f000 f8f2 	bl	800120c <__aeabi_fmul>
 8001028:	494d      	ldr	r1, [pc, #308]	@ (8001160 <__kernel_cosf+0x164>)
 800102a:	f000 f9a9 	bl	8001380 <__addsf3>
 800102e:	4621      	mov	r1, r4
 8001030:	f000 f8ec 	bl	800120c <__aeabi_fmul>
 8001034:	494b      	ldr	r1, [pc, #300]	@ (8001164 <__kernel_cosf+0x168>)
 8001036:	f000 f9a1 	bl	800137c <__aeabi_fsub>
 800103a:	4621      	mov	r1, r4
 800103c:	f000 f8e6 	bl	800120c <__aeabi_fmul>
 8001040:	4949      	ldr	r1, [pc, #292]	@ (8001168 <__kernel_cosf+0x16c>)
 8001042:	f000 f99d 	bl	8001380 <__addsf3>
 8001046:	4621      	mov	r1, r4
 8001048:	f000 f8e0 	bl	800120c <__aeabi_fmul>
 800104c:	4947      	ldr	r1, [pc, #284]	@ (800116c <__kernel_cosf+0x170>)
 800104e:	f000 f995 	bl	800137c <__aeabi_fsub>
 8001052:	4621      	mov	r1, r4
 8001054:	f000 f8da 	bl	800120c <__aeabi_fmul>
 8001058:	4945      	ldr	r1, [pc, #276]	@ (8001170 <__kernel_cosf+0x174>)
 800105a:	f000 f991 	bl	8001380 <__addsf3>
 800105e:	4621      	mov	r1, r4
 8001060:	f000 f8d4 	bl	800120c <__aeabi_fmul>
 8001064:	4607      	mov	r7, r0
 8001066:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800106a:	4620      	mov	r0, r4
 800106c:	f000 f8ce 	bl	800120c <__aeabi_fmul>
 8001070:	4639      	mov	r1, r7
 8001072:	4606      	mov	r6, r0
 8001074:	4620      	mov	r0, r4
 8001076:	f000 f8c9 	bl	800120c <__aeabi_fmul>
 800107a:	4641      	mov	r1, r8
 800107c:	4604      	mov	r4, r0
 800107e:	4628      	mov	r0, r5
 8001080:	f000 f8c4 	bl	800120c <__aeabi_fmul>
 8001084:	4601      	mov	r1, r0
 8001086:	4620      	mov	r0, r4
 8001088:	f000 f978 	bl	800137c <__aeabi_fsub>
 800108c:	4601      	mov	r1, r0
 800108e:	4630      	mov	r0, r6
 8001090:	f000 f974 	bl	800137c <__aeabi_fsub>
 8001094:	4601      	mov	r1, r0
 8001096:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800109a:	f000 f96f 	bl	800137c <__aeabi_fsub>
 800109e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80010a2:	4601      	mov	r1, r0
 80010a4:	f000 f8b2 	bl	800120c <__aeabi_fmul>
 80010a8:	492c      	ldr	r1, [pc, #176]	@ (800115c <__kernel_cosf+0x160>)
 80010aa:	4604      	mov	r4, r0
 80010ac:	f000 f8ae 	bl	800120c <__aeabi_fmul>
 80010b0:	492b      	ldr	r1, [pc, #172]	@ (8001160 <__kernel_cosf+0x164>)
 80010b2:	f000 f965 	bl	8001380 <__addsf3>
 80010b6:	4621      	mov	r1, r4
 80010b8:	f000 f8a8 	bl	800120c <__aeabi_fmul>
 80010bc:	4929      	ldr	r1, [pc, #164]	@ (8001164 <__kernel_cosf+0x168>)
 80010be:	f000 f95d 	bl	800137c <__aeabi_fsub>
 80010c2:	4621      	mov	r1, r4
 80010c4:	f000 f8a2 	bl	800120c <__aeabi_fmul>
 80010c8:	4927      	ldr	r1, [pc, #156]	@ (8001168 <__kernel_cosf+0x16c>)
 80010ca:	f000 f959 	bl	8001380 <__addsf3>
 80010ce:	4621      	mov	r1, r4
 80010d0:	f000 f89c 	bl	800120c <__aeabi_fmul>
 80010d4:	4925      	ldr	r1, [pc, #148]	@ (800116c <__kernel_cosf+0x170>)
 80010d6:	f000 f951 	bl	800137c <__aeabi_fsub>
 80010da:	4621      	mov	r1, r4
 80010dc:	f000 f896 	bl	800120c <__aeabi_fmul>
 80010e0:	4923      	ldr	r1, [pc, #140]	@ (8001170 <__kernel_cosf+0x174>)
 80010e2:	f000 f94d 	bl	8001380 <__addsf3>
 80010e6:	4621      	mov	r1, r4
 80010e8:	f000 f890 	bl	800120c <__aeabi_fmul>
 80010ec:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <__kernel_cosf+0x178>)
 80010ee:	429e      	cmp	r6, r3
 80010f0:	4607      	mov	r7, r0
 80010f2:	d9b8      	bls.n	8001066 <__kernel_cosf+0x6a>
 80010f4:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <__kernel_cosf+0x17c>)
 80010f6:	429e      	cmp	r6, r3
 80010f8:	d827      	bhi.n	800114a <__kernel_cosf+0x14e>
 80010fa:	f106 467f 	add.w	r6, r6, #4278190080	@ 0xff000000
 80010fe:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001102:	4631      	mov	r1, r6
 8001104:	f000 f93a 	bl	800137c <__aeabi_fsub>
 8001108:	4681      	mov	r9, r0
 800110a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800110e:	4620      	mov	r0, r4
 8001110:	f000 f87c 	bl	800120c <__aeabi_fmul>
 8001114:	4631      	mov	r1, r6
 8001116:	f000 f931 	bl	800137c <__aeabi_fsub>
 800111a:	4639      	mov	r1, r7
 800111c:	4606      	mov	r6, r0
 800111e:	4620      	mov	r0, r4
 8001120:	f000 f874 	bl	800120c <__aeabi_fmul>
 8001124:	4641      	mov	r1, r8
 8001126:	4604      	mov	r4, r0
 8001128:	4628      	mov	r0, r5
 800112a:	f000 f86f 	bl	800120c <__aeabi_fmul>
 800112e:	4601      	mov	r1, r0
 8001130:	4620      	mov	r0, r4
 8001132:	f000 f923 	bl	800137c <__aeabi_fsub>
 8001136:	4601      	mov	r1, r0
 8001138:	4630      	mov	r0, r6
 800113a:	f000 f91f 	bl	800137c <__aeabi_fsub>
 800113e:	4601      	mov	r1, r0
 8001140:	4648      	mov	r0, r9
 8001142:	f000 f91b 	bl	800137c <__aeabi_fsub>
 8001146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800114a:	f8df 9030 	ldr.w	r9, [pc, #48]	@ 800117c <__kernel_cosf+0x180>
 800114e:	4e0c      	ldr	r6, [pc, #48]	@ (8001180 <__kernel_cosf+0x184>)
 8001150:	e7db      	b.n	800110a <__kernel_cosf+0x10e>
 8001152:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800115a:	bf00      	nop
 800115c:	ad47d74e 	.word	0xad47d74e
 8001160:	310f74f6 	.word	0x310f74f6
 8001164:	3493f27c 	.word	0x3493f27c
 8001168:	37d00d01 	.word	0x37d00d01
 800116c:	3ab60b61 	.word	0x3ab60b61
 8001170:	3d2aaaab 	.word	0x3d2aaaab
 8001174:	3e999999 	.word	0x3e999999
 8001178:	3f480000 	.word	0x3f480000
 800117c:	3f380000 	.word	0x3f380000
 8001180:	3e900000 	.word	0x3e900000

08001184 <floorf>:
 8001184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001188:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800118c:	3d7f      	subs	r5, #127	@ 0x7f
 800118e:	2d16      	cmp	r5, #22
 8001190:	4604      	mov	r4, r0
 8001192:	f020 4700 	bic.w	r7, r0, #2147483648	@ 0x80000000
 8001196:	dc25      	bgt.n	80011e4 <floorf+0x60>
 8001198:	2d00      	cmp	r5, #0
 800119a:	4680      	mov	r8, r0
 800119c:	db14      	blt.n	80011c8 <floorf+0x44>
 800119e:	4f18      	ldr	r7, [pc, #96]	@ (8001200 <floorf+0x7c>)
 80011a0:	412f      	asrs	r7, r5
 80011a2:	4238      	tst	r0, r7
 80011a4:	d01b      	beq.n	80011de <floorf+0x5a>
 80011a6:	4917      	ldr	r1, [pc, #92]	@ (8001204 <floorf+0x80>)
 80011a8:	f000 f8ea 	bl	8001380 <__addsf3>
 80011ac:	2100      	movs	r1, #0
 80011ae:	f000 fa5b 	bl	8001668 <__aeabi_fcmpgt>
 80011b2:	b1a0      	cbz	r0, 80011de <floorf+0x5a>
 80011b4:	2c00      	cmp	r4, #0
 80011b6:	da03      	bge.n	80011c0 <floorf+0x3c>
 80011b8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80011bc:	412b      	asrs	r3, r5
 80011be:	4498      	add	r8, r3
 80011c0:	ea28 0007 	bic.w	r0, r8, r7
 80011c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011c8:	490e      	ldr	r1, [pc, #56]	@ (8001204 <floorf+0x80>)
 80011ca:	f000 f8d9 	bl	8001380 <__addsf3>
 80011ce:	2100      	movs	r1, #0
 80011d0:	f000 fa4a 	bl	8001668 <__aeabi_fcmpgt>
 80011d4:	b118      	cbz	r0, 80011de <floorf+0x5a>
 80011d6:	2c00      	cmp	r4, #0
 80011d8:	db0c      	blt.n	80011f4 <floorf+0x70>
 80011da:	2000      	movs	r0, #0
 80011dc:	e000      	b.n	80011e0 <floorf+0x5c>
 80011de:	4620      	mov	r0, r4
 80011e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011e4:	f1b7 4fff 	cmp.w	r7, #2139095040	@ 0x7f800000
 80011e8:	d3f9      	bcc.n	80011de <floorf+0x5a>
 80011ea:	4601      	mov	r1, r0
 80011ec:	f000 f8c8 	bl	8001380 <__addsf3>
 80011f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011f4:	b917      	cbnz	r7, 80011fc <floorf+0x78>
 80011f6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80011fa:	e7f1      	b.n	80011e0 <floorf+0x5c>
 80011fc:	4802      	ldr	r0, [pc, #8]	@ (8001208 <floorf+0x84>)
 80011fe:	e7ef      	b.n	80011e0 <floorf+0x5c>
 8001200:	007fffff 	.word	0x007fffff
 8001204:	7149f2ca 	.word	0x7149f2ca
 8001208:	bf800000 	.word	0xbf800000

0800120c <__aeabi_fmul>:
 800120c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001210:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001214:	bf1e      	ittt	ne
 8001216:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800121a:	ea92 0f0c 	teqne	r2, ip
 800121e:	ea93 0f0c 	teqne	r3, ip
 8001222:	d06f      	beq.n	8001304 <__aeabi_fmul+0xf8>
 8001224:	441a      	add	r2, r3
 8001226:	ea80 0c01 	eor.w	ip, r0, r1
 800122a:	0240      	lsls	r0, r0, #9
 800122c:	bf18      	it	ne
 800122e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8001232:	d01e      	beq.n	8001272 <__aeabi_fmul+0x66>
 8001234:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001238:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800123c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8001240:	fba0 3101 	umull	r3, r1, r0, r1
 8001244:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001248:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800124c:	bf3e      	ittt	cc
 800124e:	0049      	lslcc	r1, r1, #1
 8001250:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8001254:	005b      	lslcc	r3, r3, #1
 8001256:	ea40 0001 	orr.w	r0, r0, r1
 800125a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800125e:	2afd      	cmp	r2, #253	@ 0xfd
 8001260:	d81d      	bhi.n	800129e <__aeabi_fmul+0x92>
 8001262:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001266:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800126a:	bf08      	it	eq
 800126c:	f020 0001 	biceq.w	r0, r0, #1
 8001270:	4770      	bx	lr
 8001272:	f090 0f00 	teq	r0, #0
 8001276:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800127a:	bf08      	it	eq
 800127c:	0249      	lsleq	r1, r1, #9
 800127e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001282:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001286:	3a7f      	subs	r2, #127	@ 0x7f
 8001288:	bfc2      	ittt	gt
 800128a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800128e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001292:	4770      	bxgt	lr
 8001294:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	3a01      	subs	r2, #1
 800129e:	dc5d      	bgt.n	800135c <__aeabi_fmul+0x150>
 80012a0:	f112 0f19 	cmn.w	r2, #25
 80012a4:	bfdc      	itt	le
 80012a6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80012aa:	4770      	bxle	lr
 80012ac:	f1c2 0200 	rsb	r2, r2, #0
 80012b0:	0041      	lsls	r1, r0, #1
 80012b2:	fa21 f102 	lsr.w	r1, r1, r2
 80012b6:	f1c2 0220 	rsb	r2, r2, #32
 80012ba:	fa00 fc02 	lsl.w	ip, r0, r2
 80012be:	ea5f 0031 	movs.w	r0, r1, rrx
 80012c2:	f140 0000 	adc.w	r0, r0, #0
 80012c6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80012ca:	bf08      	it	eq
 80012cc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80012d0:	4770      	bx	lr
 80012d2:	f092 0f00 	teq	r2, #0
 80012d6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80012da:	bf02      	ittt	eq
 80012dc:	0040      	lsleq	r0, r0, #1
 80012de:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80012e2:	3a01      	subeq	r2, #1
 80012e4:	d0f9      	beq.n	80012da <__aeabi_fmul+0xce>
 80012e6:	ea40 000c 	orr.w	r0, r0, ip
 80012ea:	f093 0f00 	teq	r3, #0
 80012ee:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80012f2:	bf02      	ittt	eq
 80012f4:	0049      	lsleq	r1, r1, #1
 80012f6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80012fa:	3b01      	subeq	r3, #1
 80012fc:	d0f9      	beq.n	80012f2 <__aeabi_fmul+0xe6>
 80012fe:	ea41 010c 	orr.w	r1, r1, ip
 8001302:	e78f      	b.n	8001224 <__aeabi_fmul+0x18>
 8001304:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001308:	ea92 0f0c 	teq	r2, ip
 800130c:	bf18      	it	ne
 800130e:	ea93 0f0c 	teqne	r3, ip
 8001312:	d00a      	beq.n	800132a <__aeabi_fmul+0x11e>
 8001314:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001318:	bf18      	it	ne
 800131a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800131e:	d1d8      	bne.n	80012d2 <__aeabi_fmul+0xc6>
 8001320:	ea80 0001 	eor.w	r0, r0, r1
 8001324:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001328:	4770      	bx	lr
 800132a:	f090 0f00 	teq	r0, #0
 800132e:	bf17      	itett	ne
 8001330:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8001334:	4608      	moveq	r0, r1
 8001336:	f091 0f00 	teqne	r1, #0
 800133a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800133e:	d014      	beq.n	800136a <__aeabi_fmul+0x15e>
 8001340:	ea92 0f0c 	teq	r2, ip
 8001344:	d101      	bne.n	800134a <__aeabi_fmul+0x13e>
 8001346:	0242      	lsls	r2, r0, #9
 8001348:	d10f      	bne.n	800136a <__aeabi_fmul+0x15e>
 800134a:	ea93 0f0c 	teq	r3, ip
 800134e:	d103      	bne.n	8001358 <__aeabi_fmul+0x14c>
 8001350:	024b      	lsls	r3, r1, #9
 8001352:	bf18      	it	ne
 8001354:	4608      	movne	r0, r1
 8001356:	d108      	bne.n	800136a <__aeabi_fmul+0x15e>
 8001358:	ea80 0001 	eor.w	r0, r0, r1
 800135c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001360:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001364:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001368:	4770      	bx	lr
 800136a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800136e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8001372:	4770      	bx	lr

08001374 <__aeabi_frsub>:
 8001374:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8001378:	e002      	b.n	8001380 <__addsf3>
 800137a:	bf00      	nop

0800137c <__aeabi_fsub>:
 800137c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08001380 <__addsf3>:
 8001380:	0042      	lsls	r2, r0, #1
 8001382:	bf1f      	itttt	ne
 8001384:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8001388:	ea92 0f03 	teqne	r2, r3
 800138c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8001390:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001394:	d06a      	beq.n	800146c <__addsf3+0xec>
 8001396:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800139a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800139e:	bfc1      	itttt	gt
 80013a0:	18d2      	addgt	r2, r2, r3
 80013a2:	4041      	eorgt	r1, r0
 80013a4:	4048      	eorgt	r0, r1
 80013a6:	4041      	eorgt	r1, r0
 80013a8:	bfb8      	it	lt
 80013aa:	425b      	neglt	r3, r3
 80013ac:	2b19      	cmp	r3, #25
 80013ae:	bf88      	it	hi
 80013b0:	4770      	bxhi	lr
 80013b2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80013b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80013ba:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80013be:	bf18      	it	ne
 80013c0:	4240      	negne	r0, r0
 80013c2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80013c6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80013ca:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80013ce:	bf18      	it	ne
 80013d0:	4249      	negne	r1, r1
 80013d2:	ea92 0f03 	teq	r2, r3
 80013d6:	d03f      	beq.n	8001458 <__addsf3+0xd8>
 80013d8:	f1a2 0201 	sub.w	r2, r2, #1
 80013dc:	fa41 fc03 	asr.w	ip, r1, r3
 80013e0:	eb10 000c 	adds.w	r0, r0, ip
 80013e4:	f1c3 0320 	rsb	r3, r3, #32
 80013e8:	fa01 f103 	lsl.w	r1, r1, r3
 80013ec:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80013f0:	d502      	bpl.n	80013f8 <__addsf3+0x78>
 80013f2:	4249      	negs	r1, r1
 80013f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80013f8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80013fc:	d313      	bcc.n	8001426 <__addsf3+0xa6>
 80013fe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001402:	d306      	bcc.n	8001412 <__addsf3+0x92>
 8001404:	0840      	lsrs	r0, r0, #1
 8001406:	ea4f 0131 	mov.w	r1, r1, rrx
 800140a:	f102 0201 	add.w	r2, r2, #1
 800140e:	2afe      	cmp	r2, #254	@ 0xfe
 8001410:	d251      	bcs.n	80014b6 <__addsf3+0x136>
 8001412:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8001416:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800141a:	bf08      	it	eq
 800141c:	f020 0001 	biceq.w	r0, r0, #1
 8001420:	ea40 0003 	orr.w	r0, r0, r3
 8001424:	4770      	bx	lr
 8001426:	0049      	lsls	r1, r1, #1
 8001428:	eb40 0000 	adc.w	r0, r0, r0
 800142c:	3a01      	subs	r2, #1
 800142e:	bf28      	it	cs
 8001430:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8001434:	d2ed      	bcs.n	8001412 <__addsf3+0x92>
 8001436:	fab0 fc80 	clz	ip, r0
 800143a:	f1ac 0c08 	sub.w	ip, ip, #8
 800143e:	ebb2 020c 	subs.w	r2, r2, ip
 8001442:	fa00 f00c 	lsl.w	r0, r0, ip
 8001446:	bfaa      	itet	ge
 8001448:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800144c:	4252      	neglt	r2, r2
 800144e:	4318      	orrge	r0, r3
 8001450:	bfbc      	itt	lt
 8001452:	40d0      	lsrlt	r0, r2
 8001454:	4318      	orrlt	r0, r3
 8001456:	4770      	bx	lr
 8001458:	f092 0f00 	teq	r2, #0
 800145c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8001460:	bf06      	itte	eq
 8001462:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8001466:	3201      	addeq	r2, #1
 8001468:	3b01      	subne	r3, #1
 800146a:	e7b5      	b.n	80013d8 <__addsf3+0x58>
 800146c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001470:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001474:	bf18      	it	ne
 8001476:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800147a:	d021      	beq.n	80014c0 <__addsf3+0x140>
 800147c:	ea92 0f03 	teq	r2, r3
 8001480:	d004      	beq.n	800148c <__addsf3+0x10c>
 8001482:	f092 0f00 	teq	r2, #0
 8001486:	bf08      	it	eq
 8001488:	4608      	moveq	r0, r1
 800148a:	4770      	bx	lr
 800148c:	ea90 0f01 	teq	r0, r1
 8001490:	bf1c      	itt	ne
 8001492:	2000      	movne	r0, #0
 8001494:	4770      	bxne	lr
 8001496:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800149a:	d104      	bne.n	80014a6 <__addsf3+0x126>
 800149c:	0040      	lsls	r0, r0, #1
 800149e:	bf28      	it	cs
 80014a0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80014a4:	4770      	bx	lr
 80014a6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80014aa:	bf3c      	itt	cc
 80014ac:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80014b0:	4770      	bxcc	lr
 80014b2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80014b6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80014ba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80014be:	4770      	bx	lr
 80014c0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80014c4:	bf16      	itet	ne
 80014c6:	4608      	movne	r0, r1
 80014c8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80014cc:	4601      	movne	r1, r0
 80014ce:	0242      	lsls	r2, r0, #9
 80014d0:	bf06      	itte	eq
 80014d2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80014d6:	ea90 0f01 	teqeq	r0, r1
 80014da:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80014de:	4770      	bx	lr

080014e0 <__aeabi_ui2f>:
 80014e0:	f04f 0300 	mov.w	r3, #0
 80014e4:	e004      	b.n	80014f0 <__aeabi_i2f+0x8>
 80014e6:	bf00      	nop

080014e8 <__aeabi_i2f>:
 80014e8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80014ec:	bf48      	it	mi
 80014ee:	4240      	negmi	r0, r0
 80014f0:	ea5f 0c00 	movs.w	ip, r0
 80014f4:	bf08      	it	eq
 80014f6:	4770      	bxeq	lr
 80014f8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80014fc:	4601      	mov	r1, r0
 80014fe:	f04f 0000 	mov.w	r0, #0
 8001502:	e01c      	b.n	800153e <__aeabi_l2f+0x2a>

08001504 <__aeabi_ul2f>:
 8001504:	ea50 0201 	orrs.w	r2, r0, r1
 8001508:	bf08      	it	eq
 800150a:	4770      	bxeq	lr
 800150c:	f04f 0300 	mov.w	r3, #0
 8001510:	e00a      	b.n	8001528 <__aeabi_l2f+0x14>
 8001512:	bf00      	nop

08001514 <__aeabi_l2f>:
 8001514:	ea50 0201 	orrs.w	r2, r0, r1
 8001518:	bf08      	it	eq
 800151a:	4770      	bxeq	lr
 800151c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8001520:	d502      	bpl.n	8001528 <__aeabi_l2f+0x14>
 8001522:	4240      	negs	r0, r0
 8001524:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001528:	ea5f 0c01 	movs.w	ip, r1
 800152c:	bf02      	ittt	eq
 800152e:	4684      	moveq	ip, r0
 8001530:	4601      	moveq	r1, r0
 8001532:	2000      	moveq	r0, #0
 8001534:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8001538:	bf08      	it	eq
 800153a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800153e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8001542:	fabc f28c 	clz	r2, ip
 8001546:	3a08      	subs	r2, #8
 8001548:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800154c:	db10      	blt.n	8001570 <__aeabi_l2f+0x5c>
 800154e:	fa01 fc02 	lsl.w	ip, r1, r2
 8001552:	4463      	add	r3, ip
 8001554:	fa00 fc02 	lsl.w	ip, r0, r2
 8001558:	f1c2 0220 	rsb	r2, r2, #32
 800155c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8001560:	fa20 f202 	lsr.w	r2, r0, r2
 8001564:	eb43 0002 	adc.w	r0, r3, r2
 8001568:	bf08      	it	eq
 800156a:	f020 0001 	biceq.w	r0, r0, #1
 800156e:	4770      	bx	lr
 8001570:	f102 0220 	add.w	r2, r2, #32
 8001574:	fa01 fc02 	lsl.w	ip, r1, r2
 8001578:	f1c2 0220 	rsb	r2, r2, #32
 800157c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8001580:	fa21 f202 	lsr.w	r2, r1, r2
 8001584:	eb43 0002 	adc.w	r0, r3, r2
 8001588:	bf08      	it	eq
 800158a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800158e:	4770      	bx	lr

08001590 <__gesf2>:
 8001590:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001594:	e006      	b.n	80015a4 <__cmpsf2+0x4>
 8001596:	bf00      	nop

08001598 <__lesf2>:
 8001598:	f04f 0c01 	mov.w	ip, #1
 800159c:	e002      	b.n	80015a4 <__cmpsf2+0x4>
 800159e:	bf00      	nop

080015a0 <__cmpsf2>:
 80015a0:	f04f 0c01 	mov.w	ip, #1
 80015a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80015a8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80015ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80015b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80015b4:	bf18      	it	ne
 80015b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80015ba:	d011      	beq.n	80015e0 <__cmpsf2+0x40>
 80015bc:	b001      	add	sp, #4
 80015be:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80015c2:	bf18      	it	ne
 80015c4:	ea90 0f01 	teqne	r0, r1
 80015c8:	bf58      	it	pl
 80015ca:	ebb2 0003 	subspl.w	r0, r2, r3
 80015ce:	bf88      	it	hi
 80015d0:	17c8      	asrhi	r0, r1, #31
 80015d2:	bf38      	it	cc
 80015d4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80015d8:	bf18      	it	ne
 80015da:	f040 0001 	orrne.w	r0, r0, #1
 80015de:	4770      	bx	lr
 80015e0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80015e4:	d102      	bne.n	80015ec <__cmpsf2+0x4c>
 80015e6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80015ea:	d105      	bne.n	80015f8 <__cmpsf2+0x58>
 80015ec:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80015f0:	d1e4      	bne.n	80015bc <__cmpsf2+0x1c>
 80015f2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80015f6:	d0e1      	beq.n	80015bc <__cmpsf2+0x1c>
 80015f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop

08001600 <__aeabi_cfrcmple>:
 8001600:	4684      	mov	ip, r0
 8001602:	4608      	mov	r0, r1
 8001604:	4661      	mov	r1, ip
 8001606:	e7ff      	b.n	8001608 <__aeabi_cfcmpeq>

08001608 <__aeabi_cfcmpeq>:
 8001608:	b50f      	push	{r0, r1, r2, r3, lr}
 800160a:	f7ff ffc9 	bl	80015a0 <__cmpsf2>
 800160e:	2800      	cmp	r0, #0
 8001610:	bf48      	it	mi
 8001612:	f110 0f00 	cmnmi.w	r0, #0
 8001616:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001618 <__aeabi_fcmpeq>:
 8001618:	f84d ed08 	str.w	lr, [sp, #-8]!
 800161c:	f7ff fff4 	bl	8001608 <__aeabi_cfcmpeq>
 8001620:	bf0c      	ite	eq
 8001622:	2001      	moveq	r0, #1
 8001624:	2000      	movne	r0, #0
 8001626:	f85d fb08 	ldr.w	pc, [sp], #8
 800162a:	bf00      	nop

0800162c <__aeabi_fcmplt>:
 800162c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001630:	f7ff ffea 	bl	8001608 <__aeabi_cfcmpeq>
 8001634:	bf34      	ite	cc
 8001636:	2001      	movcc	r0, #1
 8001638:	2000      	movcs	r0, #0
 800163a:	f85d fb08 	ldr.w	pc, [sp], #8
 800163e:	bf00      	nop

08001640 <__aeabi_fcmple>:
 8001640:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001644:	f7ff ffe0 	bl	8001608 <__aeabi_cfcmpeq>
 8001648:	bf94      	ite	ls
 800164a:	2001      	movls	r0, #1
 800164c:	2000      	movhi	r0, #0
 800164e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001652:	bf00      	nop

08001654 <__aeabi_fcmpge>:
 8001654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001658:	f7ff ffd2 	bl	8001600 <__aeabi_cfrcmple>
 800165c:	bf94      	ite	ls
 800165e:	2001      	movls	r0, #1
 8001660:	2000      	movhi	r0, #0
 8001662:	f85d fb08 	ldr.w	pc, [sp], #8
 8001666:	bf00      	nop

08001668 <__aeabi_fcmpgt>:
 8001668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800166c:	f7ff ffc8 	bl	8001600 <__aeabi_cfrcmple>
 8001670:	bf34      	ite	cc
 8001672:	2001      	movcc	r0, #1
 8001674:	2000      	movcs	r0, #0
 8001676:	f85d fb08 	ldr.w	pc, [sp], #8
 800167a:	bf00      	nop

0800167c <__aeabi_f2iz>:
 800167c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001680:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001684:	d30f      	bcc.n	80016a6 <__aeabi_f2iz+0x2a>
 8001686:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800168a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800168e:	d90d      	bls.n	80016ac <__aeabi_f2iz+0x30>
 8001690:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001694:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001698:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800169c:	fa23 f002 	lsr.w	r0, r3, r2
 80016a0:	bf18      	it	ne
 80016a2:	4240      	negne	r0, r0
 80016a4:	4770      	bx	lr
 80016a6:	f04f 0000 	mov.w	r0, #0
 80016aa:	4770      	bx	lr
 80016ac:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80016b0:	d101      	bne.n	80016b6 <__aeabi_f2iz+0x3a>
 80016b2:	0242      	lsls	r2, r0, #9
 80016b4:	d105      	bne.n	80016c2 <__aeabi_f2iz+0x46>
 80016b6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80016ba:	bf08      	it	eq
 80016bc:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80016c0:	4770      	bx	lr
 80016c2:	f04f 0000 	mov.w	r0, #0
 80016c6:	4770      	bx	lr

080016c8 <__aeabi_drsub>:
 80016c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80016cc:	e002      	b.n	80016d4 <__adddf3>
 80016ce:	bf00      	nop

080016d0 <__aeabi_dsub>:
 80016d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080016d4 <__adddf3>:
 80016d4:	b530      	push	{r4, r5, lr}
 80016d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80016da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80016de:	ea94 0f05 	teq	r4, r5
 80016e2:	bf08      	it	eq
 80016e4:	ea90 0f02 	teqeq	r0, r2
 80016e8:	bf1f      	itttt	ne
 80016ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80016ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80016f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80016f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80016fa:	f000 80e2 	beq.w	80018c2 <__adddf3+0x1ee>
 80016fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8001702:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8001706:	bfb8      	it	lt
 8001708:	426d      	neglt	r5, r5
 800170a:	dd0c      	ble.n	8001726 <__adddf3+0x52>
 800170c:	442c      	add	r4, r5
 800170e:	ea80 0202 	eor.w	r2, r0, r2
 8001712:	ea81 0303 	eor.w	r3, r1, r3
 8001716:	ea82 0000 	eor.w	r0, r2, r0
 800171a:	ea83 0101 	eor.w	r1, r3, r1
 800171e:	ea80 0202 	eor.w	r2, r0, r2
 8001722:	ea81 0303 	eor.w	r3, r1, r3
 8001726:	2d36      	cmp	r5, #54	@ 0x36
 8001728:	bf88      	it	hi
 800172a:	bd30      	pophi	{r4, r5, pc}
 800172c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8001730:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8001734:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8001738:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800173c:	d002      	beq.n	8001744 <__adddf3+0x70>
 800173e:	4240      	negs	r0, r0
 8001740:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001744:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8001748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800174c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8001750:	d002      	beq.n	8001758 <__adddf3+0x84>
 8001752:	4252      	negs	r2, r2
 8001754:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001758:	ea94 0f05 	teq	r4, r5
 800175c:	f000 80a7 	beq.w	80018ae <__adddf3+0x1da>
 8001760:	f1a4 0401 	sub.w	r4, r4, #1
 8001764:	f1d5 0e20 	rsbs	lr, r5, #32
 8001768:	db0d      	blt.n	8001786 <__adddf3+0xb2>
 800176a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800176e:	fa22 f205 	lsr.w	r2, r2, r5
 8001772:	1880      	adds	r0, r0, r2
 8001774:	f141 0100 	adc.w	r1, r1, #0
 8001778:	fa03 f20e 	lsl.w	r2, r3, lr
 800177c:	1880      	adds	r0, r0, r2
 800177e:	fa43 f305 	asr.w	r3, r3, r5
 8001782:	4159      	adcs	r1, r3
 8001784:	e00e      	b.n	80017a4 <__adddf3+0xd0>
 8001786:	f1a5 0520 	sub.w	r5, r5, #32
 800178a:	f10e 0e20 	add.w	lr, lr, #32
 800178e:	2a01      	cmp	r2, #1
 8001790:	fa03 fc0e 	lsl.w	ip, r3, lr
 8001794:	bf28      	it	cs
 8001796:	f04c 0c02 	orrcs.w	ip, ip, #2
 800179a:	fa43 f305 	asr.w	r3, r3, r5
 800179e:	18c0      	adds	r0, r0, r3
 80017a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80017a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80017a8:	d507      	bpl.n	80017ba <__adddf3+0xe6>
 80017aa:	f04f 0e00 	mov.w	lr, #0
 80017ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80017b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80017b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80017ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80017be:	d31b      	bcc.n	80017f8 <__adddf3+0x124>
 80017c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80017c4:	d30c      	bcc.n	80017e0 <__adddf3+0x10c>
 80017c6:	0849      	lsrs	r1, r1, #1
 80017c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80017cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80017d0:	f104 0401 	add.w	r4, r4, #1
 80017d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80017d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80017dc:	f080 809a 	bcs.w	8001914 <__adddf3+0x240>
 80017e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80017e4:	bf08      	it	eq
 80017e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80017ea:	f150 0000 	adcs.w	r0, r0, #0
 80017ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80017f2:	ea41 0105 	orr.w	r1, r1, r5
 80017f6:	bd30      	pop	{r4, r5, pc}
 80017f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80017fc:	4140      	adcs	r0, r0
 80017fe:	eb41 0101 	adc.w	r1, r1, r1
 8001802:	3c01      	subs	r4, #1
 8001804:	bf28      	it	cs
 8001806:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800180a:	d2e9      	bcs.n	80017e0 <__adddf3+0x10c>
 800180c:	f091 0f00 	teq	r1, #0
 8001810:	bf04      	itt	eq
 8001812:	4601      	moveq	r1, r0
 8001814:	2000      	moveq	r0, #0
 8001816:	fab1 f381 	clz	r3, r1
 800181a:	bf08      	it	eq
 800181c:	3320      	addeq	r3, #32
 800181e:	f1a3 030b 	sub.w	r3, r3, #11
 8001822:	f1b3 0220 	subs.w	r2, r3, #32
 8001826:	da0c      	bge.n	8001842 <__adddf3+0x16e>
 8001828:	320c      	adds	r2, #12
 800182a:	dd08      	ble.n	800183e <__adddf3+0x16a>
 800182c:	f102 0c14 	add.w	ip, r2, #20
 8001830:	f1c2 020c 	rsb	r2, r2, #12
 8001834:	fa01 f00c 	lsl.w	r0, r1, ip
 8001838:	fa21 f102 	lsr.w	r1, r1, r2
 800183c:	e00c      	b.n	8001858 <__adddf3+0x184>
 800183e:	f102 0214 	add.w	r2, r2, #20
 8001842:	bfd8      	it	le
 8001844:	f1c2 0c20 	rsble	ip, r2, #32
 8001848:	fa01 f102 	lsl.w	r1, r1, r2
 800184c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001850:	bfdc      	itt	le
 8001852:	ea41 010c 	orrle.w	r1, r1, ip
 8001856:	4090      	lslle	r0, r2
 8001858:	1ae4      	subs	r4, r4, r3
 800185a:	bfa2      	ittt	ge
 800185c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001860:	4329      	orrge	r1, r5
 8001862:	bd30      	popge	{r4, r5, pc}
 8001864:	ea6f 0404 	mvn.w	r4, r4
 8001868:	3c1f      	subs	r4, #31
 800186a:	da1c      	bge.n	80018a6 <__adddf3+0x1d2>
 800186c:	340c      	adds	r4, #12
 800186e:	dc0e      	bgt.n	800188e <__adddf3+0x1ba>
 8001870:	f104 0414 	add.w	r4, r4, #20
 8001874:	f1c4 0220 	rsb	r2, r4, #32
 8001878:	fa20 f004 	lsr.w	r0, r0, r4
 800187c:	fa01 f302 	lsl.w	r3, r1, r2
 8001880:	ea40 0003 	orr.w	r0, r0, r3
 8001884:	fa21 f304 	lsr.w	r3, r1, r4
 8001888:	ea45 0103 	orr.w	r1, r5, r3
 800188c:	bd30      	pop	{r4, r5, pc}
 800188e:	f1c4 040c 	rsb	r4, r4, #12
 8001892:	f1c4 0220 	rsb	r2, r4, #32
 8001896:	fa20 f002 	lsr.w	r0, r0, r2
 800189a:	fa01 f304 	lsl.w	r3, r1, r4
 800189e:	ea40 0003 	orr.w	r0, r0, r3
 80018a2:	4629      	mov	r1, r5
 80018a4:	bd30      	pop	{r4, r5, pc}
 80018a6:	fa21 f004 	lsr.w	r0, r1, r4
 80018aa:	4629      	mov	r1, r5
 80018ac:	bd30      	pop	{r4, r5, pc}
 80018ae:	f094 0f00 	teq	r4, #0
 80018b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80018b6:	bf06      	itte	eq
 80018b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80018bc:	3401      	addeq	r4, #1
 80018be:	3d01      	subne	r5, #1
 80018c0:	e74e      	b.n	8001760 <__adddf3+0x8c>
 80018c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80018c6:	bf18      	it	ne
 80018c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80018cc:	d029      	beq.n	8001922 <__adddf3+0x24e>
 80018ce:	ea94 0f05 	teq	r4, r5
 80018d2:	bf08      	it	eq
 80018d4:	ea90 0f02 	teqeq	r0, r2
 80018d8:	d005      	beq.n	80018e6 <__adddf3+0x212>
 80018da:	ea54 0c00 	orrs.w	ip, r4, r0
 80018de:	bf04      	itt	eq
 80018e0:	4619      	moveq	r1, r3
 80018e2:	4610      	moveq	r0, r2
 80018e4:	bd30      	pop	{r4, r5, pc}
 80018e6:	ea91 0f03 	teq	r1, r3
 80018ea:	bf1e      	ittt	ne
 80018ec:	2100      	movne	r1, #0
 80018ee:	2000      	movne	r0, #0
 80018f0:	bd30      	popne	{r4, r5, pc}
 80018f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80018f6:	d105      	bne.n	8001904 <__adddf3+0x230>
 80018f8:	0040      	lsls	r0, r0, #1
 80018fa:	4149      	adcs	r1, r1
 80018fc:	bf28      	it	cs
 80018fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8001902:	bd30      	pop	{r4, r5, pc}
 8001904:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8001908:	bf3c      	itt	cc
 800190a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800190e:	bd30      	popcc	{r4, r5, pc}
 8001910:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8001914:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8001918:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800191c:	f04f 0000 	mov.w	r0, #0
 8001920:	bd30      	pop	{r4, r5, pc}
 8001922:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8001926:	bf1a      	itte	ne
 8001928:	4619      	movne	r1, r3
 800192a:	4610      	movne	r0, r2
 800192c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8001930:	bf1c      	itt	ne
 8001932:	460b      	movne	r3, r1
 8001934:	4602      	movne	r2, r0
 8001936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800193a:	bf06      	itte	eq
 800193c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8001940:	ea91 0f03 	teqeq	r1, r3
 8001944:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8001948:	bd30      	pop	{r4, r5, pc}
 800194a:	bf00      	nop

0800194c <__aeabi_ui2d>:
 800194c:	f090 0f00 	teq	r0, #0
 8001950:	bf04      	itt	eq
 8001952:	2100      	moveq	r1, #0
 8001954:	4770      	bxeq	lr
 8001956:	b530      	push	{r4, r5, lr}
 8001958:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800195c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001960:	f04f 0500 	mov.w	r5, #0
 8001964:	f04f 0100 	mov.w	r1, #0
 8001968:	e750      	b.n	800180c <__adddf3+0x138>
 800196a:	bf00      	nop

0800196c <__aeabi_i2d>:
 800196c:	f090 0f00 	teq	r0, #0
 8001970:	bf04      	itt	eq
 8001972:	2100      	moveq	r1, #0
 8001974:	4770      	bxeq	lr
 8001976:	b530      	push	{r4, r5, lr}
 8001978:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800197c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001980:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8001984:	bf48      	it	mi
 8001986:	4240      	negmi	r0, r0
 8001988:	f04f 0100 	mov.w	r1, #0
 800198c:	e73e      	b.n	800180c <__adddf3+0x138>
 800198e:	bf00      	nop

08001990 <__aeabi_f2d>:
 8001990:	0042      	lsls	r2, r0, #1
 8001992:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8001996:	ea4f 0131 	mov.w	r1, r1, rrx
 800199a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800199e:	bf1f      	itttt	ne
 80019a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80019a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80019a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80019ac:	4770      	bxne	lr
 80019ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80019b2:	bf08      	it	eq
 80019b4:	4770      	bxeq	lr
 80019b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80019ba:	bf04      	itt	eq
 80019bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80019c0:	4770      	bxeq	lr
 80019c2:	b530      	push	{r4, r5, lr}
 80019c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80019c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80019cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80019d0:	e71c      	b.n	800180c <__adddf3+0x138>
 80019d2:	bf00      	nop

080019d4 <__aeabi_ul2d>:
 80019d4:	ea50 0201 	orrs.w	r2, r0, r1
 80019d8:	bf08      	it	eq
 80019da:	4770      	bxeq	lr
 80019dc:	b530      	push	{r4, r5, lr}
 80019de:	f04f 0500 	mov.w	r5, #0
 80019e2:	e00a      	b.n	80019fa <__aeabi_l2d+0x16>

080019e4 <__aeabi_l2d>:
 80019e4:	ea50 0201 	orrs.w	r2, r0, r1
 80019e8:	bf08      	it	eq
 80019ea:	4770      	bxeq	lr
 80019ec:	b530      	push	{r4, r5, lr}
 80019ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80019f2:	d502      	bpl.n	80019fa <__aeabi_l2d+0x16>
 80019f4:	4240      	negs	r0, r0
 80019f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80019fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80019fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001a02:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8001a06:	f43f aed8 	beq.w	80017ba <__adddf3+0xe6>
 8001a0a:	f04f 0203 	mov.w	r2, #3
 8001a0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001a12:	bf18      	it	ne
 8001a14:	3203      	addne	r2, #3
 8001a16:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001a1a:	bf18      	it	ne
 8001a1c:	3203      	addne	r2, #3
 8001a1e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8001a22:	f1c2 0320 	rsb	r3, r2, #32
 8001a26:	fa00 fc03 	lsl.w	ip, r0, r3
 8001a2a:	fa20 f002 	lsr.w	r0, r0, r2
 8001a2e:	fa01 fe03 	lsl.w	lr, r1, r3
 8001a32:	ea40 000e 	orr.w	r0, r0, lr
 8001a36:	fa21 f102 	lsr.w	r1, r1, r2
 8001a3a:	4414      	add	r4, r2
 8001a3c:	e6bd      	b.n	80017ba <__adddf3+0xe6>
 8001a3e:	bf00      	nop

08001a40 <__aeabi_dmul>:
 8001a40:	b570      	push	{r4, r5, r6, lr}
 8001a42:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001a46:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8001a4a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001a4e:	bf1d      	ittte	ne
 8001a50:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001a54:	ea94 0f0c 	teqne	r4, ip
 8001a58:	ea95 0f0c 	teqne	r5, ip
 8001a5c:	f000 f8de 	bleq	8001c1c <__aeabi_dmul+0x1dc>
 8001a60:	442c      	add	r4, r5
 8001a62:	ea81 0603 	eor.w	r6, r1, r3
 8001a66:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001a6a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001a6e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8001a72:	bf18      	it	ne
 8001a74:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8001a78:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001a7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a80:	d038      	beq.n	8001af4 <__aeabi_dmul+0xb4>
 8001a82:	fba0 ce02 	umull	ip, lr, r0, r2
 8001a86:	f04f 0500 	mov.w	r5, #0
 8001a8a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8001a8e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8001a92:	fbe0 e503 	umlal	lr, r5, r0, r3
 8001a96:	f04f 0600 	mov.w	r6, #0
 8001a9a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8001a9e:	f09c 0f00 	teq	ip, #0
 8001aa2:	bf18      	it	ne
 8001aa4:	f04e 0e01 	orrne.w	lr, lr, #1
 8001aa8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8001aac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8001ab0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8001ab4:	d204      	bcs.n	8001ac0 <__aeabi_dmul+0x80>
 8001ab6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8001aba:	416d      	adcs	r5, r5
 8001abc:	eb46 0606 	adc.w	r6, r6, r6
 8001ac0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8001ac4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8001ac8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8001acc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8001ad0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8001ad4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8001ad8:	bf88      	it	hi
 8001ada:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8001ade:	d81e      	bhi.n	8001b1e <__aeabi_dmul+0xde>
 8001ae0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8001ae4:	bf08      	it	eq
 8001ae6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001aea:	f150 0000 	adcs.w	r0, r0, #0
 8001aee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8001af2:	bd70      	pop	{r4, r5, r6, pc}
 8001af4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8001af8:	ea46 0101 	orr.w	r1, r6, r1
 8001afc:	ea40 0002 	orr.w	r0, r0, r2
 8001b00:	ea81 0103 	eor.w	r1, r1, r3
 8001b04:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001b08:	bfc2      	ittt	gt
 8001b0a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001b0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001b12:	bd70      	popgt	{r4, r5, r6, pc}
 8001b14:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001b18:	f04f 0e00 	mov.w	lr, #0
 8001b1c:	3c01      	subs	r4, #1
 8001b1e:	f300 80ab 	bgt.w	8001c78 <__aeabi_dmul+0x238>
 8001b22:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8001b26:	bfde      	ittt	le
 8001b28:	2000      	movle	r0, #0
 8001b2a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8001b2e:	bd70      	pople	{r4, r5, r6, pc}
 8001b30:	f1c4 0400 	rsb	r4, r4, #0
 8001b34:	3c20      	subs	r4, #32
 8001b36:	da35      	bge.n	8001ba4 <__aeabi_dmul+0x164>
 8001b38:	340c      	adds	r4, #12
 8001b3a:	dc1b      	bgt.n	8001b74 <__aeabi_dmul+0x134>
 8001b3c:	f104 0414 	add.w	r4, r4, #20
 8001b40:	f1c4 0520 	rsb	r5, r4, #32
 8001b44:	fa00 f305 	lsl.w	r3, r0, r5
 8001b48:	fa20 f004 	lsr.w	r0, r0, r4
 8001b4c:	fa01 f205 	lsl.w	r2, r1, r5
 8001b50:	ea40 0002 	orr.w	r0, r0, r2
 8001b54:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8001b58:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8001b5c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001b60:	fa21 f604 	lsr.w	r6, r1, r4
 8001b64:	eb42 0106 	adc.w	r1, r2, r6
 8001b68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001b6c:	bf08      	it	eq
 8001b6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001b72:	bd70      	pop	{r4, r5, r6, pc}
 8001b74:	f1c4 040c 	rsb	r4, r4, #12
 8001b78:	f1c4 0520 	rsb	r5, r4, #32
 8001b7c:	fa00 f304 	lsl.w	r3, r0, r4
 8001b80:	fa20 f005 	lsr.w	r0, r0, r5
 8001b84:	fa01 f204 	lsl.w	r2, r1, r4
 8001b88:	ea40 0002 	orr.w	r0, r0, r2
 8001b8c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001b90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001b94:	f141 0100 	adc.w	r1, r1, #0
 8001b98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001b9c:	bf08      	it	eq
 8001b9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001ba2:	bd70      	pop	{r4, r5, r6, pc}
 8001ba4:	f1c4 0520 	rsb	r5, r4, #32
 8001ba8:	fa00 f205 	lsl.w	r2, r0, r5
 8001bac:	ea4e 0e02 	orr.w	lr, lr, r2
 8001bb0:	fa20 f304 	lsr.w	r3, r0, r4
 8001bb4:	fa01 f205 	lsl.w	r2, r1, r5
 8001bb8:	ea43 0302 	orr.w	r3, r3, r2
 8001bbc:	fa21 f004 	lsr.w	r0, r1, r4
 8001bc0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001bc4:	fa21 f204 	lsr.w	r2, r1, r4
 8001bc8:	ea20 0002 	bic.w	r0, r0, r2
 8001bcc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8001bd0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001bd4:	bf08      	it	eq
 8001bd6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001bda:	bd70      	pop	{r4, r5, r6, pc}
 8001bdc:	f094 0f00 	teq	r4, #0
 8001be0:	d10f      	bne.n	8001c02 <__aeabi_dmul+0x1c2>
 8001be2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8001be6:	0040      	lsls	r0, r0, #1
 8001be8:	eb41 0101 	adc.w	r1, r1, r1
 8001bec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001bf0:	bf08      	it	eq
 8001bf2:	3c01      	subeq	r4, #1
 8001bf4:	d0f7      	beq.n	8001be6 <__aeabi_dmul+0x1a6>
 8001bf6:	ea41 0106 	orr.w	r1, r1, r6
 8001bfa:	f095 0f00 	teq	r5, #0
 8001bfe:	bf18      	it	ne
 8001c00:	4770      	bxne	lr
 8001c02:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8001c06:	0052      	lsls	r2, r2, #1
 8001c08:	eb43 0303 	adc.w	r3, r3, r3
 8001c0c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001c10:	bf08      	it	eq
 8001c12:	3d01      	subeq	r5, #1
 8001c14:	d0f7      	beq.n	8001c06 <__aeabi_dmul+0x1c6>
 8001c16:	ea43 0306 	orr.w	r3, r3, r6
 8001c1a:	4770      	bx	lr
 8001c1c:	ea94 0f0c 	teq	r4, ip
 8001c20:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8001c24:	bf18      	it	ne
 8001c26:	ea95 0f0c 	teqne	r5, ip
 8001c2a:	d00c      	beq.n	8001c46 <__aeabi_dmul+0x206>
 8001c2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001c30:	bf18      	it	ne
 8001c32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001c36:	d1d1      	bne.n	8001bdc <__aeabi_dmul+0x19c>
 8001c38:	ea81 0103 	eor.w	r1, r1, r3
 8001c3c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001c40:	f04f 0000 	mov.w	r0, #0
 8001c44:	bd70      	pop	{r4, r5, r6, pc}
 8001c46:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001c4a:	bf06      	itte	eq
 8001c4c:	4610      	moveq	r0, r2
 8001c4e:	4619      	moveq	r1, r3
 8001c50:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001c54:	d019      	beq.n	8001c8a <__aeabi_dmul+0x24a>
 8001c56:	ea94 0f0c 	teq	r4, ip
 8001c5a:	d102      	bne.n	8001c62 <__aeabi_dmul+0x222>
 8001c5c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001c60:	d113      	bne.n	8001c8a <__aeabi_dmul+0x24a>
 8001c62:	ea95 0f0c 	teq	r5, ip
 8001c66:	d105      	bne.n	8001c74 <__aeabi_dmul+0x234>
 8001c68:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001c6c:	bf1c      	itt	ne
 8001c6e:	4610      	movne	r0, r2
 8001c70:	4619      	movne	r1, r3
 8001c72:	d10a      	bne.n	8001c8a <__aeabi_dmul+0x24a>
 8001c74:	ea81 0103 	eor.w	r1, r1, r3
 8001c78:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001c7c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8001c80:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001c84:	f04f 0000 	mov.w	r0, #0
 8001c88:	bd70      	pop	{r4, r5, r6, pc}
 8001c8a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8001c8e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8001c92:	bd70      	pop	{r4, r5, r6, pc}

08001c94 <__aeabi_ddiv>:
 8001c94:	b570      	push	{r4, r5, r6, lr}
 8001c96:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001c9a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8001c9e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001ca2:	bf1d      	ittte	ne
 8001ca4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001ca8:	ea94 0f0c 	teqne	r4, ip
 8001cac:	ea95 0f0c 	teqne	r5, ip
 8001cb0:	f000 f8a7 	bleq	8001e02 <__aeabi_ddiv+0x16e>
 8001cb4:	eba4 0405 	sub.w	r4, r4, r5
 8001cb8:	ea81 0e03 	eor.w	lr, r1, r3
 8001cbc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001cc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8001cc4:	f000 8088 	beq.w	8001dd8 <__aeabi_ddiv+0x144>
 8001cc8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001ccc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8001cd0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8001cd4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001cd8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001cdc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001ce0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8001ce4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001ce8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8001cec:	429d      	cmp	r5, r3
 8001cee:	bf08      	it	eq
 8001cf0:	4296      	cmpeq	r6, r2
 8001cf2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8001cf6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8001cfa:	d202      	bcs.n	8001d02 <__aeabi_ddiv+0x6e>
 8001cfc:	085b      	lsrs	r3, r3, #1
 8001cfe:	ea4f 0232 	mov.w	r2, r2, rrx
 8001d02:	1ab6      	subs	r6, r6, r2
 8001d04:	eb65 0503 	sbc.w	r5, r5, r3
 8001d08:	085b      	lsrs	r3, r3, #1
 8001d0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8001d0e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001d12:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8001d16:	ebb6 0e02 	subs.w	lr, r6, r2
 8001d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001d1e:	bf22      	ittt	cs
 8001d20:	1ab6      	subcs	r6, r6, r2
 8001d22:	4675      	movcs	r5, lr
 8001d24:	ea40 000c 	orrcs.w	r0, r0, ip
 8001d28:	085b      	lsrs	r3, r3, #1
 8001d2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8001d2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001d32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001d36:	bf22      	ittt	cs
 8001d38:	1ab6      	subcs	r6, r6, r2
 8001d3a:	4675      	movcs	r5, lr
 8001d3c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001d40:	085b      	lsrs	r3, r3, #1
 8001d42:	ea4f 0232 	mov.w	r2, r2, rrx
 8001d46:	ebb6 0e02 	subs.w	lr, r6, r2
 8001d4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001d4e:	bf22      	ittt	cs
 8001d50:	1ab6      	subcs	r6, r6, r2
 8001d52:	4675      	movcs	r5, lr
 8001d54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001d58:	085b      	lsrs	r3, r3, #1
 8001d5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8001d5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001d62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001d66:	bf22      	ittt	cs
 8001d68:	1ab6      	subcs	r6, r6, r2
 8001d6a:	4675      	movcs	r5, lr
 8001d6c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001d70:	ea55 0e06 	orrs.w	lr, r5, r6
 8001d74:	d018      	beq.n	8001da8 <__aeabi_ddiv+0x114>
 8001d76:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8001d7a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8001d7e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8001d82:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001d86:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8001d8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001d8e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8001d92:	d1c0      	bne.n	8001d16 <__aeabi_ddiv+0x82>
 8001d94:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001d98:	d10b      	bne.n	8001db2 <__aeabi_ddiv+0x11e>
 8001d9a:	ea41 0100 	orr.w	r1, r1, r0
 8001d9e:	f04f 0000 	mov.w	r0, #0
 8001da2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8001da6:	e7b6      	b.n	8001d16 <__aeabi_ddiv+0x82>
 8001da8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001dac:	bf04      	itt	eq
 8001dae:	4301      	orreq	r1, r0
 8001db0:	2000      	moveq	r0, #0
 8001db2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8001db6:	bf88      	it	hi
 8001db8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8001dbc:	f63f aeaf 	bhi.w	8001b1e <__aeabi_dmul+0xde>
 8001dc0:	ebb5 0c03 	subs.w	ip, r5, r3
 8001dc4:	bf04      	itt	eq
 8001dc6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8001dca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001dce:	f150 0000 	adcs.w	r0, r0, #0
 8001dd2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8001dd6:	bd70      	pop	{r4, r5, r6, pc}
 8001dd8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8001ddc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001de0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8001de4:	bfc2      	ittt	gt
 8001de6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001dea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001dee:	bd70      	popgt	{r4, r5, r6, pc}
 8001df0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001df4:	f04f 0e00 	mov.w	lr, #0
 8001df8:	3c01      	subs	r4, #1
 8001dfa:	e690      	b.n	8001b1e <__aeabi_dmul+0xde>
 8001dfc:	ea45 0e06 	orr.w	lr, r5, r6
 8001e00:	e68d      	b.n	8001b1e <__aeabi_dmul+0xde>
 8001e02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8001e06:	ea94 0f0c 	teq	r4, ip
 8001e0a:	bf08      	it	eq
 8001e0c:	ea95 0f0c 	teqeq	r5, ip
 8001e10:	f43f af3b 	beq.w	8001c8a <__aeabi_dmul+0x24a>
 8001e14:	ea94 0f0c 	teq	r4, ip
 8001e18:	d10a      	bne.n	8001e30 <__aeabi_ddiv+0x19c>
 8001e1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001e1e:	f47f af34 	bne.w	8001c8a <__aeabi_dmul+0x24a>
 8001e22:	ea95 0f0c 	teq	r5, ip
 8001e26:	f47f af25 	bne.w	8001c74 <__aeabi_dmul+0x234>
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	e72c      	b.n	8001c8a <__aeabi_dmul+0x24a>
 8001e30:	ea95 0f0c 	teq	r5, ip
 8001e34:	d106      	bne.n	8001e44 <__aeabi_ddiv+0x1b0>
 8001e36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001e3a:	f43f aefd 	beq.w	8001c38 <__aeabi_dmul+0x1f8>
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	e722      	b.n	8001c8a <__aeabi_dmul+0x24a>
 8001e44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001e48:	bf18      	it	ne
 8001e4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001e4e:	f47f aec5 	bne.w	8001bdc <__aeabi_dmul+0x19c>
 8001e52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8001e56:	f47f af0d 	bne.w	8001c74 <__aeabi_dmul+0x234>
 8001e5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8001e5e:	f47f aeeb 	bne.w	8001c38 <__aeabi_dmul+0x1f8>
 8001e62:	e712      	b.n	8001c8a <__aeabi_dmul+0x24a>

08001e64 <__aeabi_d2f>:
 8001e64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001e68:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8001e6c:	bf24      	itt	cs
 8001e6e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8001e72:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8001e76:	d90d      	bls.n	8001e94 <__aeabi_d2f+0x30>
 8001e78:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001e7c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8001e80:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001e84:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001e88:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001e8c:	bf08      	it	eq
 8001e8e:	f020 0001 	biceq.w	r0, r0, #1
 8001e92:	4770      	bx	lr
 8001e94:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8001e98:	d121      	bne.n	8001ede <__aeabi_d2f+0x7a>
 8001e9a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8001e9e:	bfbc      	itt	lt
 8001ea0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8001ea4:	4770      	bxlt	lr
 8001ea6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001eaa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8001eae:	f1c2 0218 	rsb	r2, r2, #24
 8001eb2:	f1c2 0c20 	rsb	ip, r2, #32
 8001eb6:	fa10 f30c 	lsls.w	r3, r0, ip
 8001eba:	fa20 f002 	lsr.w	r0, r0, r2
 8001ebe:	bf18      	it	ne
 8001ec0:	f040 0001 	orrne.w	r0, r0, #1
 8001ec4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001ec8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001ecc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8001ed0:	ea40 000c 	orr.w	r0, r0, ip
 8001ed4:	fa23 f302 	lsr.w	r3, r3, r2
 8001ed8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001edc:	e7cc      	b.n	8001e78 <__aeabi_d2f+0x14>
 8001ede:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8001ee2:	d107      	bne.n	8001ef4 <__aeabi_d2f+0x90>
 8001ee4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001ee8:	bf1e      	ittt	ne
 8001eea:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8001eee:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8001ef2:	4770      	bxne	lr
 8001ef4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8001ef8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001efc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop

08001f04 <__aeabi_f2uiz>:
 8001f04:	0042      	lsls	r2, r0, #1
 8001f06:	d20e      	bcs.n	8001f26 <__aeabi_f2uiz+0x22>
 8001f08:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001f0c:	d30b      	bcc.n	8001f26 <__aeabi_f2uiz+0x22>
 8001f0e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001f12:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001f16:	d409      	bmi.n	8001f2c <__aeabi_f2uiz+0x28>
 8001f18:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001f1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001f20:	fa23 f002 	lsr.w	r0, r3, r2
 8001f24:	4770      	bx	lr
 8001f26:	f04f 0000 	mov.w	r0, #0
 8001f2a:	4770      	bx	lr
 8001f2c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001f30:	d101      	bne.n	8001f36 <__aeabi_f2uiz+0x32>
 8001f32:	0242      	lsls	r2, r0, #9
 8001f34:	d102      	bne.n	8001f3c <__aeabi_f2uiz+0x38>
 8001f36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f3a:	4770      	bx	lr
 8001f3c:	f04f 0000 	mov.w	r0, #0
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop

08001f44 <memset>:
 8001f44:	0783      	lsls	r3, r0, #30
 8001f46:	b530      	push	{r4, r5, lr}
 8001f48:	d047      	beq.n	8001fda <memset+0x96>
 8001f4a:	1e54      	subs	r4, r2, #1
 8001f4c:	2a00      	cmp	r2, #0
 8001f4e:	d03e      	beq.n	8001fce <memset+0x8a>
 8001f50:	b2ca      	uxtb	r2, r1
 8001f52:	4603      	mov	r3, r0
 8001f54:	e001      	b.n	8001f5a <memset+0x16>
 8001f56:	3c01      	subs	r4, #1
 8001f58:	d339      	bcc.n	8001fce <memset+0x8a>
 8001f5a:	f803 2b01 	strb.w	r2, [r3], #1
 8001f5e:	079d      	lsls	r5, r3, #30
 8001f60:	d1f9      	bne.n	8001f56 <memset+0x12>
 8001f62:	2c03      	cmp	r4, #3
 8001f64:	d92c      	bls.n	8001fc0 <memset+0x7c>
 8001f66:	b2cd      	uxtb	r5, r1
 8001f68:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 8001f6c:	2c0f      	cmp	r4, #15
 8001f6e:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 8001f72:	d935      	bls.n	8001fe0 <memset+0x9c>
 8001f74:	f1a4 0210 	sub.w	r2, r4, #16
 8001f78:	f022 0c0f 	bic.w	ip, r2, #15
 8001f7c:	f103 0e10 	add.w	lr, r3, #16
 8001f80:	44e6      	add	lr, ip
 8001f82:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8001f86:	461a      	mov	r2, r3
 8001f88:	e9c2 5500 	strd	r5, r5, [r2]
 8001f8c:	e9c2 5502 	strd	r5, r5, [r2, #8]
 8001f90:	3210      	adds	r2, #16
 8001f92:	4572      	cmp	r2, lr
 8001f94:	d1f8      	bne.n	8001f88 <memset+0x44>
 8001f96:	f10c 0201 	add.w	r2, ip, #1
 8001f9a:	f014 0f0c 	tst.w	r4, #12
 8001f9e:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001fa2:	f004 0c0f 	and.w	ip, r4, #15
 8001fa6:	d013      	beq.n	8001fd0 <memset+0x8c>
 8001fa8:	f1ac 0304 	sub.w	r3, ip, #4
 8001fac:	f023 0303 	bic.w	r3, r3, #3
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f842 5b04 	str.w	r5, [r2], #4
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d1fb      	bne.n	8001fb4 <memset+0x70>
 8001fbc:	f00c 0403 	and.w	r4, ip, #3
 8001fc0:	b12c      	cbz	r4, 8001fce <memset+0x8a>
 8001fc2:	b2c9      	uxtb	r1, r1
 8001fc4:	441c      	add	r4, r3
 8001fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8001fca:	42a3      	cmp	r3, r4
 8001fcc:	d1fb      	bne.n	8001fc6 <memset+0x82>
 8001fce:	bd30      	pop	{r4, r5, pc}
 8001fd0:	4664      	mov	r4, ip
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	2c00      	cmp	r4, #0
 8001fd6:	d1f4      	bne.n	8001fc2 <memset+0x7e>
 8001fd8:	e7f9      	b.n	8001fce <memset+0x8a>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	4614      	mov	r4, r2
 8001fde:	e7c0      	b.n	8001f62 <memset+0x1e>
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	46a4      	mov	ip, r4
 8001fe4:	e7e0      	b.n	8001fa8 <memset+0x64>
 8001fe6:	bf00      	nop

08001fe8 <memcpy>:
 8001fe8:	4684      	mov	ip, r0
 8001fea:	ea41 0300 	orr.w	r3, r1, r0
 8001fee:	f013 0303 	ands.w	r3, r3, #3
 8001ff2:	d16d      	bne.n	80020d0 <memcpy+0xe8>
 8001ff4:	3a40      	subs	r2, #64	@ 0x40
 8001ff6:	d341      	bcc.n	800207c <memcpy+0x94>
 8001ff8:	f851 3b04 	ldr.w	r3, [r1], #4
 8001ffc:	f840 3b04 	str.w	r3, [r0], #4
 8002000:	f851 3b04 	ldr.w	r3, [r1], #4
 8002004:	f840 3b04 	str.w	r3, [r0], #4
 8002008:	f851 3b04 	ldr.w	r3, [r1], #4
 800200c:	f840 3b04 	str.w	r3, [r0], #4
 8002010:	f851 3b04 	ldr.w	r3, [r1], #4
 8002014:	f840 3b04 	str.w	r3, [r0], #4
 8002018:	f851 3b04 	ldr.w	r3, [r1], #4
 800201c:	f840 3b04 	str.w	r3, [r0], #4
 8002020:	f851 3b04 	ldr.w	r3, [r1], #4
 8002024:	f840 3b04 	str.w	r3, [r0], #4
 8002028:	f851 3b04 	ldr.w	r3, [r1], #4
 800202c:	f840 3b04 	str.w	r3, [r0], #4
 8002030:	f851 3b04 	ldr.w	r3, [r1], #4
 8002034:	f840 3b04 	str.w	r3, [r0], #4
 8002038:	f851 3b04 	ldr.w	r3, [r1], #4
 800203c:	f840 3b04 	str.w	r3, [r0], #4
 8002040:	f851 3b04 	ldr.w	r3, [r1], #4
 8002044:	f840 3b04 	str.w	r3, [r0], #4
 8002048:	f851 3b04 	ldr.w	r3, [r1], #4
 800204c:	f840 3b04 	str.w	r3, [r0], #4
 8002050:	f851 3b04 	ldr.w	r3, [r1], #4
 8002054:	f840 3b04 	str.w	r3, [r0], #4
 8002058:	f851 3b04 	ldr.w	r3, [r1], #4
 800205c:	f840 3b04 	str.w	r3, [r0], #4
 8002060:	f851 3b04 	ldr.w	r3, [r1], #4
 8002064:	f840 3b04 	str.w	r3, [r0], #4
 8002068:	f851 3b04 	ldr.w	r3, [r1], #4
 800206c:	f840 3b04 	str.w	r3, [r0], #4
 8002070:	f851 3b04 	ldr.w	r3, [r1], #4
 8002074:	f840 3b04 	str.w	r3, [r0], #4
 8002078:	3a40      	subs	r2, #64	@ 0x40
 800207a:	d2bd      	bcs.n	8001ff8 <memcpy+0x10>
 800207c:	3230      	adds	r2, #48	@ 0x30
 800207e:	d311      	bcc.n	80020a4 <memcpy+0xbc>
 8002080:	f851 3b04 	ldr.w	r3, [r1], #4
 8002084:	f840 3b04 	str.w	r3, [r0], #4
 8002088:	f851 3b04 	ldr.w	r3, [r1], #4
 800208c:	f840 3b04 	str.w	r3, [r0], #4
 8002090:	f851 3b04 	ldr.w	r3, [r1], #4
 8002094:	f840 3b04 	str.w	r3, [r0], #4
 8002098:	f851 3b04 	ldr.w	r3, [r1], #4
 800209c:	f840 3b04 	str.w	r3, [r0], #4
 80020a0:	3a10      	subs	r2, #16
 80020a2:	d2ed      	bcs.n	8002080 <memcpy+0x98>
 80020a4:	320c      	adds	r2, #12
 80020a6:	d305      	bcc.n	80020b4 <memcpy+0xcc>
 80020a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80020ac:	f840 3b04 	str.w	r3, [r0], #4
 80020b0:	3a04      	subs	r2, #4
 80020b2:	d2f9      	bcs.n	80020a8 <memcpy+0xc0>
 80020b4:	3204      	adds	r2, #4
 80020b6:	d008      	beq.n	80020ca <memcpy+0xe2>
 80020b8:	07d2      	lsls	r2, r2, #31
 80020ba:	bf1c      	itt	ne
 80020bc:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80020c0:	f800 3b01 	strbne.w	r3, [r0], #1
 80020c4:	d301      	bcc.n	80020ca <memcpy+0xe2>
 80020c6:	880b      	ldrh	r3, [r1, #0]
 80020c8:	8003      	strh	r3, [r0, #0]
 80020ca:	4660      	mov	r0, ip
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	2a08      	cmp	r2, #8
 80020d2:	d313      	bcc.n	80020fc <memcpy+0x114>
 80020d4:	078b      	lsls	r3, r1, #30
 80020d6:	d08d      	beq.n	8001ff4 <memcpy+0xc>
 80020d8:	f010 0303 	ands.w	r3, r0, #3
 80020dc:	d08a      	beq.n	8001ff4 <memcpy+0xc>
 80020de:	f1c3 0304 	rsb	r3, r3, #4
 80020e2:	1ad2      	subs	r2, r2, r3
 80020e4:	07db      	lsls	r3, r3, #31
 80020e6:	bf1c      	itt	ne
 80020e8:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80020ec:	f800 3b01 	strbne.w	r3, [r0], #1
 80020f0:	d380      	bcc.n	8001ff4 <memcpy+0xc>
 80020f2:	f831 3b02 	ldrh.w	r3, [r1], #2
 80020f6:	f820 3b02 	strh.w	r3, [r0], #2
 80020fa:	e77b      	b.n	8001ff4 <memcpy+0xc>
 80020fc:	3a04      	subs	r2, #4
 80020fe:	d3d9      	bcc.n	80020b4 <memcpy+0xcc>
 8002100:	3a01      	subs	r2, #1
 8002102:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002106:	f800 3b01 	strb.w	r3, [r0], #1
 800210a:	d2f9      	bcs.n	8002100 <memcpy+0x118>
 800210c:	780b      	ldrb	r3, [r1, #0]
 800210e:	7003      	strb	r3, [r0, #0]
 8002110:	784b      	ldrb	r3, [r1, #1]
 8002112:	7043      	strb	r3, [r0, #1]
 8002114:	788b      	ldrb	r3, [r1, #2]
 8002116:	7083      	strb	r3, [r0, #2]
 8002118:	4660      	mov	r0, ip
 800211a:	4770      	bx	lr
 800211c:	0000      	movs	r0, r0
	...

08002120 <_ctl>:
  switch (operation) {
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8002120:	2901      	cmp	r1, #1
#else
    return HAL_RET_UNKNOWN_CTL;
#endif
  }
  return HAL_RET_SUCCESS;
}
 8002122:	bf14      	ite	ne
 8002124:	f06f 0013 	mvnne.w	r0, #19
 8002128:	2000      	moveq	r0, #0
 800212a:	4770      	bx	lr
 800212c:	0000      	movs	r0, r0
	...

08002130 <__port_irq_epilogue>:
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002130:	2330      	movs	r3, #48	@ 0x30
 8002132:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8002136:	4b0d      	ldr	r3, [pc, #52]	@ (800216c <__port_irq_epilogue+0x3c>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 800213e:	d102      	bne.n	8002146 <__port_irq_epilogue+0x16>
 8002140:	f383 8811 	msr	BASEPRI, r3
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8002144:	4770      	bx	lr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8002146:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 800214a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 800214e:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8002150:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8002152:	f383 8809 	msr	PSP, r3
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8002156:	4a06      	ldr	r2, [pc, #24]	@ (8002170 <__port_irq_epilogue+0x40>)
 8002158:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 800215a:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 800215c:	6889      	ldr	r1, [r1, #8]
 800215e:	6892      	ldr	r2, [r2, #8]
 8002160:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8002162:	bf8c      	ite	hi
 8002164:	4a03      	ldrhi	r2, [pc, #12]	@ (8002174 <__port_irq_epilogue+0x44>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8002166:	4a04      	ldrls	r2, [pc, #16]	@ (8002178 <__port_irq_epilogue+0x48>)
 8002168:	619a      	str	r2, [r3, #24]
 800216a:	4770      	bx	lr
 800216c:	e000ed00 	.word	0xe000ed00
 8002170:	240005c0 	.word	0x240005c0
 8002174:	080003e3 	.word	0x080003e3
 8002178:	080003e6 	.word	0x080003e6
 800217c:	00000000 	.word	0x00000000

08002180 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8002180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002184:	f002 0503 	and.w	r5, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8002188:	09d4      	lsrs	r4, r2, #7
  uint32_t bit     = 0;
 800218a:	f04f 0c00 	mov.w	ip, #0
  while (true) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
 800218e:	f04f 0801 	mov.w	r8, #1
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002192:	46ae      	mov	lr, r5
      m2 = 3 << (bit * 2);
 8002194:	2703      	movs	r7, #3
      m4 = 15 << ((bit & 7) * 4);
 8002196:	260f      	movs	r6, #15
    if ((mask & 1) != 0) {
 8002198:	f001 0301 	and.w	r3, r1, #1
          port->AFRL = (port->AFRL & ~m4) | altrmask;
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
 800219c:	0849      	lsrs	r1, r1, #1
    if ((mask & 1) != 0) {
 800219e:	b3ab      	cbz	r3, 800220c <_pal_lld_setgroupmode+0x8c>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80021a0:	f8d0 a004 	ldr.w	sl, [r0, #4]
      m1 = 1 << bit;
 80021a4:	fa08 f90c 	lsl.w	r9, r8, ip
      m2 = 3 << (bit * 2);
 80021a8:	ea4f 034c 	mov.w	r3, ip, lsl #1
      altrmask = altr << ((bit & 7) * 4);
 80021ac:	f00c 0207 	and.w	r2, ip, #7
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80021b0:	ea2a 0909 	bic.w	r9, sl, r9
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80021b4:	2d02      	cmp	r5, #2
      m2 = 3 << (bit * 2);
 80021b6:	fa07 f303 	lsl.w	r3, r7, r3
      altrmask = altr << ((bit & 7) * 4);
 80021ba:	ea4f 0282 	mov.w	r2, r2, lsl #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80021be:	f8c0 9004 	str.w	r9, [r0, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 80021c2:	f8d0 9008 	ldr.w	r9, [r0, #8]
 80021c6:	ea29 0903 	bic.w	r9, r9, r3
 80021ca:	f8c0 9008 	str.w	r9, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80021ce:	f8d0 900c 	ldr.w	r9, [r0, #12]
 80021d2:	ea29 0903 	bic.w	r9, r9, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 80021d6:	ea6f 0303 	mvn.w	r3, r3
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 80021da:	f8c0 900c 	str.w	r9, [r0, #12]
      m4 = 15 << ((bit & 7) * 4);
 80021de:	fa06 f902 	lsl.w	r9, r6, r2
      altrmask = altr << ((bit & 7) * 4);
 80021e2:	fa04 f202 	lsl.w	r2, r4, r2
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80021e6:	ea6f 0909 	mvn.w	r9, r9
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80021ea:	d014      	beq.n	8002216 <_pal_lld_setgroupmode+0x96>
        port->MODER   = (port->MODER & ~m2) | moder;
 80021ec:	f8d0 a000 	ldr.w	sl, [r0]
        if (bit < 8)
 80021f0:	f1bc 0f07 	cmp.w	ip, #7
        port->MODER   = (port->MODER & ~m2) | moder;
 80021f4:	ea03 030a 	and.w	r3, r3, sl
 80021f8:	ea43 030e 	orr.w	r3, r3, lr
 80021fc:	6003      	str	r3, [r0, #0]
        if (bit < 8)
 80021fe:	d81d      	bhi.n	800223c <_pal_lld_setgroupmode+0xbc>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8002200:	6a03      	ldr	r3, [r0, #32]
 8002202:	ea03 0309 	and.w	r3, r3, r9
 8002206:	4313      	orrs	r3, r2
 8002208:	6203      	str	r3, [r0, #32]
    if (!mask)
 800220a:	b1a9      	cbz	r1, 8002238 <_pal_lld_setgroupmode+0xb8>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
    pupdr <<= 2;
    moder <<= 2;
 800220c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 8002210:	f10c 0c01 	add.w	ip, ip, #1
    if ((mask & 1) != 0) {
 8002214:	e7c0      	b.n	8002198 <_pal_lld_setgroupmode+0x18>
        if (bit < 8)
 8002216:	f1bc 0f07 	cmp.w	ip, #7
 800221a:	d815      	bhi.n	8002248 <_pal_lld_setgroupmode+0xc8>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 800221c:	f8d0 a020 	ldr.w	sl, [r0, #32]
 8002220:	ea0a 0909 	and.w	r9, sl, r9
 8002224:	ea49 0202 	orr.w	r2, r9, r2
 8002228:	6202      	str	r2, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
 800222a:	6802      	ldr	r2, [r0, #0]
 800222c:	4013      	ands	r3, r2
 800222e:	ea43 030e 	orr.w	r3, r3, lr
 8002232:	6003      	str	r3, [r0, #0]
    if (!mask)
 8002234:	2900      	cmp	r1, #0
 8002236:	d1e9      	bne.n	800220c <_pal_lld_setgroupmode+0x8c>
  }
}
 8002238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 800223c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800223e:	ea03 0309 	and.w	r3, r3, r9
 8002242:	4313      	orrs	r3, r2
 8002244:	6243      	str	r3, [r0, #36]	@ 0x24
 8002246:	e7e0      	b.n	800220a <_pal_lld_setgroupmode+0x8a>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8002248:	f8d0 a024 	ldr.w	sl, [r0, #36]	@ 0x24
 800224c:	ea0a 0909 	and.w	r9, sl, r9
 8002250:	ea49 0202 	orr.w	r2, r9, r2
 8002254:	6242      	str	r2, [r0, #36]	@ 0x24
 8002256:	e7e8      	b.n	800222a <_pal_lld_setgroupmode+0xaa>
	...

08002260 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8002260:	4a02      	ldr	r2, [pc, #8]	@ (800226c <notify3+0xc>)
 8002262:	6813      	ldr	r3, [r2, #0]
 8002264:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002268:	6013      	str	r3, [r2, #0]
}
 800226a:	4770      	bx	lr
 800226c:	40004800 	.word	0x40004800

08002270 <notify5>:

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8002270:	4a02      	ldr	r2, [pc, #8]	@ (800227c <notify5+0xc>)
 8002272:	6813      	ldr	r3, [r2, #0]
 8002274:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002278:	6013      	str	r3, [r2, #0]
}
 800227a:	4770      	bx	lr
 800227c:	40005000 	.word	0x40005000

08002280 <chSysHalt>:
  __ASM volatile ("cpsid i" : : : "memory");
 8002280:	b672      	cpsid	i

  /* Logging the event.*/
  __trace_halt(reason);

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8002282:	4903      	ldr	r1, [pc, #12]	@ (8002290 <chSysHalt+0x10>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8002284:	2203      	movs	r2, #3
 8002286:	4b03      	ldr	r3, [pc, #12]	@ (8002294 <chSysHalt+0x14>)
  currcore->dbg.panic_msg = reason;
 8002288:	f8c1 00e4 	str.w	r0, [r1, #228]	@ 0xe4
  ch_system.state = ch_sys_halted;
 800228c:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 800228e:	e7fe      	b.n	800228e <chSysHalt+0xe>
 8002290:	240005c0 	.word	0x240005c0
 8002294:	240003a4 	.word	0x240003a4
	...

080022a0 <__idle_thread>:
 */
static void __idle_thread(void *p) {

  (void)p;

  while (true) {
 80022a0:	e7fe      	b.n	80022a0 <__idle_thread>
 80022a2:	bf00      	nop
	...

080022b0 <chTMStartMeasurementX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 80022b0:	4b01      	ldr	r3, [pc, #4]	@ (80022b8 <chTMStartMeasurementX+0x8>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 80022b4:	6083      	str	r3, [r0, #8]
}
 80022b6:	4770      	bx	lr
 80022b8:	e0001000 	.word	0xe0001000
 80022bc:	00000000 	.word	0x00000000

080022c0 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80022c0:	4a0e      	ldr	r2, [pc, #56]	@ (80022fc <chTMStopMeasurementX+0x3c>)
 80022c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 80022c4:	6881      	ldr	r1, [r0, #8]
 80022c6:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 80022c8:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80022ca:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 80022cc:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 80022ce:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 80022d0:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 80022d2:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 80022d4:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 80022d6:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 80022d8:	18d2      	adds	r2, r2, r3
 80022da:	6102      	str	r2, [r0, #16]
 80022dc:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 80022e0:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 80022e2:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 80022e4:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 80022e6:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 80022e8:	bf88      	it	hi
 80022ea:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 80022ec:	4293      	cmp	r3, r2
  tmp->n++;
 80022ee:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 80022f2:	bf38      	it	cc
 80022f4:	6003      	strcc	r3, [r0, #0]
}
 80022f6:	bc10      	pop	{r4}
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	240003a4 	.word	0x240003a4
 8002300:	e0001000 	.word	0xe0001000
	...

08002310 <chCoreAllocAlignedI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <chCoreAllocAlignedI+0x1c>)
 8002312:	4249      	negs	r1, r1
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	1a10      	subs	r0, r2, r0
 8002318:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800231a:	6819      	ldr	r1, [r3, #0]
 800231c:	4288      	cmp	r0, r1
 800231e:	d303      	bcc.n	8002328 <chCoreAllocAlignedI+0x18>
 8002320:	4282      	cmp	r2, r0
 8002322:	d301      	bcc.n	8002328 <chCoreAllocAlignedI+0x18>
    return NULL;
  }

  ch_memcore.topmem = prev;
 8002324:	6058      	str	r0, [r3, #4]

  return p;
 8002326:	4770      	bx	lr
    return NULL;
 8002328:	2000      	movs	r0, #0
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
 800232a:	4770      	bx	lr
 800232c:	2400039c 	.word	0x2400039c

08002330 <long_to_string_with_divisor.constprop.0>:
#include "memstreams.h"

#define MAX_FILLER 11
#define FLOAT_PRECISION 9

static char *long_to_string_with_divisor(char *p,
 8002330:	b530      	push	{r4, r5, lr}
    ll = num;
  } else {
    ll = divisor;
  }

  q = p + MAX_FILLER;
 8002332:	f100 050b 	add.w	r5, r0, #11
 8002336:	462b      	mov	r3, r5
  do {
    i = (int)(l % radix);
 8002338:	468c      	mov	ip, r1
 800233a:	fbb1 f1f2 	udiv	r1, r1, r2
 800233e:	fb02 c411 	mls	r4, r2, r1, ip
    i += '0';
 8002342:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
    if (i > '9') {
 8002346:	f1be 0f39 	cmp.w	lr, #57	@ 0x39
      i += 'A' - '0' - 10;
 800234a:	bfc8      	it	gt
 800234c:	f104 0e37 	addgt.w	lr, r4, #55	@ 0x37
    }
    *--q = i;
    l /= radix;
  } while ((ll /= radix) != 0);
 8002350:	4562      	cmp	r2, ip
    *--q = i;
 8002352:	f803 ed01 	strb.w	lr, [r3, #-1]!
  } while ((ll /= radix) != 0);
 8002356:	d9ef      	bls.n	8002338 <long_to_string_with_divisor.constprop.0+0x8>
 8002358:	1e42      	subs	r2, r0, #1

  i = (int)(p + MAX_FILLER - q);
 800235a:	1aec      	subs	r4, r5, r3
  do
    *p++ = *q++;
 800235c:	f813 1b01 	ldrb.w	r1, [r3], #1
  while (--i);
 8002360:	429d      	cmp	r5, r3
    *p++ = *q++;
 8002362:	f802 1f01 	strb.w	r1, [r2, #1]!
  while (--i);
 8002366:	d1f9      	bne.n	800235c <long_to_string_with_divisor.constprop.0+0x2c>

  return p;
}
 8002368:	4420      	add	r0, r4
 800236a:	bd30      	pop	{r4, r5, pc}
 800236c:	0000      	movs	r0, r0
	...

08002370 <chSysUnlock.lto_priv.1>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 8002370:	b508      	push	{r3, lr}

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchRescheduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <chSysUnlock.lto_priv.1+0x24>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	429a      	cmp	r2, r3
 8002378:	d103      	bne.n	8002382 <chSysUnlock.lto_priv.1+0x12>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800237a:	2300      	movs	r3, #0
 800237c:	f383 8811 	msr	BASEPRI, r3
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8002380:	bd08      	pop	{r3, pc}
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8002382:	68d9      	ldr	r1, [r3, #12]
 8002384:	6893      	ldr	r3, [r2, #8]
 8002386:	688a      	ldr	r2, [r1, #8]
 8002388:	429a      	cmp	r2, r3
 800238a:	d2f6      	bcs.n	800237a <chSysUnlock.lto_priv.1+0xa>
 800238c:	4802      	ldr	r0, [pc, #8]	@ (8002398 <chSysUnlock.lto_priv.1+0x28>)
 800238e:	f7ff ff77 	bl	8002280 <chSysHalt>
 8002392:	bf00      	nop
 8002394:	240005c0 	.word	0x240005c0
 8002398:	08005ab4 	.word	0x08005ab4
 800239c:	00000000 	.word	0x00000000

080023a0 <dac_lld_stop_conversion>:
 *
 * @param[in] dacp      pointer to the @p DACDriver object
 *
 * @iclass
 */
void dac_lld_stop_conversion(DACDriver *dacp) {
 80023a0:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr;

  /* DMA channel disabled and released.*/
  dmaStreamDisable(dacp->dma);
 80023a2:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
 80023a4:	682a      	ldr	r2, [r5, #0]
 80023a6:	6813      	ldr	r3, [r2, #0]
 80023a8:	f023 031f 	bic.w	r3, r3, #31
 80023ac:	6013      	str	r3, [r2, #0]
 80023ae:	6813      	ldr	r3, [r2, #0]
 80023b0:	f013 0301 	ands.w	r3, r3, #1
 80023b4:	d1fb      	bne.n	80023ae <dac_lld_stop_conversion+0xe>
 80023b6:	7b2c      	ldrb	r4, [r5, #12]
 80023b8:	223d      	movs	r2, #61	@ 0x3d
 80023ba:	6869      	ldr	r1, [r5, #4]
 80023bc:	40a2      	lsls	r2, r4
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {

  osalDbgCheck(dmastp != NULL);

  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
 80023be:	4e2e      	ldr	r6, [pc, #184]	@ (8002478 <dac_lld_stop_conversion+0xd8>)
 80023c0:	600a      	str	r2, [r1, #0]
 80023c2:	2101      	movs	r1, #1
 80023c4:	7b6c      	ldrb	r4, [r5, #13]
 80023c6:	6832      	ldr	r2, [r6, #0]
 80023c8:	fa01 f404 	lsl.w	r4, r1, r4
 80023cc:	4222      	tst	r2, r4
 80023ce:	d04c      	beq.n	800246a <dac_lld_stop_conversion+0xca>
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 80023d0:	f895 c00e 	ldrb.w	ip, [r5, #14]

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80023d4:	ea22 0204 	bic.w	r2, r2, r4
 80023d8:	4c28      	ldr	r4, [pc, #160]	@ (800247c <dac_lld_stop_conversion+0xdc>)
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80023da:	f00c 051f 	and.w	r5, ip, #31
 80023de:	40a9      	lsls	r1, r5
 80023e0:	ea4f 155c 	mov.w	r5, ip, lsr #5
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 80023e4:	44a4      	add	ip, r4
 80023e6:	eb04 0e85 	add.w	lr, r4, r5, lsl #2
  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 80023ea:	f8ce 1080 	str.w	r1, [lr, #128]	@ 0x80
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80023ee:	f8ce 1180 	str.w	r1, [lr, #384]	@ 0x180
  NVIC->__IPR[n] = 0U;
 80023f2:	f88c 3300 	strb.w	r3, [ip, #768]	@ 0x300

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80023f6:	b2d3      	uxtb	r3, r2
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80023f8:	6032      	str	r2, [r6, #0]
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80023fa:	b1c3      	cbz	r3, 800242e <dac_lld_stop_conversion+0x8e>
    rccDisableDMA1();
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80023fc:	f412 4f7f 	tst.w	r2, #65280	@ 0xff00
 8002400:	d025      	beq.n	800244e <dac_lld_stop_conversion+0xae>
  dmaStreamFreeI(dacp->dma);
  dacp->dma = NULL;

  /* Restore start configuration but leave DORx at current values.*/
  cr = dacp->params->dac->CR;
 8002402:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  dacp->dma = NULL;
 8002404:	2200      	movs	r2, #0
  cr = dacp->params->dac->CR;
 8002406:	681c      	ldr	r4, [r3, #0]
  dacp->dma = NULL;
 8002408:	62c2      	str	r2, [r0, #44]	@ 0x2c
              (dacp->params->regmask | DAC_MCR_HFSEL_0 | DAC_MCR_HFSEL_1);
#else
  mcr = dacp->params->dac->MCR & dacp->params->regmask;
#endif
  dacp->params->dac->MCR = mcr |
    ((dacp->config->mcr & CONFIG_SINGLE_MASK) << dacp->params->regshift);
 800240a:	6902      	ldr	r2, [r0, #16]
  cr = dacp->params->dac->CR;
 800240c:	6820      	ldr	r0, [r4, #0]
  mcr = dacp->params->dac->MCR & dacp->params->regmask;
 800240e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
    ((dacp->config->mcr & CONFIG_SINGLE_MASK) << dacp->params->regshift);
 8002410:	e9d3 5602 	ldrd	r5, r6, [r3, #8]
#endif
  cr &= dacp->params->regmask;
  cr |= (DAC_CR_EN1 | (dacp->config->cr & CONFIG_SINGLE_MASK) <<
 8002414:	8913      	ldrh	r3, [r2, #8]
  cr &= dacp->params->regmask;
 8002416:	4030      	ands	r0, r6
    ((dacp->config->mcr & CONFIG_SINGLE_MASK) << dacp->params->regshift);
 8002418:	8992      	ldrh	r2, [r2, #12]
  cr |= (DAC_CR_EN1 | (dacp->config->cr & CONFIG_SINGLE_MASK) <<
 800241a:	40ab      	lsls	r3, r5
  mcr = dacp->params->dac->MCR & dacp->params->regmask;
 800241c:	4031      	ands	r1, r6
    ((dacp->config->mcr & CONFIG_SINGLE_MASK) << dacp->params->regshift);
 800241e:	40aa      	lsls	r2, r5
  cr |= (DAC_CR_EN1 | (dacp->config->cr & CONFIG_SINGLE_MASK) <<
 8002420:	4303      	orrs	r3, r0
  dacp->params->dac->MCR = mcr |
 8002422:	430a      	orrs	r2, r1
  cr |= (DAC_CR_EN1 | (dacp->config->cr & CONFIG_SINGLE_MASK) <<
 8002424:	f043 0301 	orr.w	r3, r3, #1
  dacp->params->dac->MCR = mcr |
 8002428:	63e2      	str	r2, [r4, #60]	@ 0x3c
#endif
  cr = dacp->config->cr | DAC_CR_EN1 | DAC_CR_EN2;
#endif /* STM32_DAC_DUAL_MODE == FALSE.*/

  /* Re-enable channel.*/
  dacp->params->dac->CR = cr;
 800242a:	6023      	str	r3, [r4, #0]
}
 800242c:	bd70      	pop	{r4, r5, r6, pc}

#if STM32_TARGET_CORE == 1
#if STM32_HAS_M4 && STM32_HAS_M7
  /* When there are two cores then this check is required for peripheral
     allocation.*/
  osalDbgAssert((RCC_C1->AHB1ENR & mask) == mask, "peripherals not allocated");
 800242e:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <dac_lld_stop_conversion+0xe0>)
 8002430:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002432:	07c9      	lsls	r1, r1, #31
 8002434:	d51c      	bpl.n	8002470 <dac_lld_stop_conversion+0xd0>
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB1ENR &= ~mask;
 8002436:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002438:	f412 4f7f 	tst.w	r2, #65280	@ 0xff00
 800243c:	f021 0101 	bic.w	r1, r1, #1
 8002440:	6399      	str	r1, [r3, #56]	@ 0x38
  RCC_C1->AHB1LPENR &= ~mask;
 8002442:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8002444:	f021 0101 	bic.w	r1, r1, #1
 8002448:	6619      	str	r1, [r3, #96]	@ 0x60
  (void)RCC_C1->AHB1LPENR;
 800244a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800244c:	d1d9      	bne.n	8002402 <dac_lld_stop_conversion+0x62>
  osalDbgAssert((RCC_C1->AHB1ENR & mask) == mask, "peripherals not allocated");
 800244e:	4b0c      	ldr	r3, [pc, #48]	@ (8002480 <dac_lld_stop_conversion+0xe0>)
 8002450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002452:	0792      	lsls	r2, r2, #30
 8002454:	d50c      	bpl.n	8002470 <dac_lld_stop_conversion+0xd0>
  RCC_C1->AHB1ENR &= ~mask;
 8002456:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002458:	f022 0202 	bic.w	r2, r2, #2
 800245c:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC_C1->AHB1LPENR &= ~mask;
 800245e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002460:	f022 0202 	bic.w	r2, r2, #2
 8002464:	661a      	str	r2, [r3, #96]	@ 0x60
  (void)RCC_C1->AHB1LPENR;
 8002466:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  /* Disabling the peripherals.*/
  RCC_C2->AHB1ENR &= ~mask;
  RCC_C2->AHB1LPENR &= ~mask;
  (void)RCC_C1->AHB1LPENR;
#endif
}
 8002468:	e7cb      	b.n	8002402 <dac_lld_stop_conversion+0x62>
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
 800246a:	4806      	ldr	r0, [pc, #24]	@ (8002484 <dac_lld_stop_conversion+0xe4>)
 800246c:	f7ff ff08 	bl	8002280 <chSysHalt>
  osalDbgAssert((RCC_C1->AHB1ENR & mask) == mask, "peripherals not allocated");
 8002470:	4805      	ldr	r0, [pc, #20]	@ (8002488 <dac_lld_stop_conversion+0xe8>)
 8002472:	f7ff ff05 	bl	8002280 <chSysHalt>
 8002476:	bf00      	nop
 8002478:	24000428 	.word	0x24000428
 800247c:	e000e100 	.word	0xe000e100
 8002480:	58024500 	.word	0x58024500
 8002484:	08005a88 	.word	0x08005a88
 8002488:	08005a78 	.word	0x08005a78
 800248c:	00000000 	.word	0x00000000

08002490 <spi_lld_stop_abort>:
}

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 8002490:	b538      	push	{r3, r4, r5, lr}

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8002492:	f890 3020 	ldrb.w	r3, [r0, #32]
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
    bdmaStreamDisable(spip->rx.bdma);
 8002496:	e9d0 1409 	ldrd	r1, r4, [r0, #36]	@ 0x24
  if (spip->is_bdma)
 800249a:	b1e3      	cbz	r3, 80024d6 <spi_lld_stop_abort+0x46>
    bdmaStreamDisable(spip->tx.bdma);
 800249c:	6862      	ldr	r2, [r4, #4]
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	f023 030f 	bic.w	r3, r3, #15
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	230e      	movs	r3, #14
 80024a8:	7a22      	ldrb	r2, [r4, #8]
 80024aa:	6824      	ldr	r4, [r4, #0]
 80024ac:	fa03 f202 	lsl.w	r2, r3, r2
 80024b0:	6062      	str	r2, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 80024b2:	684c      	ldr	r4, [r1, #4]
 80024b4:	6822      	ldr	r2, [r4, #0]
 80024b6:	f022 020f 	bic.w	r2, r2, #15
 80024ba:	6022      	str	r2, [r4, #0]
 80024bc:	7a0c      	ldrb	r4, [r1, #8]
 80024be:	680a      	ldr	r2, [r1, #0]
 80024c0:	40a3      	lsls	r3, r4
 80024c2:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 80024c4:	4b3a      	ldr	r3, [pc, #232]	@ (80025b0 <spi_lld_stop_abort+0x120>)
 80024c6:	4298      	cmp	r0, r3
 80024c8:	d022      	beq.n	8002510 <spi_lld_stop_abort+0x80>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 80024ca:	4b3a      	ldr	r3, [pc, #232]	@ (80025b4 <spi_lld_stop_abort+0x124>)
 80024cc:	4298      	cmp	r0, r3
 80024ce:	d033      	beq.n	8002538 <spi_lld_stop_abort+0xa8>
    rccResetSPI6();
  }
#endif

  else {
    osalDbgAssert(false, "invalid SPI instance");
 80024d0:	4839      	ldr	r0, [pc, #228]	@ (80025b8 <spi_lld_stop_abort+0x128>)
 80024d2:	f7ff fed5 	bl	8002280 <chSysHalt>
    dmaStreamDisable(spip->tx.dma);
 80024d6:	6822      	ldr	r2, [r4, #0]
 80024d8:	6813      	ldr	r3, [r2, #0]
 80024da:	f023 031f 	bic.w	r3, r3, #31
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	6813      	ldr	r3, [r2, #0]
 80024e2:	07dd      	lsls	r5, r3, #31
 80024e4:	d4fc      	bmi.n	80024e0 <spi_lld_stop_abort+0x50>
 80024e6:	7b22      	ldrb	r2, [r4, #12]
 80024e8:	233d      	movs	r3, #61	@ 0x3d
 80024ea:	6864      	ldr	r4, [r4, #4]
 80024ec:	4093      	lsls	r3, r2
    dmaStreamDisable(spip->rx.dma);
 80024ee:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 80024f0:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 80024f2:	6813      	ldr	r3, [r2, #0]
 80024f4:	f023 031f 	bic.w	r3, r3, #31
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	6813      	ldr	r3, [r2, #0]
 80024fc:	07dc      	lsls	r4, r3, #31
 80024fe:	d4fc      	bmi.n	80024fa <spi_lld_stop_abort+0x6a>
 8002500:	7b0c      	ldrb	r4, [r1, #12]
 8002502:	233d      	movs	r3, #61	@ 0x3d
 8002504:	684a      	ldr	r2, [r1, #4]
 8002506:	40a3      	lsls	r3, r4
 8002508:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 800250a:	4b29      	ldr	r3, [pc, #164]	@ (80025b0 <spi_lld_stop_abort+0x120>)
 800250c:	4298      	cmp	r0, r3
 800250e:	d1dc      	bne.n	80024ca <spi_lld_stop_abort+0x3a>
  osalDbgAssert((RCC_C1->APB2ENR & mask) == mask, "peripherals not allocated");
 8002510:	4b2a      	ldr	r3, [pc, #168]	@ (80025bc <spi_lld_stop_abort+0x12c>)
 8002512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002514:	04da      	lsls	r2, r3, #19
 8002516:	d548      	bpl.n	80025aa <spi_lld_stop_abort+0x11a>
  RCC->APB2RSTR |= mask;
 8002518:	4b29      	ldr	r3, [pc, #164]	@ (80025c0 <spi_lld_stop_abort+0x130>)
 800251a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800251e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002522:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  RCC->APB2RSTR &= ~mask;
 8002526:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800252a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800252e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  (void)RCC->APB2RSTR;
 8002532:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
}
 8002536:	e012      	b.n	800255e <spi_lld_stop_abort+0xce>
  osalDbgAssert((RCC_C1->APB4ENR & mask) == mask, "peripherals not allocated");
 8002538:	4b20      	ldr	r3, [pc, #128]	@ (80025bc <spi_lld_stop_abort+0x12c>)
 800253a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253c:	069b      	lsls	r3, r3, #26
 800253e:	d531      	bpl.n	80025a4 <spi_lld_stop_abort+0x114>
  RCC->APB4RSTR |= mask;
 8002540:	4b1f      	ldr	r3, [pc, #124]	@ (80025c0 <spi_lld_stop_abort+0x130>)
 8002542:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002546:	f042 0220 	orr.w	r2, r2, #32
 800254a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  RCC->APB4RSTR &= ~mask;
 800254e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002552:	f022 0220 	bic.w	r2, r2, #32
 8002556:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  (void)RCC->APB4RSTR;
 800255a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 800255e:	6841      	ldr	r1, [r0, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 8002560:	2440      	movs	r4, #64	@ 0x40
 8002562:	69c3      	ldr	r3, [r0, #28]
  spip->spi->CR1  = 0U;
 8002564:	2000      	movs	r0, #0
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002566:	694d      	ldr	r5, [r1, #20]
 8002568:	4a16      	ldr	r2, [pc, #88]	@ (80025c4 <spi_lld_stop_abort+0x134>)
  spip->spi->CR1  = 0U;
 800256a:	6018      	str	r0, [r3, #0]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 800256c:	402a      	ands	r2, r5
  spip->spi->CR2  = 0U;
 800256e:	6058      	str	r0, [r3, #4]
  spip->spi->IFCR = 0xFFFFFFFFU;
 8002570:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  spip->spi->IER  = SPI_IER_OVRIE;
 8002574:	611c      	str	r4, [r3, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002576:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 800257a:	6198      	str	r0, [r3, #24]
  if (spip->config->slave) {
 800257c:	7848      	ldrb	r0, [r1, #1]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 800257e:	609a      	str	r2, [r3, #8]
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002580:	698a      	ldr	r2, [r1, #24]
  if (spip->config->slave) {
 8002582:	b940      	cbnz	r0, 8002596 <spi_lld_stop_abort+0x106>
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002584:	4910      	ldr	r1, [pc, #64]	@ (80025c8 <spi_lld_stop_abort+0x138>)
 8002586:	4011      	ands	r1, r2
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002588:	f240 1201 	movw	r2, #257	@ 0x101
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 800258c:	f041 5101 	orr.w	r1, r1, #541065216	@ 0x20400000
 8002590:	60d9      	str	r1, [r3, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002592:	601a      	str	r2, [r3, #0]
}
 8002594:	bd38      	pop	{r3, r4, r5, pc}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002596:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800259a:	60da      	str	r2, [r3, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 800259c:	f240 1201 	movw	r2, #257	@ 0x101
 80025a0:	601a      	str	r2, [r3, #0]
}
 80025a2:	bd38      	pop	{r3, r4, r5, pc}
  osalDbgAssert((RCC_C1->APB4ENR & mask) == mask, "peripherals not allocated");
 80025a4:	4809      	ldr	r0, [pc, #36]	@ (80025cc <spi_lld_stop_abort+0x13c>)
 80025a6:	f7ff fe6b 	bl	8002280 <chSysHalt>
  osalDbgAssert((RCC_C1->APB2ENR & mask) == mask, "peripherals not allocated");
 80025aa:	4809      	ldr	r0, [pc, #36]	@ (80025d0 <spi_lld_stop_abort+0x140>)
 80025ac:	f7ff fe68 	bl	8002280 <chSysHalt>
 80025b0:	240003ec 	.word	0x240003ec
 80025b4:	240003b0 	.word	0x240003b0
 80025b8:	08005a64 	.word	0x08005a64
 80025bc:	58024500 	.word	0x58024500
 80025c0:	58024400 	.word	0x58024400
 80025c4:	ffff3e1f 	.word	0xffff3e1f
 80025c8:	dfb9ffff 	.word	0xdfb9ffff
 80025cc:	08005a54 	.word	0x08005a54
 80025d0:	08005a44 	.word	0x08005a44
	...

080025e0 <__sch_wakeup>:
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80025e0:	b508      	push	{r3, lr}
 80025e2:	2330      	movs	r3, #48	@ 0x30
 80025e4:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
 80025e8:	7f0b      	ldrb	r3, [r1, #28]
 80025ea:	2b0c      	cmp	r3, #12
 80025ec:	d808      	bhi.n	8002600 <__sch_wakeup+0x20>
 80025ee:	e8df f003 	tbb	[pc, r3]
 80025f2:	0732      	.short	0x0732
 80025f4:	0f132b07 	.word	0x0f132b07
 80025f8:	07071307 	.word	0x07071307
 80025fc:	0707      	.short	0x0707
 80025fe:	13          	.byte	0x13
 80025ff:	00          	.byte	0x00
  tp->u.rdymsg = MSG_TIMEOUT;
 8002600:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8002604:	2b0f      	cmp	r3, #15
  tp->u.rdymsg = MSG_TIMEOUT;
 8002606:	634a      	str	r2, [r1, #52]	@ 0x34
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8002608:	d10d      	bne.n	8002626 <__sch_wakeup+0x46>
 800260a:	4815      	ldr	r0, [pc, #84]	@ (8002660 <__sch_wakeup+0x80>)
 800260c:	f7ff fe38 	bl	8002280 <chSysHalt>
    chSemFastSignalI(tp->u.wtsemp);
 8002610:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8002612:	6893      	ldr	r3, [r2, #8]
 8002614:	3301      	adds	r3, #1
 8002616:	6093      	str	r3, [r2, #8]
  tp->u.rdymsg = MSG_TIMEOUT;
 8002618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 *
 * @notapi
 */
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {

  p->prev->next = p->next;
 800261c:	e9d1 3200 	ldrd	r3, r2, [r1]
 8002620:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	6348      	str	r0, [r1, #52]	@ 0x34
  tp->state = CH_STATE_READY;
 8002626:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8002628:	690b      	ldr	r3, [r1, #16]
                                                           ch_priority_queue_t *p) {

  /* Scanning priority queue, the list is assumed to be mostly empty.*/
  do {
    pqp = pqp->next;
  } while (unlikely(pqp->prio >= p->prio));
 800262a:	6888      	ldr	r0, [r1, #8]
  tp->state = CH_STATE_READY;
 800262c:	770a      	strb	r2, [r1, #28]
    pqp = pqp->next;
 800262e:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	4282      	cmp	r2, r0
 8002634:	d2fb      	bcs.n	800262e <__sch_wakeup+0x4e>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
 8002636:	685a      	ldr	r2, [r3, #4]
 8002638:	2000      	movs	r0, #0
  p->next       = pqp;
 800263a:	600b      	str	r3, [r1, #0]
  p->prev       = pqp->prev;
 800263c:	604a      	str	r2, [r1, #4]
  p->prev->next = p;
 800263e:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
 8002640:	6059      	str	r1, [r3, #4]
 8002642:	f380 8811 	msr	BASEPRI, r0
}
 8002646:	bd08      	pop	{r3, pc}
    *tp->u.wttrp = NULL;
 8002648:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 800264a:	2000      	movs	r0, #0
  tp->u.rdymsg = MSG_TIMEOUT;
 800264c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    *tp->u.wttrp = NULL;
 8002650:	6010      	str	r0, [r2, #0]
  tp->u.rdymsg = MSG_TIMEOUT;
 8002652:	634b      	str	r3, [r1, #52]	@ 0x34
static thread_t *__sch_ready_behind(thread_t *tp) {
 8002654:	e7e7      	b.n	8002626 <__sch_wakeup+0x46>
 8002656:	2300      	movs	r3, #0
 8002658:	f383 8811 	msr	BASEPRI, r3
}
 800265c:	bd08      	pop	{r3, pc}
 800265e:	bf00      	nop
 8002660:	08005a30 	.word	0x08005a30
	...

08002670 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 8002670:	6803      	ldr	r3, [r0, #0]
 8002672:	b19b      	cbz	r3, 800269c <chThdResumeI+0x2c>
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8002674:	b510      	push	{r4, lr}
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");
 8002676:	7f1a      	ldrb	r2, [r3, #28]
 8002678:	2a03      	cmp	r2, #3
 800267a:	d110      	bne.n	800269e <chThdResumeI+0x2e>

    *trp = NULL;
 800267c:	2400      	movs	r4, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 800267e:	691a      	ldr	r2, [r3, #16]
 8002680:	6004      	str	r4, [r0, #0]
    tp->u.rdymsg = msg;
 8002682:	6359      	str	r1, [r3, #52]	@ 0x34
  } while (unlikely(pqp->prio >= p->prio));
 8002684:	6899      	ldr	r1, [r3, #8]
  tp->state = CH_STATE_READY;
 8002686:	771c      	strb	r4, [r3, #28]
    pqp = pqp->next;
 8002688:	6812      	ldr	r2, [r2, #0]
  } while (unlikely(pqp->prio >= p->prio));
 800268a:	6890      	ldr	r0, [r2, #8]
 800268c:	4288      	cmp	r0, r1
 800268e:	d2fb      	bcs.n	8002688 <chThdResumeI+0x18>
  p->prev       = pqp->prev;
 8002690:	6851      	ldr	r1, [r2, #4]
 8002692:	e9c3 2100 	strd	r2, r1, [r3]
  p->prev->next = p;
 8002696:	600b      	str	r3, [r1, #0]
  pqp->prev     = p;
 8002698:	6053      	str	r3, [r2, #4]
    (void) chSchReadyI(tp);
  }
}
 800269a:	bd10      	pop	{r4, pc}
 800269c:	4770      	bx	lr
    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");
 800269e:	4801      	ldr	r0, [pc, #4]	@ (80026a4 <chThdResumeI+0x34>)
 80026a0:	f7ff fdee 	bl	8002280 <chSysHalt>
 80026a4:	080059dc 	.word	0x080059dc
	...

080026b0 <dac_lld_serve_tx_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80026b0:	f011 0f0c 	tst.w	r1, #12
static void dac_lld_serve_tx_interrupt(DACDriver *dacp, uint32_t flags) {
 80026b4:	b538      	push	{r3, r4, r5, lr}
 80026b6:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 80026b8:	d11f      	bne.n	80026fa <dac_lld_serve_tx_interrupt+0x4a>
    if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 80026ba:	06cb      	lsls	r3, r1, #27
    if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 80026bc:	f001 0520 	and.w	r5, r1, #32
    if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 80026c0:	d504      	bpl.n	80026cc <dac_lld_serve_tx_interrupt+0x1c>
      _dac_isr_half_code(dacp);
 80026c2:	6843      	ldr	r3, [r0, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d03b      	beq.n	8002742 <dac_lld_serve_tx_interrupt+0x92>
 80026ca:	4798      	blx	r3
    if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 80026cc:	b1a5      	cbz	r5, 80026f8 <dac_lld_serve_tx_interrupt+0x48>
      _dac_isr_full_code(dacp);
 80026ce:	6863      	ldr	r3, [r4, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	b133      	cbz	r3, 80026e2 <dac_lld_serve_tx_interrupt+0x32>
 80026d4:	2204      	movs	r2, #4
 80026d6:	4620      	mov	r0, r4
 80026d8:	7022      	strb	r2, [r4, #0]
 80026da:	4798      	blx	r3
 80026dc:	7823      	ldrb	r3, [r4, #0]
 80026de:	2b04      	cmp	r3, #4
 80026e0:	d029      	beq.n	8002736 <dac_lld_serve_tx_interrupt+0x86>
 80026e2:	2330      	movs	r3, #48	@ 0x30
 80026e4:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 80026e8:	2100      	movs	r1, #0
 80026ea:	f104 0014 	add.w	r0, r4, #20
 80026ee:	f7ff ffbf 	bl	8002670 <chThdResumeI>
 80026f2:	2300      	movs	r3, #0
 80026f4:	f383 8811 	msr	BASEPRI, r3
}
 80026f8:	bd38      	pop	{r3, r4, r5, pc}
    dac_lld_stop_conversion(dacp);
 80026fa:	f7ff fe51 	bl	80023a0 <dac_lld_stop_conversion>
    _dac_isr_error_code(dacp, DAC_ERR_DMAFAILURE);
 80026fe:	4620      	mov	r0, r4
 8002700:	f7ff fe4e 	bl	80023a0 <dac_lld_stop_conversion>
 8002704:	6863      	ldr	r3, [r4, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	b13b      	cbz	r3, 800271a <dac_lld_serve_tx_interrupt+0x6a>
 800270a:	2205      	movs	r2, #5
 800270c:	2100      	movs	r1, #0
 800270e:	4620      	mov	r0, r4
 8002710:	7022      	strb	r2, [r4, #0]
 8002712:	4798      	blx	r3
 8002714:	7823      	ldrb	r3, [r4, #0]
 8002716:	2b05      	cmp	r3, #5
 8002718:	d010      	beq.n	800273c <dac_lld_serve_tx_interrupt+0x8c>
 800271a:	2500      	movs	r5, #0
 800271c:	2330      	movs	r3, #48	@ 0x30
 800271e:	6065      	str	r5, [r4, #4]
 8002720:	f383 8811 	msr	BASEPRI, r3
 8002724:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002728:	f104 0014 	add.w	r0, r4, #20
 800272c:	f7ff ffa0 	bl	8002670 <chThdResumeI>
 8002730:	f385 8811 	msr	BASEPRI, r5
}
 8002734:	bd38      	pop	{r3, r4, r5, pc}
      _dac_isr_full_code(dacp);
 8002736:	2303      	movs	r3, #3
 8002738:	7023      	strb	r3, [r4, #0]
 800273a:	e7d2      	b.n	80026e2 <dac_lld_serve_tx_interrupt+0x32>
    _dac_isr_error_code(dacp, DAC_ERR_DMAFAILURE);
 800273c:	2302      	movs	r3, #2
 800273e:	7023      	strb	r3, [r4, #0]
 8002740:	e7eb      	b.n	800271a <dac_lld_serve_tx_interrupt+0x6a>
    if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8002742:	2d00      	cmp	r5, #0
 8002744:	d1cd      	bne.n	80026e2 <dac_lld_serve_tx_interrupt+0x32>
}
 8002746:	bd38      	pop	{r3, r4, r5, pc}
	...

08002750 <chEvtBroadcastFlagsI>:
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8002750:	6803      	ldr	r3, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8002752:	4298      	cmp	r0, r3
 8002754:	d039      	beq.n	80027ca <chEvtBroadcastFlagsI+0x7a>
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8002756:	b4f0      	push	{r4, r5, r6, r7}
    tp->u.rdymsg = MSG_OK;
 8002758:	2500      	movs	r5, #0
  /*lint -restore*/
    elp->flags |= flags;
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	430a      	orrs	r2, r1
 800275e:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8002760:	b159      	cbz	r1, 800277a <chEvtBroadcastFlagsI+0x2a>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8002762:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
 8002764:	4211      	tst	r1, r2
 8002766:	d108      	bne.n	800277a <chEvtBroadcastFlagsI+0x2a>
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 8002768:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
 800276a:	4298      	cmp	r0, r3
 800276c:	d015      	beq.n	800279a <chEvtBroadcastFlagsI+0x4a>
    elp->flags |= flags;
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	430a      	orrs	r2, r1
 8002772:	60da      	str	r2, [r3, #12]
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8002774:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
 8002776:	4211      	tst	r1, r2
 8002778:	d0f6      	beq.n	8002768 <chEvtBroadcastFlagsI+0x18>
  tp->epending |= events;
 800277a:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 800277e:	6c56      	ldr	r6, [r2, #68]	@ 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002780:	f892 c01c 	ldrb.w	ip, [r2, #28]
  tp->epending |= events;
 8002784:	4334      	orrs	r4, r6
  if (((tp->state == CH_STATE_WTOREVT) &&
 8002786:	f1bc 0f0a 	cmp.w	ip, #10
  tp->epending |= events;
 800278a:	6454      	str	r4, [r2, #68]	@ 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 800278c:	d007      	beq.n	800279e <chEvtBroadcastFlagsI+0x4e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800278e:	f1bc 0f0b 	cmp.w	ip, #11
 8002792:	d015      	beq.n	80027c0 <chEvtBroadcastFlagsI+0x70>
    elp = elp->next;
 8002794:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
 8002796:	4298      	cmp	r0, r3
 8002798:	d1df      	bne.n	800275a <chEvtBroadcastFlagsI+0xa>
  }
}
 800279a:	bcf0      	pop	{r4, r5, r6, r7}
 800279c:	4770      	bx	lr
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 800279e:	6b56      	ldr	r6, [r2, #52]	@ 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 80027a0:	4234      	tst	r4, r6
 80027a2:	d0f7      	beq.n	8002794 <chEvtBroadcastFlagsI+0x44>
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80027a4:	6914      	ldr	r4, [r2, #16]
  } while (unlikely(pqp->prio >= p->prio));
 80027a6:	6897      	ldr	r7, [r2, #8]
    tp->u.rdymsg = MSG_OK;
 80027a8:	6355      	str	r5, [r2, #52]	@ 0x34
  tp->state = CH_STATE_READY;
 80027aa:	7715      	strb	r5, [r2, #28]
    pqp = pqp->next;
 80027ac:	6824      	ldr	r4, [r4, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80027ae:	68a6      	ldr	r6, [r4, #8]
 80027b0:	42be      	cmp	r6, r7
 80027b2:	d2fb      	bcs.n	80027ac <chEvtBroadcastFlagsI+0x5c>
  p->prev       = pqp->prev;
 80027b4:	6866      	ldr	r6, [r4, #4]
  p->next       = pqp;
 80027b6:	6014      	str	r4, [r2, #0]
  p->prev       = pqp->prev;
 80027b8:	6056      	str	r6, [r2, #4]
  p->prev->next = p;
 80027ba:	6032      	str	r2, [r6, #0]
  pqp->prev     = p;
 80027bc:	6062      	str	r2, [r4, #4]
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80027be:	e7e9      	b.n	8002794 <chEvtBroadcastFlagsI+0x44>
      ((tp->state == CH_STATE_WTANDEVT) &&
 80027c0:	6b56      	ldr	r6, [r2, #52]	@ 0x34
 80027c2:	ea36 0404 	bics.w	r4, r6, r4
 80027c6:	d1e5      	bne.n	8002794 <chEvtBroadcastFlagsI+0x44>
 80027c8:	e7ec      	b.n	80027a4 <chEvtBroadcastFlagsI+0x54>
 80027ca:	4770      	bx	lr
 80027cc:	0000      	movs	r0, r0
	...

080027d0 <chCoreAllocFromTop>:
 80027d0:	2330      	movs	r3, #48	@ 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80027d2:	b510      	push	{r4, lr}
 80027d4:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80027d8:	4b10      	ldr	r3, [pc, #64]	@ (800281c <chCoreAllocFromTop+0x4c>)
 80027da:	4249      	negs	r1, r1
 80027dc:	685c      	ldr	r4, [r3, #4]
 80027de:	1a20      	subs	r0, r4, r0
 80027e0:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80027e2:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 80027e4:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80027e6:	428a      	cmp	r2, r1
 80027e8:	d30a      	bcc.n	8002800 <chCoreAllocFromTop+0x30>
 80027ea:	4294      	cmp	r4, r2
 80027ec:	d308      	bcc.n	8002800 <chCoreAllocFromTop+0x30>
  ch_memcore.topmem = prev;
 80027ee:	605a      	str	r2, [r3, #4]
 80027f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002820 <chCoreAllocFromTop+0x50>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d108      	bne.n	800280a <chCoreAllocFromTop+0x3a>
 80027f8:	2300      	movs	r3, #0
 80027fa:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 80027fe:	bd10      	pop	{r4, pc}
 8002800:	4b07      	ldr	r3, [pc, #28]	@ (8002820 <chCoreAllocFromTop+0x50>)
    return NULL;
 8002802:	2000      	movs	r0, #0
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	429a      	cmp	r2, r3
 8002808:	d0f6      	beq.n	80027f8 <chCoreAllocFromTop+0x28>
 800280a:	68d9      	ldr	r1, [r3, #12]
 800280c:	6893      	ldr	r3, [r2, #8]
 800280e:	688a      	ldr	r2, [r1, #8]
 8002810:	429a      	cmp	r2, r3
 8002812:	d2f1      	bcs.n	80027f8 <chCoreAllocFromTop+0x28>
 8002814:	4803      	ldr	r0, [pc, #12]	@ (8002824 <chCoreAllocFromTop+0x54>)
 8002816:	f7ff fd33 	bl	8002280 <chSysHalt>
 800281a:	bf00      	nop
 800281c:	2400039c 	.word	0x2400039c
 8002820:	240005c0 	.word	0x240005c0
 8002824:	080059d0 	.word	0x080059d0
	...

08002830 <vt_insert_first.constprop.0>:
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8002830:	4b1d      	ldr	r3, [pc, #116]	@ (80028a8 <vt_insert_first.constprop.0+0x78>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8002832:	b570      	push	{r4, r5, r6, lr}
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 8002834:	f103 0410 	add.w	r4, r3, #16
  vtlp->lasttime = now;
 8002838:	61d9      	str	r1, [r3, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = vtlp->lastdelta;
 800283a:	6a1d      	ldr	r5, [r3, #32]
 800283c:	e9c0 4201 	strd	r4, r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 8002840:	691c      	ldr	r4, [r3, #16]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 8002842:	42aa      	cmp	r2, r5
 8002844:	6004      	str	r4, [r0, #0]
 8002846:	bf38      	it	cc
 8002848:	462a      	movcc	r2, r5
  dlp->next->prev = dlp;
 800284a:	6060      	str	r0, [r4, #4]
  dlhp->next      = dlp;
 800284c:	6118      	str	r0, [r3, #16]
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 800284e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8002852:	188e      	adds	r6, r1, r2
 8002854:	68c4      	ldr	r4, [r0, #12]
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");
 8002856:	f014 0402 	ands.w	r4, r4, #2
 800285a:	d11b      	bne.n	8002894 <vt_insert_first.constprop.0+0x64>
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800285c:	6346      	str	r6, [r0, #52]	@ 0x34
  STM32_ST_TIM->SR     = 0;
 800285e:	6104      	str	r4, [r0, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8002860:	2402      	movs	r4, #2
 8002862:	60c4      	str	r4, [r0, #12]
  return (systime_t)STM32_ST_TIM->CNT;
 8002864:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8002866:	1a66      	subs	r6, r4, r1
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8002868:	42b2      	cmp	r2, r6
 800286a:	d900      	bls.n	800286e <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800286c:	bd70      	pop	{r4, r5, r6, pc}
  currdelta = vtlp->lastdelta;
 800286e:	462e      	mov	r6, r5
  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8002870:	68c2      	ldr	r2, [r0, #12]
    currdelta += (sysinterval_t)1;
 8002872:	3601      	adds	r6, #1
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");
 8002874:	0792      	lsls	r2, r2, #30
  return systime + (systime_t)interval;
 8002876:	4431      	add	r1, r6
 8002878:	d50f      	bpl.n	800289a <vt_insert_first.constprop.0+0x6a>
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800287a:	6341      	str	r1, [r0, #52]	@ 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 800287c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  return (sysinterval_t)((systime_t)(end - start));
 800287e:	1b11      	subs	r1, r2, r4
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8002880:	42b1      	cmp	r1, r6
 8002882:	d20d      	bcs.n	80028a0 <vt_insert_first.constprop.0+0x70>
  if (currdelta > vtlp->lastdelta) {
 8002884:	42b5      	cmp	r5, r6
 8002886:	d2f1      	bcs.n	800286c <vt_insert_first.constprop.0+0x3c>
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8002888:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    vtlp->lastdelta = currdelta;
 800288a:	621e      	str	r6, [r3, #32]
 800288c:	f042 0201 	orr.w	r2, r2, #1
 8002890:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002892:	bd70      	pop	{r4, r5, r6, pc}
  osalDbgAssert(stIsAlarmActive() == false, "already active");
 8002894:	4805      	ldr	r0, [pc, #20]	@ (80028ac <vt_insert_first.constprop.0+0x7c>)
 8002896:	f7ff fcf3 	bl	8002280 <chSysHalt>
  osalDbgAssert(stIsAlarmActive() != false, "not active");
 800289a:	4805      	ldr	r0, [pc, #20]	@ (80028b0 <vt_insert_first.constprop.0+0x80>)
 800289c:	f7ff fcf0 	bl	8002280 <chSysHalt>
 80028a0:	4621      	mov	r1, r4
 80028a2:	4614      	mov	r4, r2
 80028a4:	e7e4      	b.n	8002870 <vt_insert_first.constprop.0+0x40>
 80028a6:	bf00      	nop
 80028a8:	240005c0 	.word	0x240005c0
 80028ac:	08005728 	.word	0x08005728
 80028b0:	0800571c 	.word	0x0800571c
	...

080028c0 <vt_set_alarm.constprop.0>:
static void vt_set_alarm(virtual_timers_list_t *vtlp,
 80028c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  currdelta = vtlp->lastdelta;
 80028c2:	4c13      	ldr	r4, [pc, #76]	@ (8002910 <vt_set_alarm.constprop.0+0x50>)
  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 80028c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80028c8:	6a22      	ldr	r2, [r4, #32]
 80028ca:	68dd      	ldr	r5, [r3, #12]
  if (delay < currdelta) {
 80028cc:	4291      	cmp	r1, r2
 80028ce:	bf38      	it	cc
 80028d0:	4611      	movcc	r1, r2
 80028d2:	07ad      	lsls	r5, r5, #30
  return systime + (systime_t)interval;
 80028d4:	eb01 0700 	add.w	r7, r1, r0
 80028d8:	d50e      	bpl.n	80028f8 <vt_set_alarm.constprop.0+0x38>
 80028da:	4615      	mov	r5, r2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80028dc:	635f      	str	r7, [r3, #52]	@ 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 80028de:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
  return (sysinterval_t)((systime_t)(end - start));
 80028e0:	1a30      	subs	r0, r6, r0
    if (likely(nowdelta < delay)) {
 80028e2:	4281      	cmp	r1, r0
 80028e4:	d90b      	bls.n	80028fe <vt_set_alarm.constprop.0+0x3e>
  if (currdelta > vtlp->lastdelta) {
 80028e6:	42aa      	cmp	r2, r5
 80028e8:	d300      	bcc.n	80028ec <vt_set_alarm.constprop.0+0x2c>
}
 80028ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    vtlp->lastdelta = currdelta;
 80028ee:	6225      	str	r5, [r4, #32]
 80028f0:	f043 0301 	orr.w	r3, r3, #1
 80028f4:	63e3      	str	r3, [r4, #60]	@ 0x3c
}
 80028f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028f8:	4806      	ldr	r0, [pc, #24]	@ (8002914 <vt_set_alarm.constprop.0+0x54>)
 80028fa:	f7ff fcc1 	bl	8002280 <chSysHalt>
  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 80028fe:	68d8      	ldr	r0, [r3, #12]
    currdelta += (sysinterval_t)1;
 8002900:	1c69      	adds	r1, r5, #1
 8002902:	0780      	lsls	r0, r0, #30
  return systime + (systime_t)interval;
 8002904:	eb01 0706 	add.w	r7, r1, r6
 8002908:	d5f6      	bpl.n	80028f8 <vt_set_alarm.constprop.0+0x38>
 800290a:	4630      	mov	r0, r6
 800290c:	460d      	mov	r5, r1
 800290e:	e7e5      	b.n	80028dc <vt_set_alarm.constprop.0+0x1c>
 8002910:	240005c0 	.word	0x240005c0
 8002914:	0800571c 	.word	0x0800571c
	...

08002920 <chThdDequeueNextI.constprop.0>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8002920:	b508      	push	{r3, lr}
  return (bool)(qp->next != qp);
 8002922:	6803      	ldr	r3, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8002924:	4298      	cmp	r0, r3
 8002926:	d013      	beq.n	8002950 <chThdDequeueNextI.constprop.0+0x30>
  qp->next       = p->next;
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	6002      	str	r2, [r0, #0]
  qp->next->prev = qp;
 800292c:	6050      	str	r0, [r2, #4]

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");
 800292e:	7f1a      	ldrb	r2, [r3, #28]
 8002930:	2a04      	cmp	r2, #4
 8002932:	d10e      	bne.n	8002952 <chThdDequeueNextI.constprop.0+0x32>

  tp->u.rdymsg = msg;
 8002934:	2100      	movs	r1, #0
 8002936:	691a      	ldr	r2, [r3, #16]
  } while (unlikely(pqp->prio >= p->prio));
 8002938:	6898      	ldr	r0, [r3, #8]
 800293a:	6359      	str	r1, [r3, #52]	@ 0x34
  tp->state = CH_STATE_READY;
 800293c:	7719      	strb	r1, [r3, #28]
    pqp = pqp->next;
 800293e:	6812      	ldr	r2, [r2, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8002940:	6891      	ldr	r1, [r2, #8]
 8002942:	4281      	cmp	r1, r0
 8002944:	d2fb      	bcs.n	800293e <chThdDequeueNextI.constprop.0+0x1e>
  p->prev       = pqp->prev;
 8002946:	6851      	ldr	r1, [r2, #4]
 8002948:	e9c3 2100 	strd	r2, r1, [r3]
  p->prev->next = p;
 800294c:	600b      	str	r3, [r1, #0]
  pqp->prev     = p;
 800294e:	6053      	str	r3, [r2, #4]
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8002950:	bd08      	pop	{r3, pc}
  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");
 8002952:	4801      	ldr	r0, [pc, #4]	@ (8002958 <chThdDequeueNextI.constprop.0+0x38>)
 8002954:	f7ff fc94 	bl	8002280 <chSysHalt>
 8002958:	08005708 	.word	0x08005708
 800295c:	00000000 	.word	0x00000000

08002960 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8002960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8002964:	6d46      	ldr	r6, [r0, #84]	@ 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8002966:	4604      	mov	r4, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8002968:	69f5      	ldr	r5, [r6, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800296a:	072b      	lsls	r3, r5, #28
  u->ICR = isr;
 800296c:	6235      	str	r5, [r6, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 800296e:	f040 808e 	bne.w	8002a8e <sd_lld_serve_interrupt+0x12e>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8002972:	05ea      	lsls	r2, r5, #23
 8002974:	d47f      	bmi.n	8002a76 <sd_lld_serve_interrupt+0x116>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8002976:	06a8      	lsls	r0, r5, #26
 8002978:	d534      	bpl.n	80029e4 <sd_lld_serve_interrupt+0x84>
 800297a:	2730      	movs	r7, #48	@ 0x30

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 800297c:	f104 0804 	add.w	r8, r4, #4
 8002980:	e012      	b.n	80029a8 <sd_lld_serve_interrupt+0x48>

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
    iqp->q_counter++;
 8002982:	6962      	ldr	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8002984:	6221      	str	r1, [r4, #32]
    iqp->q_counter++;
 8002986:	3201      	adds	r2, #1
 8002988:	6162      	str	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 800298a:	701d      	strb	r5, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 800298c:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8002990:	429a      	cmp	r2, r3
 8002992:	d301      	bcc.n	8002998 <sd_lld_serve_interrupt+0x38>
      iqp->q_wrptr = iqp->q_buffer;
 8002994:	69a3      	ldr	r3, [r4, #24]
 8002996:	6223      	str	r3, [r4, #32]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8002998:	f7ff ffc2 	bl	8002920 <chThdDequeueNextI.constprop.0>
 800299c:	2300      	movs	r3, #0
 800299e:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
    osalSysUnlockFromISR();

    isr = u->ISR;
 80029a2:	69f5      	ldr	r5, [r6, #28]
  while (isr & USART_ISR_RXNE) {
 80029a4:	06ab      	lsls	r3, r5, #26
 80029a6:	d51d      	bpl.n	80029e4 <sd_lld_serve_interrupt+0x84>
 80029a8:	f387 8811 	msr	BASEPRI, r7
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80029ac:	6a75      	ldr	r5, [r6, #36]	@ 0x24
 80029ae:	f894 105c 	ldrb.w	r1, [r4, #92]	@ 0x5c
  if (iqIsEmptyI(&sdp->iqueue))
 80029b2:	6963      	ldr	r3, [r4, #20]
 80029b4:	400d      	ands	r5, r1
 80029b6:	b183      	cbz	r3, 80029da <sd_lld_serve_interrupt+0x7a>
 80029b8:	f104 000c 	add.w	r0, r4, #12
  if (!iqIsFullI(iqp)) {
 80029bc:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 80029c0:	4293      	cmp	r3, r2
    *iqp->q_wrptr++ = b;
 80029c2:	f103 0101 	add.w	r1, r3, #1
  if (!iqIsFullI(iqp)) {
 80029c6:	d1dc      	bne.n	8002982 <sd_lld_serve_interrupt+0x22>
 80029c8:	6962      	ldr	r2, [r4, #20]
 80029ca:	2a00      	cmp	r2, #0
 80029cc:	d0d9      	beq.n	8002982 <sd_lld_serve_interrupt+0x22>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 80029ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80029d2:	4640      	mov	r0, r8
 80029d4:	f7ff febc 	bl	8002750 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 80029d8:	e7e0      	b.n	800299c <sd_lld_serve_interrupt+0x3c>
 80029da:	2104      	movs	r1, #4
 80029dc:	4640      	mov	r0, r8
 80029de:	f7ff feb7 	bl	8002750 <chEvtBroadcastFlagsI>
}
 80029e2:	e7e9      	b.n	80029b8 <sd_lld_serve_interrupt+0x58>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 80029e4:	f8d6 a000 	ldr.w	sl, [r6]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80029e8:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 80029ec:	d030      	beq.n	8002a50 <sd_lld_serve_interrupt+0xf0>
    while (isr & USART_ISR_TXE) {
 80029ee:	062a      	lsls	r2, r5, #24
 80029f0:	d52e      	bpl.n	8002a50 <sd_lld_serve_interrupt+0xf0>
 80029f2:	f04f 0830 	mov.w	r8, #48	@ 0x30
 80029f6:	f04f 0900 	mov.w	r9, #0
    b = *oqp->q_rdptr++;
    if (oqp->q_rdptr >= oqp->q_top) {
      oqp->q_rdptr = oqp->q_buffer;
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 80029fa:	eb04 0708 	add.w	r7, r4, r8
 80029fe:	e012      	b.n	8002a26 <sd_lld_serve_interrupt+0xc6>
    oqp->q_counter++;
 8002a00:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
    if (oqp->q_rdptr >= oqp->q_top) {
 8002a02:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    oqp->q_counter++;
 8002a04:	3101      	adds	r1, #1
    b = *oqp->q_rdptr++;
 8002a06:	f8c4 c048 	str.w	ip, [r4, #72]	@ 0x48
    if (oqp->q_rdptr >= oqp->q_top) {
 8002a0a:	459c      	cmp	ip, r3
    oqp->q_counter++;
 8002a0c:	63a1      	str	r1, [r4, #56]	@ 0x38
    b = *oqp->q_rdptr++;
 8002a0e:	7815      	ldrb	r5, [r2, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 8002a10:	d301      	bcc.n	8002a16 <sd_lld_serve_interrupt+0xb6>
      oqp->q_rdptr = oqp->q_buffer;
 8002a12:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002a14:	64a3      	str	r3, [r4, #72]	@ 0x48
  chThdDequeueNextI(tqp, msg);
 8002a16:	f7ff ff83 	bl	8002920 <chThdDequeueNextI.constprop.0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8002a1a:	62b5      	str	r5, [r6, #40]	@ 0x28
 8002a1c:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 8002a20:	69f5      	ldr	r5, [r6, #28]
    while (isr & USART_ISR_TXE) {
 8002a22:	0629      	lsls	r1, r5, #24
 8002a24:	d514      	bpl.n	8002a50 <sd_lld_serve_interrupt+0xf0>
 8002a26:	f388 8811 	msr	BASEPRI, r8
  if (!oqIsEmptyI(oqp)) {
 8002a2a:	e9d4 3211 	ldrd	r3, r2, [r4, #68]	@ 0x44
 8002a2e:	4638      	mov	r0, r7
 8002a30:	4293      	cmp	r3, r2
    b = *oqp->q_rdptr++;
 8002a32:	f102 0c01 	add.w	ip, r2, #1
  if (!oqIsEmptyI(oqp)) {
 8002a36:	d1e3      	bne.n	8002a00 <sd_lld_serve_interrupt+0xa0>
 8002a38:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0e0      	beq.n	8002a00 <sd_lld_serve_interrupt+0xa0>
  chEvtBroadcastFlagsI(esp, flags);
 8002a3e:	2108      	movs	r1, #8
 8002a40:	1d20      	adds	r0, r4, #4
 8002a42:	f7ff fe85 	bl	8002750 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8002a46:	f02a 0a80 	bic.w	sl, sl, #128	@ 0x80
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8002a50:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002a54:	d00b      	beq.n	8002a6e <sd_lld_serve_interrupt+0x10e>
 8002a56:	066b      	lsls	r3, r5, #25
 8002a58:	d509      	bpl.n	8002a6e <sd_lld_serve_interrupt+0x10e>
 8002a5a:	2330      	movs	r3, #48	@ 0x30
 8002a5c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8002a60:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	@ 0x44
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d028      	beq.n	8002aba <sd_lld_serve_interrupt+0x15a>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8002a6e:	f8c6 a000 	str.w	sl, [r6]
}
 8002a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a76:	2330      	movs	r3, #48	@ 0x30
 8002a78:	f383 8811 	msr	BASEPRI, r3
 8002a7c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002a80:	1d20      	adds	r0, r4, #4
 8002a82:	f7ff fe65 	bl	8002750 <chEvtBroadcastFlagsI>
 8002a86:	2300      	movs	r3, #0
 8002a88:	f383 8811 	msr	BASEPRI, r3
}
 8002a8c:	e773      	b.n	8002976 <sd_lld_serve_interrupt+0x16>
  if (isr & USART_ISR_PE)
 8002a8e:	0169      	lsls	r1, r5, #5
  if (isr & USART_ISR_FE)
 8002a90:	07af      	lsls	r7, r5, #30
 8002a92:	f04f 0330 	mov.w	r3, #48	@ 0x30
  if (isr & USART_ISR_PE)
 8002a96:	f401 7190 	and.w	r1, r1, #288	@ 0x120
    sts |= SD_FRAMING_ERROR;
 8002a9a:	bf48      	it	mi
 8002a9c:	f041 0140 	orrmi.w	r1, r1, #64	@ 0x40
  if (isr & USART_ISR_NE)
 8002aa0:	0768      	lsls	r0, r5, #29
    sts |= SD_NOISE_ERROR;
 8002aa2:	bf48      	it	mi
 8002aa4:	f041 0180 	orrmi.w	r1, r1, #128	@ 0x80
 8002aa8:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8002aac:	1d20      	adds	r0, r4, #4
 8002aae:	f7ff fe4f 	bl	8002750 <chEvtBroadcastFlagsI>
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	f383 8811 	msr	BASEPRI, r3
}
 8002ab8:	e75b      	b.n	8002972 <sd_lld_serve_interrupt+0x12>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8002aba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0d3      	beq.n	8002a68 <sd_lld_serve_interrupt+0x108>
 8002ac0:	2110      	movs	r1, #16
 8002ac2:	1d20      	adds	r0, r4, #4
      cr1 &= ~USART_CR1_TCIE;
 8002ac4:	f02a 0a40 	bic.w	sl, sl, #64	@ 0x40
 8002ac8:	f7ff fe42 	bl	8002750 <chEvtBroadcastFlagsI>
 8002acc:	e7cc      	b.n	8002a68 <sd_lld_serve_interrupt+0x108>
 8002ace:	bf00      	nop

08002ad0 <chSchGoSleepS>:
  thread_t *otp = __instance_get_currthread(oip);
 8002ad0:	4a0e      	ldr	r2, [pc, #56]	@ (8002b0c <chSchGoSleepS+0x3c>)
void chSchGoSleepS(tstate_t newstate) {
 8002ad2:	b538      	push	{r3, r4, r5, lr}
 * @return              Pointer to the idle thread.
 *
 * @xclass
 */
thread_t *chSysGetIdleThreadX(void) {
  thread_t *tp = threadref(currcore->rlist.pqueue.prev);
 8002ad4:	6853      	ldr	r3, [r2, #4]
  thread_t *otp = __instance_get_currthread(oip);
 8002ad6:	68d1      	ldr	r1, [r2, #12]

  chDbgAssert(tp->hdr.pqueue.prio == IDLEPRIO, "not idle thread");
 8002ad8:	689c      	ldr	r4, [r3, #8]
 8002ada:	2c01      	cmp	r4, #1
 8002adc:	d113      	bne.n	8002b06 <chSchGoSleepS+0x36>
  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
 8002ade:	4299      	cmp	r1, r3
 8002ae0:	d00e      	beq.n	8002b00 <chSchGoSleepS+0x30>
  chDbgAssert(otp->owner == oip, "invalid core");
 8002ae2:	690b      	ldr	r3, [r1, #16]
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d10b      	bne.n	8002b00 <chSchGoSleepS+0x30>
  ch_priority_queue_t *p = pqp->next;
 8002ae8:	681a      	ldr	r2, [r3, #0]
  otp->state = newstate;
 8002aea:	7708      	strb	r0, [r1, #28]
  pqp->next       = p->next;
 8002aec:	6815      	ldr	r5, [r2, #0]
  chSysSwitch(ntp, otp);
 8002aee:	4610      	mov	r0, r2
  pqp->next->prev = pqp;
 8002af0:	606b      	str	r3, [r5, #4]
  pqp->next       = p->next;
 8002af2:	601d      	str	r5, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8002af4:	7714      	strb	r4, [r2, #28]
  __instance_set_currthread(oip, ntp);
 8002af6:	60da      	str	r2, [r3, #12]
}
 8002af8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 8002afc:	f7fd bc60 	b.w	80003c0 <__port_switch>
  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
 8002b00:	4803      	ldr	r0, [pc, #12]	@ (8002b10 <chSchGoSleepS+0x40>)
 8002b02:	f7ff fbbd 	bl	8002280 <chSysHalt>
 8002b06:	4803      	ldr	r0, [pc, #12]	@ (8002b14 <chSchGoSleepS+0x44>)
 8002b08:	f7ff fbba 	bl	8002280 <chSysHalt>
 8002b0c:	240005c0 	.word	0x240005c0
 8002b10:	08005a20 	.word	0x08005a20
 8002b14:	08005a0c 	.word	0x08005a0c
	...

08002b20 <chSchGoSleepTimeoutS>:
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8002b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (TIME_INFINITE != timeout) {
 8002b24:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8002b26:	4e3c      	ldr	r6, [pc, #240]	@ (8002c18 <chSchGoSleepTimeoutS+0xf8>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8002b28:	b086      	sub	sp, #24
  thread_t *tp = __instance_get_currthread(currcore);
 8002b2a:	f8d6 900c 	ldr.w	r9, [r6, #12]
  if (TIME_INFINITE != timeout) {
 8002b2e:	d025      	beq.n	8002b7c <chSchGoSleepTimeoutS+0x5c>
  return (bool)(dlhp == dlhp->next);
 8002b30:	46b0      	mov	r8, r6
  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
  vtp->func    = vtfunc;
 8002b32:	4b3a      	ldr	r3, [pc, #232]	@ (8002c1c <chSchGoSleepTimeoutS+0xfc>)
 8002b34:	4607      	mov	r7, r0
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
 8002b36:	460a      	mov	r2, r1
 8002b38:	f858 5f10 	ldr.w	r5, [r8, #16]!
  vtp->func    = vtfunc;
 8002b3c:	9303      	str	r3, [sp, #12]
  vtp->reload  = (sysinterval_t)0;
 8002b3e:	2300      	movs	r3, #0
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8002b40:	4545      	cmp	r5, r8
  vtp->par     = par;
 8002b42:	f8cd 9010 	str.w	r9, [sp, #16]
  vtp->reload  = (sysinterval_t)0;
 8002b46:	9305      	str	r3, [sp, #20]
  return (systime_t)STM32_ST_TIM->CNT;
 8002b48:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b4c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8002b4e:	d058      	beq.n	8002c02 <chSchGoSleepTimeoutS+0xe2>
  return (sysinterval_t)((systime_t)(end - start));
 8002b50:	69f4      	ldr	r4, [r6, #28]
    if (delta < vtlp->dlist.next->delta) {
 8002b52:	68ab      	ldr	r3, [r5, #8]
 8002b54:	1b04      	subs	r4, r0, r4
      delta = delay;
 8002b56:	190c      	adds	r4, r1, r4
 8002b58:	bf28      	it	cs
 8002b5a:	460c      	movcs	r4, r1
    if (delta < vtlp->dlist.next->delta) {
 8002b5c:	42a3      	cmp	r3, r4
 8002b5e:	d835      	bhi.n	8002bcc <chSchGoSleepTimeoutS+0xac>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 8002b60:	429c      	cmp	r4, r3
 8002b62:	46ea      	mov	sl, sp
 8002b64:	d805      	bhi.n	8002b72 <chSchGoSleepTimeoutS+0x52>
 8002b66:	e010      	b.n	8002b8a <chSchGoSleepTimeoutS+0x6a>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8002b68:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8002b6a:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8002b6c:	68ab      	ldr	r3, [r5, #8]
 8002b6e:	429c      	cmp	r4, r3
 8002b70:	d90b      	bls.n	8002b8a <chSchGoSleepTimeoutS+0x6a>
    chDbgAssert(dlp != dlep, "element already in list");
 8002b72:	4555      	cmp	r5, sl
 8002b74:	d1f8      	bne.n	8002b68 <chSchGoSleepTimeoutS+0x48>
 8002b76:	482a      	ldr	r0, [pc, #168]	@ (8002c20 <chSchGoSleepTimeoutS+0x100>)
 8002b78:	f7ff fb82 	bl	8002280 <chSysHalt>
    chSchGoSleepS(newstate);
 8002b7c:	f7ff ffa8 	bl	8002ad0 <chSchGoSleepS>
}
 8002b80:	f8d9 0034 	ldr.w	r0, [r9, #52]	@ 0x34
 8002b84:	b006      	add	sp, #24
 8002b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  dlp->delta      = delta;
 8002b8a:	9402      	str	r4, [sp, #8]

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8002b8c:	68ab      	ldr	r3, [r5, #8]
  dlp->prev       = dlp->next->prev;
 8002b8e:	686a      	ldr	r2, [r5, #4]
  dlp->delta -= delta;
 8002b90:	1b1b      	subs	r3, r3, r4
  dlp->next       = dlhp;
 8002b92:	9500      	str	r5, [sp, #0]
  dlp->prev       = dlp->next->prev;
 8002b94:	9201      	str	r2, [sp, #4]
  dlp->prev->next = dlp;
 8002b96:	f8c2 a000 	str.w	sl, [r2]
  dlhp->prev      = dlp;
 8002b9a:	e9c5 a301 	strd	sl, r3, [r5, #4]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8002b9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ba2:	61b3      	str	r3, [r6, #24]
    chSchGoSleepS(newstate);
 8002ba4:	4638      	mov	r0, r7
 8002ba6:	f7ff ff93 	bl	8002ad0 <chSchGoSleepS>
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 8002baa:	9b00      	ldr	r3, [sp, #0]
    if (chVTIsArmedI(&vt)) {
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0e7      	beq.n	8002b80 <chSchGoSleepTimeoutS+0x60>
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8002bb0:	6932      	ldr	r2, [r6, #16]
 8002bb2:	4552      	cmp	r2, sl
 8002bb4:	d00e      	beq.n	8002bd4 <chSchGoSleepTimeoutS+0xb4>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8002bb6:	689a      	ldr	r2, [r3, #8]
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 8002bb8:	e9dd 1001 	ldrd	r1, r0, [sp, #4]
 8002bbc:	4402      	add	r2, r0
 8002bbe:	600b      	str	r3, [r1, #0]
 8002bc0:	e9c3 1201 	strd	r1, r2, [r3, #4]
    vtp->dlist.next = NULL;

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8002bc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002bc8:	61b3      	str	r3, [r6, #24]

    return;
 8002bca:	e7d9      	b.n	8002b80 <chSchGoSleepTimeoutS+0x60>
      vt_set_alarm(vtlp, now, delay);
 8002bcc:	f7ff fe78 	bl	80028c0 <vt_set_alarm.constprop.0>
  while (likely(dlp->delta < delta)) {
 8002bd0:	68ab      	ldr	r3, [r5, #8]
 8002bd2:	e7c5      	b.n	8002b60 <chSchGoSleepTimeoutS+0x40>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
  vtp->dlist.next = NULL;
 8002bd4:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8002bd6:	4543      	cmp	r3, r8
  dlhp->next       = dlp->next;
 8002bd8:	6133      	str	r3, [r6, #16]
  vtp->dlist.next = NULL;
 8002bda:	9200      	str	r2, [sp, #0]
  dlhp->next->prev = dlhp;
 8002bdc:	f8c3 8004 	str.w	r8, [r3, #4]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8002be0:	d015      	beq.n	8002c0e <chSchGoSleepTimeoutS+0xee>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	9802      	ldr	r0, [sp, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8002be6:	69f1      	ldr	r1, [r6, #28]
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8002be8:	4402      	add	r2, r0
 8002bea:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002bee:	609a      	str	r2, [r3, #8]
 8002bf0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8002bf2:	1a43      	subs	r3, r0, r1

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d9c3      	bls.n	8002b80 <chSchGoSleepTimeoutS+0x60>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8002bf8:	1a09      	subs	r1, r1, r0

  /* Setting up the alarm.*/
  vt_set_alarm(vtlp, now, delta);
 8002bfa:	4411      	add	r1, r2
 8002bfc:	f7ff fe60 	bl	80028c0 <vt_set_alarm.constprop.0>
 8002c00:	e7be      	b.n	8002b80 <chSchGoSleepTimeoutS+0x60>
      vt_insert_first(vtlp, vtp, now, delay);
 8002c02:	4601      	mov	r1, r0
 8002c04:	4668      	mov	r0, sp
 8002c06:	46ea      	mov	sl, sp
 8002c08:	f7ff fe12 	bl	8002830 <vt_insert_first.constprop.0>
      return;
 8002c0c:	e7ca      	b.n	8002ba4 <chSchGoSleepTimeoutS+0x84>
  STM32_ST_TIM->DIER = 0U;
 8002c0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c12:	60da      	str	r2, [r3, #12]
}
 8002c14:	e7b4      	b.n	8002b80 <chSchGoSleepTimeoutS+0x60>
 8002c16:	bf00      	nop
 8002c18:	240005c0 	.word	0x240005c0
 8002c1c:	080025e1 	.word	0x080025e1
 8002c20:	08005a98 	.word	0x08005a98
	...

08002c30 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8002c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c34:	b085      	sub	sp, #20
 8002c36:	4616      	mov	r6, r2
  qnotify_t nfy = oqp->q_notify;
 8002c38:	f8d0 901c 	ldr.w	r9, [r0, #28]
 8002c3c:	f04f 0a30 	mov.w	sl, #48	@ 0x30
                      size_t n, sysinterval_t timeout) {
 8002c40:	9302      	str	r3, [sp, #8]
 8002c42:	f38a 8811 	msr	BASEPRI, sl

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 8002c46:	2a00      	cmp	r2, #0
 8002c48:	d07f      	beq.n	8002d4a <oqWriteTimeout+0x11a>
 8002c4a:	464e      	mov	r6, r9
 8002c4c:	4604      	mov	r4, r0
 8002c4e:	4693      	mov	fp, r2
 8002c50:	f8df 80fc 	ldr.w	r8, [pc, #252]	@ 8002d50 <oqWriteTimeout+0x120>
 8002c54:	4689      	mov	r9, r1
 8002c56:	9203      	str	r2, [sp, #12]
  if (n > oqGetEmptyI(oqp)) {
 8002c58:	68a2      	ldr	r2, [r4, #8]
 8002c5a:	455a      	cmp	r2, fp
 8002c5c:	d239      	bcs.n	8002cd2 <oqWriteTimeout+0xa2>
    n = oqGetEmptyI(oqp);
 8002c5e:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8002c60:	e9d4 7004 	ldrd	r7, r0, [r4, #16]
 8002c64:	1a3f      	subs	r7, r7, r0
  if (n < s1) {
 8002c66:	42af      	cmp	r7, r5
 8002c68:	d839      	bhi.n	8002cde <oqWriteTimeout+0xae>
  else if (n > s1) {
 8002c6a:	d23f      	bcs.n	8002cec <oqWriteTimeout+0xbc>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8002c6c:	463a      	mov	r2, r7
 8002c6e:	4649      	mov	r1, r9
 8002c70:	f7ff f9ba 	bl	8001fe8 <memcpy>
    s2 = n - s1;
 8002c74:	1bea      	subs	r2, r5, r7
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8002c76:	eb09 0107 	add.w	r1, r9, r7
 8002c7a:	68e0      	ldr	r0, [r4, #12]
 8002c7c:	9201      	str	r2, [sp, #4]
 8002c7e:	f7ff f9b3 	bl	8001fe8 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8002c82:	68e1      	ldr	r1, [r4, #12]
 8002c84:	9a01      	ldr	r2, [sp, #4]
 8002c86:	440a      	add	r2, r1
  oqp->q_counter -= n;
 8002c88:	68a1      	ldr	r1, [r4, #8]
 8002c8a:	1b49      	subs	r1, r1, r5
    oqp->q_wrptr = oqp->q_buffer + s2;
 8002c8c:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 8002c8e:	60a1      	str	r1, [r4, #8]
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 8002c90:	b10e      	cbz	r6, 8002c96 <oqWriteTimeout+0x66>
        nfy(oqp);
 8002c92:	4620      	mov	r0, r4
 8002c94:	47b0      	blx	r6
 8002c96:	f8d8 2000 	ldr.w	r2, [r8]
 8002c9a:	4542      	cmp	r2, r8
 8002c9c:	d14e      	bne.n	8002d3c <oqWriteTimeout+0x10c>
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	f383 8811 	msr	BASEPRI, r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8002ca4:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
 8002ca8:	44a9      	add	r9, r5
 8002caa:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
 8002cae:	f1bb 0f00 	cmp.w	fp, #0
 8002cb2:	d1d1      	bne.n	8002c58 <oqWriteTimeout+0x28>
 8002cb4:	9e03      	ldr	r6, [sp, #12]
 8002cb6:	f8d8 2000 	ldr.w	r2, [r8]
 8002cba:	f04f 0b00 	mov.w	fp, #0
 8002cbe:	4542      	cmp	r2, r8
 8002cc0:	d133      	bne.n	8002d2a <oqWriteTimeout+0xfa>
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f382 8811 	msr	BASEPRI, r2
    }
  }

  osalSysUnlock();
  return max - n;
}
 8002cc8:	eba6 000b 	sub.w	r0, r6, fp
 8002ccc:	b005      	add	sp, #20
 8002cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8002cd2:	e9d4 7004 	ldrd	r7, r0, [r4, #16]
 8002cd6:	465d      	mov	r5, fp
 8002cd8:	1a3f      	subs	r7, r7, r0
  if (n < s1) {
 8002cda:	42af      	cmp	r7, r5
 8002cdc:	d9c5      	bls.n	8002c6a <oqWriteTimeout+0x3a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8002cde:	4649      	mov	r1, r9
 8002ce0:	462a      	mov	r2, r5
 8002ce2:	f7ff f981 	bl	8001fe8 <memcpy>
    oqp->q_wrptr += n;
 8002ce6:	6961      	ldr	r1, [r4, #20]
 8002ce8:	4429      	add	r1, r5
 8002cea:	e004      	b.n	8002cf6 <oqWriteTimeout+0xc6>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8002cec:	4649      	mov	r1, r9
 8002cee:	462a      	mov	r2, r5
 8002cf0:	f7ff f97a 	bl	8001fe8 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8002cf4:	68e1      	ldr	r1, [r4, #12]
  oqp->q_counter -= n;
 8002cf6:	68a2      	ldr	r2, [r4, #8]
    oqp->q_wrptr += n;
 8002cf8:	6161      	str	r1, [r4, #20]
  oqp->q_counter -= n;
 8002cfa:	1b52      	subs	r2, r2, r5
 8002cfc:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
 8002cfe:	2d00      	cmp	r5, #0
 8002d00:	d1c6      	bne.n	8002c90 <oqWriteTimeout+0x60>
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8002d02:	9b02      	ldr	r3, [sp, #8]
  return __sch_get_currthread();
 8002d04:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8002d08:	b153      	cbz	r3, 8002d20 <oqWriteTimeout+0xf0>
  p->prev       = qp->prev;
 8002d0a:	6861      	ldr	r1, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8002d0c:	2004      	movs	r0, #4
 8002d0e:	e9c2 4100 	strd	r4, r1, [r2]
  p->prev->next = p;
 8002d12:	600a      	str	r2, [r1, #0]
 8002d14:	4619      	mov	r1, r3
  qp->prev      = p;
 8002d16:	6062      	str	r2, [r4, #4]
 8002d18:	f7ff ff02 	bl	8002b20 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
 8002d1c:	2800      	cmp	r0, #0
 8002d1e:	d09b      	beq.n	8002c58 <oqWriteTimeout+0x28>
 8002d20:	f8d8 2000 	ldr.w	r2, [r8]
 8002d24:	9e03      	ldr	r6, [sp, #12]
 8002d26:	4542      	cmp	r2, r8
 8002d28:	d0cb      	beq.n	8002cc2 <oqWriteTimeout+0x92>
 8002d2a:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8002d2e:	6892      	ldr	r2, [r2, #8]
 8002d30:	6889      	ldr	r1, [r1, #8]
 8002d32:	4291      	cmp	r1, r2
 8002d34:	d2c5      	bcs.n	8002cc2 <oqWriteTimeout+0x92>
 8002d36:	4807      	ldr	r0, [pc, #28]	@ (8002d54 <oqWriteTimeout+0x124>)
 8002d38:	f7ff faa2 	bl	8002280 <chSysHalt>
 8002d3c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8002d40:	6892      	ldr	r2, [r2, #8]
 8002d42:	6889      	ldr	r1, [r1, #8]
 8002d44:	4291      	cmp	r1, r2
 8002d46:	d2aa      	bcs.n	8002c9e <oqWriteTimeout+0x6e>
 8002d48:	e7f5      	b.n	8002d36 <oqWriteTimeout+0x106>
 8002d4a:	f8df 8004 	ldr.w	r8, [pc, #4]	@ 8002d50 <oqWriteTimeout+0x120>
 8002d4e:	e7b2      	b.n	8002cb6 <oqWriteTimeout+0x86>
 8002d50:	240005c0 	.word	0x240005c0
 8002d54:	08005ac0 	.word	0x08005ac0
	...

08002d60 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8002d60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d64:	3030      	adds	r0, #48	@ 0x30
 8002d66:	f7ff bf63 	b.w	8002c30 <oqWriteTimeout>
 8002d6a:	bf00      	nop
 8002d6c:	0000      	movs	r0, r0
	...

08002d70 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8002d70:	3030      	adds	r0, #48	@ 0x30
 8002d72:	f7ff bf5d 	b.w	8002c30 <oqWriteTimeout>
 8002d76:	bf00      	nop
	...

08002d80 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8002d80:	b570      	push	{r4, r5, r6, lr}
 8002d82:	2330      	movs	r3, #48	@ 0x30
 8002d84:	4604      	mov	r4, r0
 8002d86:	f383 8811 	msr	BASEPRI, r3
  while (iqIsEmptyI(iqp)) {
 8002d8a:	6883      	ldr	r3, [r0, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d135      	bne.n	8002dfc <iqGetTimeout+0x7c>
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8002d90:	460d      	mov	r5, r1
 8002d92:	b949      	cbnz	r1, 8002da8 <iqGetTimeout+0x28>
    return MSG_TIMEOUT;
 8002d94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d98:	4e20      	ldr	r6, [pc, #128]	@ (8002e1c <iqGetTimeout+0x9c>)
 8002d9a:	6833      	ldr	r3, [r6, #0]
 8002d9c:	42b3      	cmp	r3, r6
 8002d9e:	d135      	bne.n	8002e0c <iqGetTimeout+0x8c>
 8002da0:	2300      	movs	r3, #0
 8002da2:	f383 8811 	msr	BASEPRI, r3
}
 8002da6:	bd70      	pop	{r4, r5, r6, pc}
 8002da8:	4e1c      	ldr	r6, [pc, #112]	@ (8002e1c <iqGetTimeout+0x9c>)
 8002daa:	68f3      	ldr	r3, [r6, #12]
 8002dac:	e000      	b.n	8002db0 <iqGetTimeout+0x30>
 8002dae:	68f3      	ldr	r3, [r6, #12]
  p->prev       = qp->prev;
 8002db0:	6862      	ldr	r2, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8002db2:	4629      	mov	r1, r5
  p->next       = qp;
 8002db4:	601c      	str	r4, [r3, #0]
 8002db6:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8002db8:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 8002dba:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 8002dbc:	6063      	str	r3, [r4, #4]
 8002dbe:	f7ff feaf 	bl	8002b20 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
 8002dc2:	2800      	cmp	r0, #0
 8002dc4:	dbe9      	blt.n	8002d9a <iqGetTimeout+0x1a>
  while (iqIsEmptyI(iqp)) {
 8002dc6:	68a3      	ldr	r3, [r4, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0f0      	beq.n	8002dae <iqGetTimeout+0x2e>
  iqp->q_counter--;
 8002dcc:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 8002dce:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
 8002dd0:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8002dd2:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8002dd4:	60a3      	str	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8002dd6:	6923      	ldr	r3, [r4, #16]
  b = *iqp->q_rdptr++;
 8002dd8:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 8002dda:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8002ddc:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8002dde:	d301      	bcc.n	8002de4 <iqGetTimeout+0x64>
    iqp->q_rdptr = iqp->q_buffer;
 8002de0:	68e3      	ldr	r3, [r4, #12]
 8002de2:	61a3      	str	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
 8002de4:	69e3      	ldr	r3, [r4, #28]
 8002de6:	b10b      	cbz	r3, 8002dec <iqGetTimeout+0x6c>
    iqp->q_notify(iqp);
 8002de8:	4620      	mov	r0, r4
 8002dea:	4798      	blx	r3
 8002dec:	6833      	ldr	r3, [r6, #0]
 8002dee:	42b3      	cmp	r3, r6
 8002df0:	d106      	bne.n	8002e00 <iqGetTimeout+0x80>
 8002df2:	2300      	movs	r3, #0
 8002df4:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
 8002df8:	4628      	mov	r0, r5
}
 8002dfa:	bd70      	pop	{r4, r5, r6, pc}
 8002dfc:	4e07      	ldr	r6, [pc, #28]	@ (8002e1c <iqGetTimeout+0x9c>)
 8002dfe:	e7e5      	b.n	8002dcc <iqGetTimeout+0x4c>
 8002e00:	68f2      	ldr	r2, [r6, #12]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	6892      	ldr	r2, [r2, #8]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d2f3      	bcs.n	8002df2 <iqGetTimeout+0x72>
 8002e0a:	e004      	b.n	8002e16 <iqGetTimeout+0x96>
 8002e0c:	68f2      	ldr	r2, [r6, #12]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	6892      	ldr	r2, [r2, #8]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d2c4      	bcs.n	8002da0 <iqGetTimeout+0x20>
 8002e16:	4802      	ldr	r0, [pc, #8]	@ (8002e20 <iqGetTimeout+0xa0>)
 8002e18:	f7ff fa32 	bl	8002280 <chSysHalt>
 8002e1c:	240005c0 	.word	0x240005c0
 8002e20:	08005ac0 	.word	0x08005ac0
	...

08002e30 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8002e30:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e34:	300c      	adds	r0, #12
 8002e36:	f7ff bfa3 	b.w	8002d80 <iqGetTimeout>
 8002e3a:	bf00      	nop
 8002e3c:	0000      	movs	r0, r0
	...

08002e40 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8002e40:	300c      	adds	r0, #12
 8002e42:	f7ff bf9d 	b.w	8002d80 <iqGetTimeout>
 8002e46:	bf00      	nop
	...

08002e50 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
 8002e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e54:	b085      	sub	sp, #20
 8002e56:	4616      	mov	r6, r2
  qnotify_t nfy = iqp->q_notify;
 8002e58:	f8d0 901c 	ldr.w	r9, [r0, #28]
 8002e5c:	f04f 0a30 	mov.w	sl, #48	@ 0x30
                     size_t n, sysinterval_t timeout) {
 8002e60:	9302      	str	r3, [sp, #8]
 8002e62:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
 8002e66:	2a00      	cmp	r2, #0
 8002e68:	d07f      	beq.n	8002f6a <iqReadTimeout+0x11a>
 8002e6a:	464e      	mov	r6, r9
 8002e6c:	4604      	mov	r4, r0
 8002e6e:	4693      	mov	fp, r2
 8002e70:	f8df 80fc 	ldr.w	r8, [pc, #252]	@ 8002f70 <iqReadTimeout+0x120>
 8002e74:	4689      	mov	r9, r1
 8002e76:	9203      	str	r2, [sp, #12]
  if (n > iqGetFullI(iqp)) {
 8002e78:	68a2      	ldr	r2, [r4, #8]
 8002e7a:	455a      	cmp	r2, fp
 8002e7c:	d239      	bcs.n	8002ef2 <iqReadTimeout+0xa2>
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8002e7e:	69a1      	ldr	r1, [r4, #24]
 8002e80:	6927      	ldr	r7, [r4, #16]
    n = iqGetFullI(iqp);
 8002e82:	68a5      	ldr	r5, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8002e84:	1a7f      	subs	r7, r7, r1
  if (n < s1) {
 8002e86:	42af      	cmp	r7, r5
 8002e88:	d839      	bhi.n	8002efe <iqReadTimeout+0xae>
  else if (n > s1) {
 8002e8a:	d23f      	bcs.n	8002f0c <iqReadTimeout+0xbc>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8002e8c:	463a      	mov	r2, r7
 8002e8e:	4648      	mov	r0, r9
 8002e90:	f7ff f8aa 	bl	8001fe8 <memcpy>
    s2 = n - s1;
 8002e94:	1bea      	subs	r2, r5, r7
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8002e96:	68e1      	ldr	r1, [r4, #12]
 8002e98:	eb09 0007 	add.w	r0, r9, r7
 8002e9c:	9201      	str	r2, [sp, #4]
 8002e9e:	f7ff f8a3 	bl	8001fe8 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8002ea2:	68e1      	ldr	r1, [r4, #12]
 8002ea4:	9a01      	ldr	r2, [sp, #4]
 8002ea6:	440a      	add	r2, r1
  iqp->q_counter -= n;
 8002ea8:	68a1      	ldr	r1, [r4, #8]
 8002eaa:	1b49      	subs	r1, r1, r5
    iqp->q_rdptr = iqp->q_buffer + s2;
 8002eac:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 8002eae:	60a1      	str	r1, [r4, #8]
      if (nfy != NULL) {
 8002eb0:	b10e      	cbz	r6, 8002eb6 <iqReadTimeout+0x66>
        nfy(iqp);
 8002eb2:	4620      	mov	r0, r4
 8002eb4:	47b0      	blx	r6
 8002eb6:	f8d8 2000 	ldr.w	r2, [r8]
 8002eba:	4542      	cmp	r2, r8
 8002ebc:	d14e      	bne.n	8002f5c <iqReadTimeout+0x10c>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f383 8811 	msr	BASEPRI, r3
      n  -= done;
 8002ec4:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
 8002ec8:	44a9      	add	r9, r5
 8002eca:	f38a 8811 	msr	BASEPRI, sl
  while (n > 0U) {
 8002ece:	f1bb 0f00 	cmp.w	fp, #0
 8002ed2:	d1d1      	bne.n	8002e78 <iqReadTimeout+0x28>
 8002ed4:	9e03      	ldr	r6, [sp, #12]
 8002ed6:	f8d8 2000 	ldr.w	r2, [r8]
 8002eda:	f04f 0b00 	mov.w	fp, #0
 8002ede:	4542      	cmp	r2, r8
 8002ee0:	d133      	bne.n	8002f4a <iqReadTimeout+0xfa>
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f382 8811 	msr	BASEPRI, r2
}
 8002ee8:	eba6 000b 	sub.w	r0, r6, fp
 8002eec:	b005      	add	sp, #20
 8002eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8002ef2:	69a1      	ldr	r1, [r4, #24]
 8002ef4:	465d      	mov	r5, fp
 8002ef6:	6927      	ldr	r7, [r4, #16]
 8002ef8:	1a7f      	subs	r7, r7, r1
  if (n < s1) {
 8002efa:	42af      	cmp	r7, r5
 8002efc:	d9c5      	bls.n	8002e8a <iqReadTimeout+0x3a>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8002efe:	462a      	mov	r2, r5
 8002f00:	4648      	mov	r0, r9
 8002f02:	f7ff f871 	bl	8001fe8 <memcpy>
    iqp->q_rdptr += n;
 8002f06:	69a1      	ldr	r1, [r4, #24]
 8002f08:	4429      	add	r1, r5
 8002f0a:	e004      	b.n	8002f16 <iqReadTimeout+0xc6>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8002f0c:	462a      	mov	r2, r5
 8002f0e:	4648      	mov	r0, r9
 8002f10:	f7ff f86a 	bl	8001fe8 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8002f14:	68e1      	ldr	r1, [r4, #12]
  iqp->q_counter -= n;
 8002f16:	68a2      	ldr	r2, [r4, #8]
    iqp->q_rdptr += n;
 8002f18:	61a1      	str	r1, [r4, #24]
  iqp->q_counter -= n;
 8002f1a:	1b52      	subs	r2, r2, r5
 8002f1c:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
 8002f1e:	2d00      	cmp	r5, #0
 8002f20:	d1c6      	bne.n	8002eb0 <iqReadTimeout+0x60>
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8002f22:	9b02      	ldr	r3, [sp, #8]
 8002f24:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8002f28:	b153      	cbz	r3, 8002f40 <iqReadTimeout+0xf0>
  p->prev       = qp->prev;
 8002f2a:	6861      	ldr	r1, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8002f2c:	2004      	movs	r0, #4
 8002f2e:	e9c2 4100 	strd	r4, r1, [r2]
  p->prev->next = p;
 8002f32:	600a      	str	r2, [r1, #0]
 8002f34:	4619      	mov	r1, r3
  qp->prev      = p;
 8002f36:	6062      	str	r2, [r4, #4]
 8002f38:	f7ff fdf2 	bl	8002b20 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
 8002f3c:	2800      	cmp	r0, #0
 8002f3e:	d09b      	beq.n	8002e78 <iqReadTimeout+0x28>
 8002f40:	f8d8 2000 	ldr.w	r2, [r8]
 8002f44:	9e03      	ldr	r6, [sp, #12]
 8002f46:	4542      	cmp	r2, r8
 8002f48:	d0cb      	beq.n	8002ee2 <iqReadTimeout+0x92>
 8002f4a:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8002f4e:	6892      	ldr	r2, [r2, #8]
 8002f50:	6889      	ldr	r1, [r1, #8]
 8002f52:	4291      	cmp	r1, r2
 8002f54:	d2c5      	bcs.n	8002ee2 <iqReadTimeout+0x92>
 8002f56:	4807      	ldr	r0, [pc, #28]	@ (8002f74 <iqReadTimeout+0x124>)
 8002f58:	f7ff f992 	bl	8002280 <chSysHalt>
 8002f5c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8002f60:	6892      	ldr	r2, [r2, #8]
 8002f62:	6889      	ldr	r1, [r1, #8]
 8002f64:	4291      	cmp	r1, r2
 8002f66:	d2aa      	bcs.n	8002ebe <iqReadTimeout+0x6e>
 8002f68:	e7f5      	b.n	8002f56 <iqReadTimeout+0x106>
 8002f6a:	f8df 8004 	ldr.w	r8, [pc, #4]	@ 8002f70 <iqReadTimeout+0x120>
 8002f6e:	e7b2      	b.n	8002ed6 <iqReadTimeout+0x86>
 8002f70:	240005c0 	.word	0x240005c0
 8002f74:	08005ac0 	.word	0x08005ac0
	...

08002f80 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f84:	300c      	adds	r0, #12
 8002f86:	f7ff bf63 	b.w	8002e50 <iqReadTimeout>
 8002f8a:	bf00      	nop
 8002f8c:	0000      	movs	r0, r0
	...

08002f90 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8002f90:	300c      	adds	r0, #12
 8002f92:	f7ff bf5d 	b.w	8002e50 <iqReadTimeout>
 8002f96:	bf00      	nop
	...

08002fa0 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8002fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa4:	2330      	movs	r3, #48	@ 0x30
 8002fa6:	4604      	mov	r4, r0
 8002fa8:	4688      	mov	r8, r1
 8002faa:	f383 8811 	msr	BASEPRI, r3
  while (oqIsFullI(oqp)) {
 8002fae:	6883      	ldr	r3, [r0, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d138      	bne.n	8003026 <oqPutTimeout+0x86>
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8002fb4:	4616      	mov	r6, r2
 8002fb6:	b952      	cbnz	r2, 8002fce <oqPutTimeout+0x2e>
    return MSG_TIMEOUT;
 8002fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fbc:	4f22      	ldr	r7, [pc, #136]	@ (8003048 <oqPutTimeout+0xa8>)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	42bb      	cmp	r3, r7
 8002fc2:	d138      	bne.n	8003036 <oqPutTimeout+0x96>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	f383 8811 	msr	BASEPRI, r3
}
 8002fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fce:	4f1e      	ldr	r7, [pc, #120]	@ (8003048 <oqPutTimeout+0xa8>)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	e000      	b.n	8002fd6 <oqPutTimeout+0x36>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
  p->prev       = qp->prev;
 8002fd6:	6865      	ldr	r5, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8002fd8:	4631      	mov	r1, r6
  p->next       = qp;
 8002fda:	601c      	str	r4, [r3, #0]
 8002fdc:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8002fde:	605d      	str	r5, [r3, #4]
  p->prev->next = p;
 8002fe0:	602b      	str	r3, [r5, #0]
  qp->prev      = p;
 8002fe2:	6063      	str	r3, [r4, #4]
 8002fe4:	f7ff fd9c 	bl	8002b20 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
 8002fe8:	2800      	cmp	r0, #0
 8002fea:	dbe8      	blt.n	8002fbe <oqPutTimeout+0x1e>
  while (oqIsFullI(oqp)) {
 8002fec:	68a3      	ldr	r3, [r4, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0f0      	beq.n	8002fd4 <oqPutTimeout+0x34>
  oqp->q_counter--;
 8002ff2:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8002ff4:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8002ffa:	1c53      	adds	r3, r2, #1
 8002ffc:	6163      	str	r3, [r4, #20]
 8002ffe:	f882 8000 	strb.w	r8, [r2]
  if (oqp->q_wrptr >= oqp->q_top) {
 8003002:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8003006:	429a      	cmp	r2, r3
 8003008:	d301      	bcc.n	800300e <oqPutTimeout+0x6e>
    oqp->q_wrptr = oqp->q_buffer;
 800300a:	68e3      	ldr	r3, [r4, #12]
 800300c:	6163      	str	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
 800300e:	69e3      	ldr	r3, [r4, #28]
 8003010:	b10b      	cbz	r3, 8003016 <oqPutTimeout+0x76>
    oqp->q_notify(oqp);
 8003012:	4620      	mov	r0, r4
 8003014:	4798      	blx	r3
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	42bb      	cmp	r3, r7
 800301a:	d106      	bne.n	800302a <oqPutTimeout+0x8a>
 800301c:	2000      	movs	r0, #0
 800301e:	f380 8811 	msr	BASEPRI, r0
}
 8003022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003026:	4f08      	ldr	r7, [pc, #32]	@ (8003048 <oqPutTimeout+0xa8>)
 8003028:	e7e3      	b.n	8002ff2 <oqPutTimeout+0x52>
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	6892      	ldr	r2, [r2, #8]
 8003030:	429a      	cmp	r2, r3
 8003032:	d2f3      	bcs.n	800301c <oqPutTimeout+0x7c>
 8003034:	e004      	b.n	8003040 <oqPutTimeout+0xa0>
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	6892      	ldr	r2, [r2, #8]
 800303c:	429a      	cmp	r2, r3
 800303e:	d2c1      	bcs.n	8002fc4 <oqPutTimeout+0x24>
 8003040:	4802      	ldr	r0, [pc, #8]	@ (800304c <oqPutTimeout+0xac>)
 8003042:	f7ff f91d 	bl	8002280 <chSysHalt>
 8003046:	bf00      	nop
 8003048:	240005c0 	.word	0x240005c0
 800304c:	08005ac0 	.word	0x08005ac0

08003050 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8003050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003054:	3030      	adds	r0, #48	@ 0x30
 8003056:	f7ff bfa3 	b.w	8002fa0 <oqPutTimeout>
 800305a:	bf00      	nop
 800305c:	0000      	movs	r0, r0
	...

08003060 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8003060:	3030      	adds	r0, #48	@ 0x30
 8003062:	f7ff bf9d 	b.w	8002fa0 <oqPutTimeout>
 8003066:	bf00      	nop
	...

08003070 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 8003070:	b40e      	push	{r1, r2, r3}
 8003072:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	ab0f      	add	r3, sp, #60	@ 0x3c
 800307a:	f853 5b04 	ldr.w	r5, [r3], #4
    c = *fmt++;
 800307e:	46a9      	mov	r9, r5
 8003080:	9300      	str	r3, [sp, #0]
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 8003082:	9302      	str	r3, [sp, #8]
    c = *fmt++;
 8003084:	f819 1b01 	ldrb.w	r1, [r9], #1
    if (c == 0) {
 8003088:	2900      	cmp	r1, #0
 800308a:	f000 81df 	beq.w	800344c <chprintf+0x3dc>
 800308e:	4604      	mov	r4, r0
  int n = 0;
 8003090:	f04f 0800 	mov.w	r8, #0
 8003094:	e00c      	b.n	80030b0 <chprintf+0x40>
      streamPut(chp, (uint8_t)c);
 8003096:	6823      	ldr	r3, [r4, #0]
      n++;
 8003098:	f108 0801 	add.w	r8, r8, #1
    c = *fmt++;
 800309c:	464d      	mov	r5, r9
      streamPut(chp, (uint8_t)c);
 800309e:	4620      	mov	r0, r4
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	4798      	blx	r3
    c = *fmt++;
 80030a4:	46a9      	mov	r9, r5
 80030a6:	f819 1b01 	ldrb.w	r1, [r9], #1
    if (c == 0) {
 80030aa:	2900      	cmp	r1, #0
 80030ac:	f000 80e1 	beq.w	8003272 <chprintf+0x202>
    if (c != '%') {
 80030b0:	2925      	cmp	r1, #37	@ 0x25
 80030b2:	d1f0      	bne.n	8003096 <chprintf+0x26>
    if (*fmt == '-') {
 80030b4:	786b      	ldrb	r3, [r5, #1]
 80030b6:	2b2d      	cmp	r3, #45	@ 0x2d
 80030b8:	f000 80c1 	beq.w	800323e <chprintf+0x1ce>
    left_align = false;
 80030bc:	2700      	movs	r7, #0
    if (*fmt == '+') {
 80030be:	f899 2000 	ldrb.w	r2, [r9]
 80030c2:	2a2b      	cmp	r2, #43	@ 0x2b
 80030c4:	f000 80b5 	beq.w	8003232 <chprintf+0x1c2>
    do_sign = false;
 80030c8:	2000      	movs	r0, #0
    if (*fmt == '0') {
 80030ca:	2a30      	cmp	r2, #48	@ 0x30
 80030cc:	f000 80ab 	beq.w	8003226 <chprintf+0x1b6>
    filler = ' ';
 80030d0:	2620      	movs	r6, #32
    if ( *fmt == '*') {
 80030d2:	2a2a      	cmp	r2, #42	@ 0x2a
 80030d4:	d150      	bne.n	8003178 <chprintf+0x108>
      width = va_arg(ap, int);
 80030d6:	f8dd c000 	ldr.w	ip, [sp]
      c = *fmt++;
 80030da:	f109 0502 	add.w	r5, r9, #2
 80030de:	f899 2001 	ldrb.w	r2, [r9, #1]
      width = va_arg(ap, int);
 80030e2:	f85c ab04 	ldr.w	sl, [ip], #4
    if (c == '.') {
 80030e6:	2a2e      	cmp	r2, #46	@ 0x2e
 80030e8:	f000 80ad 	beq.w	8003246 <chprintf+0x1d6>
    precision = 0;
 80030ec:	2100      	movs	r1, #0
    if (c == 'l' || c == 'L') {
 80030ee:	f002 03df 	and.w	r3, r2, #223	@ 0xdf
 80030f2:	2b4c      	cmp	r3, #76	@ 0x4c
 80030f4:	d158      	bne.n	80031a8 <chprintf+0x138>
      c = *fmt++;
 80030f6:	782a      	ldrb	r2, [r5, #0]
      if (c == 0) {
 80030f8:	2a00      	cmp	r2, #0
 80030fa:	f000 80ba 	beq.w	8003272 <chprintf+0x202>
    switch (c) {
 80030fe:	f1a2 0344 	sub.w	r3, r2, #68	@ 0x44
      c = *fmt++;
 8003102:	3501      	adds	r5, #1
    switch (c) {
 8003104:	2b34      	cmp	r3, #52	@ 0x34
 8003106:	f200 80ba 	bhi.w	800327e <chprintf+0x20e>
 800310a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800310e:	0169      	.short	0x0169
 8003110:	00b800b8 	.word	0x00b800b8
 8003114:	00b800b8 	.word	0x00b800b8
 8003118:	00b80169 	.word	0x00b80169
 800311c:	00b800b8 	.word	0x00b800b8
 8003120:	00b800b8 	.word	0x00b800b8
 8003124:	016f0195 	.word	0x016f0195
 8003128:	00b800b8 	.word	0x00b800b8
 800312c:	00b800b8 	.word	0x00b800b8
 8003130:	00b8019a 	.word	0x00b8019a
 8003134:	016f00b8 	.word	0x016f00b8
 8003138:	00b800b8 	.word	0x00b800b8
 800313c:	00b800b8 	.word	0x00b800b8
 8003140:	00b800b8 	.word	0x00b800b8
 8003144:	00b800b8 	.word	0x00b800b8
 8003148:	00b800b8 	.word	0x00b800b8
 800314c:	01690127 	.word	0x01690127
 8003150:	00b800b8 	.word	0x00b800b8
 8003154:	00b800b8 	.word	0x00b800b8
 8003158:	00b80169 	.word	0x00b80169
 800315c:	00b800b8 	.word	0x00b800b8
 8003160:	00b800b8 	.word	0x00b800b8
 8003164:	016f0195 	.word	0x016f0195
 8003168:	00b800b8 	.word	0x00b800b8
 800316c:	00b80109 	.word	0x00b80109
 8003170:	00b8019a 	.word	0x00b8019a
 8003174:	016f00b8 	.word	0x016f00b8
        c = *fmt++;
 8003178:	f109 0901 	add.w	r9, r9, #1
        if (c == 0) {
 800317c:	2a00      	cmp	r2, #0
 800317e:	d078      	beq.n	8003272 <chprintf+0x202>
      width = 0;
 8003180:	f04f 0a00 	mov.w	sl, #0
 8003184:	e005      	b.n	8003192 <chprintf+0x122>
        c = *fmt++;
 8003186:	f819 2b01 	ldrb.w	r2, [r9], #1
          width = width * 10 + c;
 800318a:	eb03 0a41 	add.w	sl, r3, r1, lsl #1
        if (c == 0) {
 800318e:	2a00      	cmp	r2, #0
 8003190:	d06f      	beq.n	8003272 <chprintf+0x202>
        if (c >= '0' && c <= '9') {
 8003192:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8003196:	464d      	mov	r5, r9
          width = width * 10 + c;
 8003198:	eb0a 018a 	add.w	r1, sl, sl, lsl #2
        if (c >= '0' && c <= '9') {
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b09      	cmp	r3, #9
 80031a0:	d9f1      	bls.n	8003186 <chprintf+0x116>
 80031a2:	f8dd c000 	ldr.w	ip, [sp]
 80031a6:	e79e      	b.n	80030e6 <chprintf+0x76>
      is_long = (c >= 'A') && (c <= 'Z');
 80031a8:	f1a2 0341 	sub.w	r3, r2, #65	@ 0x41
 80031ac:	fa5f fe83 	uxtb.w	lr, r3
    switch (c) {
 80031b0:	f1a2 0344 	sub.w	r3, r2, #68	@ 0x44
 80031b4:	2b34      	cmp	r3, #52	@ 0x34
 80031b6:	d862      	bhi.n	800327e <chprintf+0x20e>
 80031b8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80031bc:	006100fb 	.word	0x006100fb
 80031c0:	00610061 	.word	0x00610061
 80031c4:	00fb0061 	.word	0x00fb0061
 80031c8:	00610061 	.word	0x00610061
 80031cc:	00610061 	.word	0x00610061
 80031d0:	01280061 	.word	0x01280061
 80031d4:	00610110 	.word	0x00610110
 80031d8:	00610061 	.word	0x00610061
 80031dc:	00790061 	.word	0x00790061
 80031e0:	00610061 	.word	0x00610061
 80031e4:	00610110 	.word	0x00610110
 80031e8:	00610061 	.word	0x00610061
 80031ec:	00610061 	.word	0x00610061
 80031f0:	00610061 	.word	0x00610061
 80031f4:	00610061 	.word	0x00610061
 80031f8:	00d00061 	.word	0x00d00061
 80031fc:	006100fb 	.word	0x006100fb
 8003200:	00610061 	.word	0x00610061
 8003204:	00fb0061 	.word	0x00fb0061
 8003208:	00610061 	.word	0x00610061
 800320c:	00610061 	.word	0x00610061
 8003210:	01280061 	.word	0x01280061
 8003214:	00610110 	.word	0x00610110
 8003218:	00b20061 	.word	0x00b20061
 800321c:	00790061 	.word	0x00790061
 8003220:	00610061 	.word	0x00610061
 8003224:	0110      	.short	0x0110
      fmt++;
 8003226:	f109 0901 	add.w	r9, r9, #1
      filler = '0';
 800322a:	4616      	mov	r6, r2
    if ( *fmt == '*') {
 800322c:	f899 2000 	ldrb.w	r2, [r9]
 8003230:	e74f      	b.n	80030d2 <chprintf+0x62>
    if (*fmt == '0') {
 8003232:	f899 2001 	ldrb.w	r2, [r9, #1]
      do_sign = true;
 8003236:	2001      	movs	r0, #1
      fmt++;
 8003238:	f109 0901 	add.w	r9, r9, #1
 800323c:	e745      	b.n	80030ca <chprintf+0x5a>
      fmt++;
 800323e:	f105 0902 	add.w	r9, r5, #2
      left_align = true;
 8003242:	2701      	movs	r7, #1
 8003244:	e73b      	b.n	80030be <chprintf+0x4e>
      c = *fmt++;
 8003246:	782a      	ldrb	r2, [r5, #0]
      if (c == 0) {
 8003248:	b19a      	cbz	r2, 8003272 <chprintf+0x202>
      if (c == '*') {
 800324a:	2a2a      	cmp	r2, #42	@ 0x2a
 800324c:	d02a      	beq.n	80032a4 <chprintf+0x234>
      c = *fmt++;
 800324e:	f105 0e01 	add.w	lr, r5, #1
    precision = 0;
 8003252:	2100      	movs	r1, #0
        while (c >= '0' && c <= '9') {
 8003254:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8003258:	4675      	mov	r5, lr
          precision = precision * 10 + c;
 800325a:	eb01 0981 	add.w	r9, r1, r1, lsl #2
        while (c >= '0' && c <= '9') {
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b09      	cmp	r3, #9
 8003262:	f63f af44 	bhi.w	80030ee <chprintf+0x7e>
          c = *fmt++;
 8003266:	f81e 2b01 	ldrb.w	r2, [lr], #1
          precision = precision * 10 + c;
 800326a:	eb03 0149 	add.w	r1, r3, r9, lsl #1
          if (c == 0) {
 800326e:	2a00      	cmp	r2, #0
 8003270:	d1f0      	bne.n	8003254 <chprintf+0x1e4>
  formatted_bytes = chvprintf(chp, fmt, ap);
  va_end(ap);

  return formatted_bytes;
}
 8003272:	4640      	mov	r0, r8
 8003274:	b006      	add	sp, #24
 8003276:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800327a:	b003      	add	sp, #12
 800327c:	4770      	bx	lr
      break;
 800327e:	f8cd c000 	str.w	ip, [sp]
    if ((width -= i) < 0) {
 8003282:	f10a 39ff 	add.w	r9, sl, #4294967295	@ 0xffffffff
      *p++ = c;
 8003286:	f88d 200c 	strb.w	r2, [sp, #12]
    if ((width -= i) < 0) {
 800328a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
    if (left_align == false) {
 800328e:	2f00      	cmp	r7, #0
 8003290:	f040 808a 	bne.w	80033a8 <chprintf+0x338>
    if (width < 0) {
 8003294:	f1ba 0f01 	cmp.w	sl, #1
        i--;
 8003298:	46ba      	mov	sl, r7
    if (width < 0) {
 800329a:	dc6a      	bgt.n	8003372 <chprintf+0x302>
 800329c:	f10d 0b0c 	add.w	fp, sp, #12
 80032a0:	46b9      	mov	r9, r7
 80032a2:	e021      	b.n	80032e8 <chprintf+0x278>
        c = *fmt++;
 80032a4:	786a      	ldrb	r2, [r5, #1]
 80032a6:	3502      	adds	r5, #2
        precision = va_arg(ap, int);
 80032a8:	f85c 1b04 	ldr.w	r1, [ip], #4
        c = *fmt++;
 80032ac:	e71f      	b.n	80030ee <chprintf+0x7e>
      c = 10;
 80032ae:	220a      	movs	r2, #10
        l = va_arg(ap, int);
 80032b0:	f10c 0304 	add.w	r3, ip, #4
 80032b4:	9300      	str	r3, [sp, #0]
  return long_to_string_with_divisor(p, num, radix, 0);
 80032b6:	f10d 0b0c 	add.w	fp, sp, #12
        l = va_arg(ap, unsigned int);
 80032ba:	f8dc 1000 	ldr.w	r1, [ip]
  return long_to_string_with_divisor(p, num, radix, 0);
 80032be:	4658      	mov	r0, fp
 80032c0:	f7ff f836 	bl	8002330 <long_to_string_with_divisor.constprop.0>
    i = (int)(p - s);
 80032c4:	eba0 020b 	sub.w	r2, r0, fp
    if ((width -= i) < 0) {
 80032c8:	ebaa 0302 	sub.w	r3, sl, r2
    i = (int)(p - s);
 80032cc:	9201      	str	r2, [sp, #4]
    if ((width -= i) < 0) {
 80032ce:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
    if (left_align == false) {
 80032d2:	2f00      	cmp	r7, #0
 80032d4:	d148      	bne.n	8003368 <chprintf+0x2f8>
    if (width < 0) {
 80032d6:	2b00      	cmp	r3, #0
        i--;
 80032d8:	f102 3aff 	add.w	sl, r2, #4294967295	@ 0xffffffff
    if (width < 0) {
 80032dc:	dc4d      	bgt.n	800337a <chprintf+0x30a>
    while (--i >= 0) {
 80032de:	9b01      	ldr	r3, [sp, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f77f aedf 	ble.w	80030a4 <chprintf+0x34>
      } while (++width != 0);
 80032e6:	46b9      	mov	r9, r7
 80032e8:	f10a 0701 	add.w	r7, sl, #1
 80032ec:	445f      	add	r7, fp
      streamPut(chp, (uint8_t)*s++);
 80032ee:	6823      	ldr	r3, [r4, #0]
 80032f0:	4620      	mov	r0, r4
 80032f2:	f81b 1b01 	ldrb.w	r1, [fp], #1
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	4798      	blx	r3
    while (--i >= 0) {
 80032fa:	455f      	cmp	r7, fp
 80032fc:	d1f7      	bne.n	80032ee <chprintf+0x27e>
 80032fe:	44c2      	add	sl, r8
 8003300:	f10a 0801 	add.w	r8, sl, #1
    while (width) {
 8003304:	f1b9 0f00 	cmp.w	r9, #0
 8003308:	f43f aecc 	beq.w	80030a4 <chprintf+0x34>
 800330c:	464f      	mov	r7, r9
      streamPut(chp, (uint8_t)filler);
 800330e:	6823      	ldr	r3, [r4, #0]
 8003310:	4631      	mov	r1, r6
 8003312:	4620      	mov	r0, r4
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	4798      	blx	r3
    while (width) {
 8003318:	3f01      	subs	r7, #1
 800331a:	d1f8      	bne.n	800330e <chprintf+0x29e>
 800331c:	44c8      	add	r8, r9
 800331e:	e6c1      	b.n	80030a4 <chprintf+0x34>
      if ((s = va_arg(ap, char *)) == 0) {
 8003320:	4663      	mov	r3, ip
 8003322:	f853 bb04 	ldr.w	fp, [r3], #4
 8003326:	9300      	str	r3, [sp, #0]
 8003328:	f1bb 0f00 	cmp.w	fp, #0
 800332c:	d079      	beq.n	8003422 <chprintf+0x3b2>
        precision = 32767;
 800332e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8003332:	2900      	cmp	r1, #0
 8003334:	bf08      	it	eq
 8003336:	4619      	moveq	r1, r3
      for (p = s; *p && (--precision >= 0); p++)
 8003338:	f89b 3000 	ldrb.w	r3, [fp]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 8087 	beq.w	8003450 <chprintf+0x3e0>
 8003342:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
        s = "(null)";
 8003346:	4658      	mov	r0, fp
 8003348:	440a      	add	r2, r1
 800334a:	e002      	b.n	8003352 <chprintf+0x2e2>
      for (p = s; *p && (--precision >= 0); p++)
 800334c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8003350:	b113      	cbz	r3, 8003358 <chprintf+0x2e8>
 8003352:	1a13      	subs	r3, r2, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	daf9      	bge.n	800334c <chprintf+0x2dc>
      filler = ' ';
 8003358:	2620      	movs	r6, #32
 800335a:	e7b3      	b.n	80032c4 <chprintf+0x254>
      *p++ = va_arg(ap, int);
 800335c:	4663      	mov	r3, ip
      filler = ' ';
 800335e:	2620      	movs	r6, #32
      *p++ = va_arg(ap, int);
 8003360:	f813 2b04 	ldrb.w	r2, [r3], #4
 8003364:	9300      	str	r3, [sp, #0]
      break;
 8003366:	e78c      	b.n	8003282 <chprintf+0x212>
    while (--i >= 0) {
 8003368:	9b01      	ldr	r3, [sp, #4]
 800336a:	f1b3 0a01 	subs.w	sl, r3, #1
 800336e:	d5bb      	bpl.n	80032e8 <chprintf+0x278>
 8003370:	e7c8      	b.n	8003304 <chprintf+0x294>
    i = (int)(p - s);
 8003372:	2301      	movs	r3, #1
    if (width < 0) {
 8003374:	f10d 0b0c 	add.w	fp, sp, #12
    i = (int)(p - s);
 8003378:	9301      	str	r3, [sp, #4]
      if ((*s == '-' || *s == '+') && filler == '0') {
 800337a:	f89b 1000 	ldrb.w	r1, [fp]
 800337e:	292b      	cmp	r1, #43	@ 0x2b
 8003380:	bf18      	it	ne
 8003382:	292d      	cmpne	r1, #45	@ 0x2d
 8003384:	d101      	bne.n	800338a <chprintf+0x31a>
 8003386:	2e30      	cmp	r6, #48	@ 0x30
 8003388:	d035      	beq.n	80033f6 <chprintf+0x386>
      width = -width;
 800338a:	f1c9 0700 	rsb	r7, r9, #0
        streamPut(chp, (uint8_t)filler);
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	4631      	mov	r1, r6
 8003392:	4620      	mov	r0, r4
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	4798      	blx	r3
      } while (++width != 0);
 8003398:	3701      	adds	r7, #1
 800339a:	d1f8      	bne.n	800338e <chprintf+0x31e>
    while (--i >= 0) {
 800339c:	9b01      	ldr	r3, [sp, #4]
 800339e:	44c8      	add	r8, r9
 80033a0:	f1b3 0a01 	subs.w	sl, r3, #1
 80033a4:	d59f      	bpl.n	80032e6 <chprintf+0x276>
 80033a6:	e67d      	b.n	80030a4 <chprintf+0x34>
 80033a8:	f04f 0a00 	mov.w	sl, #0
    if (left_align == false) {
 80033ac:	f10d 0b0c 	add.w	fp, sp, #12
 80033b0:	e79a      	b.n	80032e8 <chprintf+0x278>
        l = va_arg(ap, int);
 80033b2:	4663      	mov	r3, ip
      if (is_long) {
 80033b4:	f1be 0f19 	cmp.w	lr, #25
        l = va_arg(ap, int);
 80033b8:	f853 1b04 	ldr.w	r1, [r3], #4
 80033bc:	9300      	str	r3, [sp, #0]
      if (is_long) {
 80033be:	d911      	bls.n	80033e4 <chprintf+0x374>
      if (l < 0) {
 80033c0:	2900      	cmp	r1, #0
 80033c2:	db25      	blt.n	8003410 <chprintf+0x3a0>
        if (do_sign) {
 80033c4:	b3a0      	cbz	r0, 8003430 <chprintf+0x3c0>
          *p++ = '+';
 80033c6:	232b      	movs	r3, #43	@ 0x2b
 80033c8:	f10d 000d 	add.w	r0, sp, #13
 80033cc:	f10d 0b0c 	add.w	fp, sp, #12
 80033d0:	f88d 300c 	strb.w	r3, [sp, #12]
  return long_to_string_with_divisor(p, num, radix, 0);
 80033d4:	220a      	movs	r2, #10
 80033d6:	f7fe ffab 	bl	8002330 <long_to_string_with_divisor.constprop.0>
      break;
 80033da:	e773      	b.n	80032c4 <chprintf+0x254>
      c = 16;
 80033dc:	2210      	movs	r2, #16
 80033de:	e767      	b.n	80032b0 <chprintf+0x240>
 80033e0:	f10c 0304 	add.w	r3, ip, #4
        l = va_arg(ap, long);
 80033e4:	f8dc 1000 	ldr.w	r1, [ip]
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	e7e9      	b.n	80033c0 <chprintf+0x350>
        l = va_arg(ap, int);
 80033ec:	f10c 0304 	add.w	r3, ip, #4
      c = 16;
 80033f0:	2210      	movs	r2, #16
        l = va_arg(ap, int);
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	e75f      	b.n	80032b6 <chprintf+0x246>
        streamPut(chp, (uint8_t)*s++);
 80033f6:	6823      	ldr	r3, [r4, #0]
 80033f8:	4620      	mov	r0, r4
      n++;
 80033fa:	f108 0801 	add.w	r8, r8, #1
        streamPut(chp, (uint8_t)*s++);
 80033fe:	f10b 0b01 	add.w	fp, fp, #1
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	4798      	blx	r3
        i--;
 8003406:	f8cd a004 	str.w	sl, [sp, #4]
 800340a:	e7be      	b.n	800338a <chprintf+0x31a>
    switch (c) {
 800340c:	2208      	movs	r2, #8
 800340e:	e74f      	b.n	80032b0 <chprintf+0x240>
        *p++ = '-';
 8003410:	232d      	movs	r3, #45	@ 0x2d
        l = -l;
 8003412:	4249      	negs	r1, r1
        *p++ = '-';
 8003414:	f10d 000d 	add.w	r0, sp, #13
 8003418:	f10d 0b0c 	add.w	fp, sp, #12
 800341c:	f88d 300c 	strb.w	r3, [sp, #12]
        l = -l;
 8003420:	e7d8      	b.n	80033d4 <chprintf+0x364>
        s = "(null)";
 8003422:	f8df b044 	ldr.w	fp, [pc, #68]	@ 8003468 <chprintf+0x3f8>
      if (precision == 0) {
 8003426:	2900      	cmp	r1, #0
 8003428:	d186      	bne.n	8003338 <chprintf+0x2c8>
        precision = 32767;
 800342a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800342e:	e788      	b.n	8003342 <chprintf+0x2d2>
    p = tmpbuf;
 8003430:	f10d 0b0c 	add.w	fp, sp, #12
 8003434:	4658      	mov	r0, fp
 8003436:	e7cd      	b.n	80033d4 <chprintf+0x364>
        l = va_arg(ap, int);
 8003438:	f10c 0304 	add.w	r3, ip, #4
 800343c:	2208      	movs	r2, #8
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	e739      	b.n	80032b6 <chprintf+0x246>
 8003442:	f10c 0304 	add.w	r3, ip, #4
      c = 10;
 8003446:	220a      	movs	r2, #10
        l = va_arg(ap, int);
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	e734      	b.n	80032b6 <chprintf+0x246>
  int n = 0;
 800344c:	4688      	mov	r8, r1
  return formatted_bytes;
 800344e:	e710      	b.n	8003272 <chprintf+0x202>
    if ((width -= i) < 0) {
 8003450:	ea2a 79ea 	bic.w	r9, sl, sl, asr #31
    if (left_align == false) {
 8003454:	b937      	cbnz	r7, 8003464 <chprintf+0x3f4>
    if (width < 0) {
 8003456:	f1ba 0f00 	cmp.w	sl, #0
 800345a:	f77f ae23 	ble.w	80030a4 <chprintf+0x34>
      filler = ' ';
 800345e:	2620      	movs	r6, #32
    i = (int)(p - s);
 8003460:	9701      	str	r7, [sp, #4]
 8003462:	e792      	b.n	800338a <chprintf+0x31a>
      filler = ' ';
 8003464:	2620      	movs	r6, #32
 8003466:	e74d      	b.n	8003304 <chprintf+0x294>
 8003468:	0800569c 	.word	0x0800569c
 800346c:	00000000 	.word	0x00000000

08003470 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8003470:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003472:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003476:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800347a:	481c      	ldr	r0, [pc, #112]	@ (80034ec <__cpu_init+0x7c>)
 800347c:	2200      	movs	r2, #0
 800347e:	f8c0 2250 	str.w	r2, [r0, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003482:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003486:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800348a:	6943      	ldr	r3, [r0, #20]
 800348c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003490:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003492:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003496:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800349a:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800349e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80034a2:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80034a6:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80034aa:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80034ae:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 80034b2:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80034b6:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80034ba:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80034bc:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80034c0:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80034c2:	f8c0 2260 	str.w	r2, [r0, #608]	@ 0x260
      } while (ways-- != 0U);
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	d1f8      	bne.n	80034bc <__cpu_init+0x4c>
    } while(sets-- != 0U);
 80034ca:	f1ac 0c20 	sub.w	ip, ip, #32
 80034ce:	f11c 0f20 	cmn.w	ip, #32
 80034d2:	d1f0      	bne.n	80034b6 <__cpu_init+0x46>
 80034d4:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80034d8:	6943      	ldr	r3, [r0, #20]
 80034da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034de:	6143      	str	r3, [r0, #20]
 80034e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80034e4:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 80034e8:	bd10      	pop	{r4, pc}
 80034ea:	bf00      	nop
 80034ec:	e000ed00 	.word	0xe000ed00

080034f0 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
	...

08003500 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 8003500:	e7fe      	b.n	8003500 <__default_exit>
 8003502:	bf00      	nop
	...

08003510 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8003510:	b570      	push	{r4, r5, r6, lr}
 8003512:	4d29      	ldr	r5, [pc, #164]	@ (80035b8 <__init_ram_areas+0xa8>)
 8003514:	f105 0480 	add.w	r4, r5, #128	@ 0x80
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;

  do {
    uint32_t *tp = rap->init_text_area;
 8003518:	f855 2c10 	ldr.w	r2, [r5, #-16]
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 800351c:	e955 0103 	ldrd	r0, r1, [r5, #-12]
 8003520:	4288      	cmp	r0, r1
 8003522:	d20d      	bcs.n	8003540 <__init_ram_areas+0x30>
 8003524:	3a04      	subs	r2, #4
    uint32_t *p = rap->init_area;
 8003526:	4603      	mov	r3, r0
      *p = *tp;
 8003528:	f852 6f04 	ldr.w	r6, [r2, #4]!
 800352c:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 8003530:	428b      	cmp	r3, r1
 8003532:	d3f9      	bcc.n	8003528 <__init_ram_areas+0x18>
 8003534:	3901      	subs	r1, #1
 8003536:	1d03      	adds	r3, r0, #4
 8003538:	1a09      	subs	r1, r1, r0
 800353a:	f021 0103 	bic.w	r1, r1, #3
 800353e:	18c8      	adds	r0, r1, r3
      p++;
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8003540:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8003544:	4283      	cmp	r3, r0
 8003546:	d907      	bls.n	8003558 <__init_ram_areas+0x48>
      *p = 0;
 8003548:	3b01      	subs	r3, #1
 800354a:	2100      	movs	r1, #0
 800354c:	1a1b      	subs	r3, r3, r0
 800354e:	f023 0203 	bic.w	r2, r3, #3
 8003552:	3204      	adds	r2, #4
 8003554:	f7fe fcf6 	bl	8001f44 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8003558:	3510      	adds	r5, #16
 800355a:	42a5      	cmp	r5, r4
 800355c:	d1dc      	bne.n	8003518 <__init_ram_areas+0x8>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800355e:	4817      	ldr	r0, [pc, #92]	@ (80035bc <__init_ram_areas+0xac>)
 8003560:	2300      	movs	r3, #0
 8003562:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003566:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 800356a:	f8d0 5080 	ldr.w	r5, [r0, #128]	@ 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800356e:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003572:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003576:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800357a:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800357c:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003580:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8003582:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8003586:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8003588:	f8c0 226c 	str.w	r2, [r0, #620]	@ 0x26c
      } while (ways-- != 0U);
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	d1f8      	bne.n	8003582 <__init_ram_areas+0x72>
    } while(sets-- != 0U);
 8003590:	3c20      	subs	r4, #32
 8003592:	f114 0f20 	cmn.w	r4, #32
 8003596:	d1f1      	bne.n	800357c <__init_ram_areas+0x6c>
 8003598:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800359c:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 80035a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80035a4:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 80035a8:	2300      	movs	r3, #0
 80035aa:	f8c0 3250 	str.w	r3, [r0, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80035ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80035b2:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 80035b6:	bd70      	pop	{r4, r5, r6, pc}
 80035b8:	08005adc 	.word	0x08005adc
 80035bc:	e000ed00 	.word	0xe000ed00

080035c0 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 80035c0:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART3
  sd_lld_serve_interrupt(&SD3);
 80035c2:	4810      	ldr	r0, [pc, #64]	@ (8003604 <VectorDC+0x44>)
 80035c4:	f7ff f9cc 	bl	8002960 <sd_lld_serve_interrupt>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80035c8:	2330      	movs	r3, #48	@ 0x30
 80035ca:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80035ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003608 <VectorDC+0x48>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80035d6:	d102      	bne.n	80035de <VectorDC+0x1e>
 80035d8:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 80035dc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80035de:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 80035e2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 80035e6:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80035e8:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80035ea:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80035ee:	4a07      	ldr	r2, [pc, #28]	@ (800360c <VectorDC+0x4c>)
 80035f0:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80035f2:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 80035f4:	6889      	ldr	r1, [r1, #8]
 80035f6:	6892      	ldr	r2, [r2, #8]
 80035f8:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80035fa:	bf8c      	ite	hi
 80035fc:	4a04      	ldrhi	r2, [pc, #16]	@ (8003610 <VectorDC+0x50>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80035fe:	4a05      	ldrls	r2, [pc, #20]	@ (8003614 <VectorDC+0x54>)
 8003600:	619a      	str	r2, [r3, #24]
 8003602:	bd08      	pop	{r3, pc}
 8003604:	24000560 	.word	0x24000560
 8003608:	e000ed00 	.word	0xe000ed00
 800360c:	240005c0 	.word	0x240005c0
 8003610:	080003e3 	.word	0x080003e3
 8003614:	080003e6 	.word	0x080003e6
	...

08003620 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8003620:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8003622:	4810      	ldr	r0, [pc, #64]	@ (8003664 <Vector114+0x44>)
 8003624:	f7ff f99c 	bl	8002960 <sd_lld_serve_interrupt>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003628:	2330      	movs	r3, #48	@ 0x30
 800362a:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800362e:	4b0e      	ldr	r3, [pc, #56]	@ (8003668 <Vector114+0x48>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003636:	d102      	bne.n	800363e <Vector114+0x1e>
 8003638:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 800363c:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800363e:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003642:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003646:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003648:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800364a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 800364e:	4a07      	ldr	r2, [pc, #28]	@ (800366c <Vector114+0x4c>)
 8003650:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003652:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003654:	6889      	ldr	r1, [r1, #8]
 8003656:	6892      	ldr	r2, [r2, #8]
 8003658:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800365a:	bf8c      	ite	hi
 800365c:	4a04      	ldrhi	r2, [pc, #16]	@ (8003670 <Vector114+0x50>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 800365e:	4a05      	ldrls	r2, [pc, #20]	@ (8003674 <Vector114+0x54>)
 8003660:	619a      	str	r2, [r3, #24]
 8003662:	bd08      	pop	{r3, pc}
 8003664:	24000500 	.word	0x24000500
 8003668:	e000ed00 	.word	0xe000ed00
 800366c:	240005c0 	.word	0x240005c0
 8003670:	080003e3 	.word	0x080003e3
 8003674:	080003e6 	.word	0x080003e6
	...

08003680 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8003680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8003684:	f04f 4980 	mov.w	r9, #1073741824	@ 0x40000000
 8003688:	f8d9 3010 	ldr.w	r3, [r9, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 800368c:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8003690:	4013      	ands	r3, r2
 8003692:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 8003694:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8003696:	ea6f 0202 	mvn.w	r2, r2
 800369a:	f8c9 2010 	str.w	r2, [r9, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 800369e:	d40b      	bmi.n	80036b8 <VectorB0+0x38>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80036a0:	2330      	movs	r3, #48	@ 0x30
 80036a2:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80036a6:	4b3f      	ldr	r3, [pc, #252]	@ (80037a4 <VectorB0+0x124>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80036ae:	d14f      	bne.n	8003750 <VectorB0+0xd0>
 80036b0:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 80036b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036b8:	2330      	movs	r3, #48	@ 0x30
 80036ba:	f383 8811 	msr	BASEPRI, r3
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80036be:	4e3a      	ldr	r6, [pc, #232]	@ (80037a8 <VectorB0+0x128>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 80036c0:	f04f 0a00 	mov.w	sl, #0
 80036c4:	f106 0710 	add.w	r7, r6, #16
 80036c8:	f04f 0830 	mov.w	r8, #48	@ 0x30
 80036cc:	e009      	b.n	80036e2 <VectorB0+0x62>
 80036ce:	f38a 8811 	msr	BASEPRI, sl
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 80036d2:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 80036d6:	4620      	mov	r0, r4
 80036d8:	4798      	blx	r3
 80036da:	f388 8811 	msr	BASEPRI, r8

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80036de:	6963      	ldr	r3, [r4, #20]
 80036e0:	b9ab      	cbnz	r3, 800370e <VectorB0+0x8e>
  return (systime_t)STM32_ST_TIM->CNT;
 80036e2:	f8d9 0024 	ldr.w	r0, [r9, #36]	@ 0x24
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80036e6:	6934      	ldr	r4, [r6, #16]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80036e8:	69f5      	ldr	r5, [r6, #28]
    if (nowdelta < vtp->dlist.delta) {
 80036ea:	68a2      	ldr	r2, [r4, #8]
 80036ec:	1b41      	subs	r1, r0, r5
 80036ee:	4291      	cmp	r1, r2
 80036f0:	d342      	bcc.n	8003778 <VectorB0+0xf8>
  return systime + (systime_t)interval;
 80036f2:	4415      	add	r5, r2
  dlp->prev->next = dlp->next;
 80036f4:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 80036f8:	61f5      	str	r5, [r6, #28]
 80036fa:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 80036fc:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 80036fe:	f8c4 a000 	str.w	sl, [r4]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8003702:	6933      	ldr	r3, [r6, #16]
 8003704:	42bb      	cmp	r3, r7
 8003706:	d1e2      	bne.n	80036ce <VectorB0+0x4e>
  STM32_ST_TIM->DIER = 0U;
 8003708:	f8c9 a00c 	str.w	sl, [r9, #12]
 800370c:	e7df      	b.n	80036ce <VectorB0+0x4e>
  return (systime_t)STM32_ST_TIM->CNT;
 800370e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003712:	6a51      	ldr	r1, [r2, #36]	@ 0x24
  return (sysinterval_t)((systime_t)(end - start));
 8003714:	1b4a      	subs	r2, r1, r5
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8003716:	4293      	cmp	r3, r2
 8003718:	d317      	bcc.n	800374a <VectorB0+0xca>
  return (bool)(dlhp == dlhp->next);
 800371a:	6932      	ldr	r2, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 800371c:	42ba      	cmp	r2, r7
 800371e:	d104      	bne.n	800372a <VectorB0+0xaa>
 8003720:	e039      	b.n	8003796 <VectorB0+0x116>
    chDbgAssert(dlp != dlep, "element already in list");
 8003722:	4294      	cmp	r4, r2
 8003724:	d034      	beq.n	8003790 <VectorB0+0x110>
    delta -= dlp->delta;
 8003726:	1a5b      	subs	r3, r3, r1
    dlp = dlp->next;
 8003728:	6812      	ldr	r2, [r2, #0]
  while (likely(dlp->delta < delta)) {
 800372a:	6891      	ldr	r1, [r2, #8]
 800372c:	428b      	cmp	r3, r1
 800372e:	d8f8      	bhi.n	8003722 <VectorB0+0xa2>
  dlp->delta      = delta;
 8003730:	60a3      	str	r3, [r4, #8]
  dlp->delta -= delta;
 8003732:	6891      	ldr	r1, [r2, #8]
  dlp->next       = dlhp;
 8003734:	6022      	str	r2, [r4, #0]
  dlp->delta -= delta;
 8003736:	1ac9      	subs	r1, r1, r3
  dlp->prev       = dlp->next->prev;
 8003738:	6853      	ldr	r3, [r2, #4]
 800373a:	6063      	str	r3, [r4, #4]
  dlp->prev->next = dlp;
 800373c:	601c      	str	r4, [r3, #0]
  dlhp->delta = (sysinterval_t)-1;
 800373e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  dlp->delta -= delta;
 8003742:	e9c2 4101 	strd	r4, r1, [r2, #4]
  dlhp->delta = (sysinterval_t)-1;
 8003746:	61b3      	str	r3, [r6, #24]
}
 8003748:	e7be      	b.n	80036c8 <VectorB0+0x48>
        chDbgAssert(false, "skipped deadline");
 800374a:	4818      	ldr	r0, [pc, #96]	@ (80037ac <VectorB0+0x12c>)
 800374c:	f7fe fd98 	bl	8002280 <chSysHalt>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003750:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003754:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003758:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 800375a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800375c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003760:	4a11      	ldr	r2, [pc, #68]	@ (80037a8 <VectorB0+0x128>)
 8003762:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003764:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003766:	6889      	ldr	r1, [r1, #8]
 8003768:	6892      	ldr	r2, [r2, #8]
 800376a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800376c:	bf8c      	ite	hi
 800376e:	4a10      	ldrhi	r2, [pc, #64]	@ (80037b0 <VectorB0+0x130>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003770:	4a10      	ldrls	r2, [pc, #64]	@ (80037b4 <VectorB0+0x134>)
 8003772:	619a      	str	r2, [r3, #24]
 8003774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8003778:	42bc      	cmp	r4, r7
 800377a:	d005      	beq.n	8003788 <VectorB0+0x108>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 800377c:	1a12      	subs	r2, r2, r0
  vtlp->lasttime += nowdelta;
 800377e:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 8003780:	1951      	adds	r1, r2, r5
 8003782:	60a1      	str	r1, [r4, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(vtlp, now, vtp->dlist.delta);
 8003784:	f7ff f89c 	bl	80028c0 <vt_set_alarm.constprop.0>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003788:	2300      	movs	r3, #0
 800378a:	f383 8811 	msr	BASEPRI, r3
}
 800378e:	e787      	b.n	80036a0 <VectorB0+0x20>
    chDbgAssert(dlp != dlep, "element already in list");
 8003790:	4809      	ldr	r0, [pc, #36]	@ (80037b8 <VectorB0+0x138>)
 8003792:	f7fe fd75 	bl	8002280 <chSysHalt>
        delay = vtp->reload - nowdelta;
 8003796:	1a5b      	subs	r3, r3, r1
        vt_insert_first(vtlp, vtp, now, delay);
 8003798:	4620      	mov	r0, r4
 800379a:	195a      	adds	r2, r3, r5
 800379c:	f7ff f848 	bl	8002830 <vt_insert_first.constprop.0>
        return;
 80037a0:	e7f2      	b.n	8003788 <VectorB0+0x108>
 80037a2:	bf00      	nop
 80037a4:	e000ed00 	.word	0xe000ed00
 80037a8:	240005c0 	.word	0x240005c0
 80037ac:	08005aa8 	.word	0x08005aa8
 80037b0:	080003e3 	.word	0x080003e3
 80037b4:	080003e6 	.word	0x080003e6
 80037b8:	08005a98 	.word	0x08005a98
 80037bc:	00000000 	.word	0x00000000

080037c0 <Vector118>:
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
  uint32_t sr;

  sr  = gptp->tim->SR;
 80037c0:	481f      	ldr	r0, [pc, #124]	@ (8003840 <Vector118+0x80>)
 80037c2:	68c2      	ldr	r2, [r0, #12]
/**
 * @brief   TIM6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM6_HANDLER) {
 80037c4:	b508      	push	{r3, lr}
 80037c6:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80037c8:	68d1      	ldr	r1, [r2, #12]
 80037ca:	400b      	ands	r3, r1
 80037cc:	b2d9      	uxtb	r1, r3
  gptp->tim->SR = ~sr;
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 80037ce:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
 80037d0:	ea6f 0101 	mvn.w	r1, r1
 80037d4:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 80037d6:	d507      	bpl.n	80037e8 <Vector118+0x28>
    _gpt_isr_invoke_cb(gptp);
 80037d8:	7803      	ldrb	r3, [r0, #0]
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d022      	beq.n	8003824 <Vector118+0x64>
 80037de:	6843      	ldr	r3, [r0, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	b10b      	cbz	r3, 80037e8 <Vector118+0x28>
 80037e4:	4816      	ldr	r0, [pc, #88]	@ (8003840 <Vector118+0x80>)
 80037e6:	4798      	blx	r3
 80037e8:	2330      	movs	r3, #48	@ 0x30
 80037ea:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80037ee:	4b15      	ldr	r3, [pc, #84]	@ (8003844 <Vector118+0x84>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80037f6:	d102      	bne.n	80037fe <Vector118+0x3e>
 80037f8:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 80037fc:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80037fe:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003802:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003806:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003808:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800380a:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 800380e:	4a0e      	ldr	r2, [pc, #56]	@ (8003848 <Vector118+0x88>)
 8003810:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003812:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003814:	6889      	ldr	r1, [r1, #8]
 8003816:	6892      	ldr	r2, [r2, #8]
 8003818:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800381a:	bf8c      	ite	hi
 800381c:	4a0b      	ldrhi	r2, [pc, #44]	@ (800384c <Vector118+0x8c>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 800381e:	4a0c      	ldrls	r2, [pc, #48]	@ (8003850 <Vector118+0x90>)
 8003820:	619a      	str	r2, [r3, #24]
 8003822:	bd08      	pop	{r3, pc}
  gptp->tim->CR1 = 0U;                          /* Initially stopped.       */
 8003824:	2300      	movs	r3, #0
    _gpt_isr_invoke_cb(gptp);
 8003826:	2102      	movs	r1, #2
 8003828:	7001      	strb	r1, [r0, #0]
  gptp->tim->CR1 = 0U;                          /* Initially stopped.       */
 800382a:	6013      	str	r3, [r2, #0]
  gptp->tim->SR  = 0U;                          /* Clear pending IRQs.      */
 800382c:	6113      	str	r3, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 800382e:	68d3      	ldr	r3, [r2, #12]
 8003830:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003834:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
 8003836:	6843      	ldr	r3, [r0, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1d2      	bne.n	80037e4 <Vector118+0x24>
 800383e:	e7d3      	b.n	80037e8 <Vector118+0x28>
 8003840:	240004f0 	.word	0x240004f0
 8003844:	e000ed00 	.word	0xe000ed00
 8003848:	240005c0 	.word	0x240005c0
 800384c:	080003e3 	.word	0x080003e3
 8003850:	080003e6 	.word	0x080003e6
	...

08003860 <Vector244>:
/**
 * @brief   BDMA1 stream 0 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8003860:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8003862:	4b14      	ldr	r3, [pc, #80]	@ (80038b4 <Vector244+0x54>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 8003864:	4814      	ldr	r0, [pc, #80]	@ (80038b8 <Vector244+0x58>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8003866:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 8003868:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 800386a:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 800386e:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 8003870:	b10a      	cbz	r2, 8003876 <Vector244+0x16>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8003872:	6880      	ldr	r0, [r0, #8]
 8003874:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003876:	2330      	movs	r3, #48	@ 0x30
 8003878:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800387c:	4b0f      	ldr	r3, [pc, #60]	@ (80038bc <Vector244+0x5c>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003884:	d102      	bne.n	800388c <Vector244+0x2c>
 8003886:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800388a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800388c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003890:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003894:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003896:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003898:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 800389c:	4a08      	ldr	r2, [pc, #32]	@ (80038c0 <Vector244+0x60>)
 800389e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80038a0:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 80038a2:	6889      	ldr	r1, [r1, #8]
 80038a4:	6892      	ldr	r2, [r2, #8]
 80038a6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80038a8:	bf8c      	ite	hi
 80038aa:	4a06      	ldrhi	r2, [pc, #24]	@ (80038c4 <Vector244+0x64>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80038ac:	4a06      	ldrls	r2, [pc, #24]	@ (80038c8 <Vector244+0x68>)
 80038ae:	619a      	str	r2, [r3, #24]
 80038b0:	bd08      	pop	{r3, pc}
 80038b2:	bf00      	nop
 80038b4:	58025400 	.word	0x58025400
 80038b8:	240004ac 	.word	0x240004ac
 80038bc:	e000ed00 	.word	0xe000ed00
 80038c0:	240005c0 	.word	0x240005c0
 80038c4:	080003e3 	.word	0x080003e3
 80038c8:	080003e6 	.word	0x080003e6
 80038cc:	00000000 	.word	0x00000000

080038d0 <Vector248>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80038d0:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <Vector248+0x58>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 80038d2:	4816      	ldr	r0, [pc, #88]	@ (800392c <Vector248+0x5c>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80038d4:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 80038d6:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 80038d8:	0909      	lsrs	r1, r1, #4
 80038da:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 80038de:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 4U;
 80038e0:	010c      	lsls	r4, r1, #4
 80038e2:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 80038e4:	b10a      	cbz	r2, 80038ea <Vector248+0x1a>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 80038e6:	6900      	ldr	r0, [r0, #16]
 80038e8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80038ea:	2330      	movs	r3, #48	@ 0x30
 80038ec:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80038f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003930 <Vector248+0x60>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80038f8:	d102      	bne.n	8003900 <Vector248+0x30>
 80038fa:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80038fe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003900:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003904:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003908:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 800390a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800390c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003910:	4a08      	ldr	r2, [pc, #32]	@ (8003934 <Vector248+0x64>)
 8003912:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003914:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003916:	6889      	ldr	r1, [r1, #8]
 8003918:	6892      	ldr	r2, [r2, #8]
 800391a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800391c:	bf8c      	ite	hi
 800391e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003938 <Vector248+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003920:	4a06      	ldrls	r2, [pc, #24]	@ (800393c <Vector248+0x6c>)
 8003922:	619a      	str	r2, [r3, #24]
 8003924:	bd10      	pop	{r4, pc}
 8003926:	bf00      	nop
 8003928:	58025400 	.word	0x58025400
 800392c:	240004ac 	.word	0x240004ac
 8003930:	e000ed00 	.word	0xe000ed00
 8003934:	240005c0 	.word	0x240005c0
 8003938:	080003e3 	.word	0x080003e3
 800393c:	080003e6 	.word	0x080003e6

08003940 <Vector24C>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8003940:	4b15      	ldr	r3, [pc, #84]	@ (8003998 <Vector24C+0x58>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 8003942:	4816      	ldr	r0, [pc, #88]	@ (800399c <Vector24C+0x5c>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8003944:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 8003946:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8003948:	0a09      	lsrs	r1, r1, #8
 800394a:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 800394e:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 8U;
 8003950:	020c      	lsls	r4, r1, #8
 8003952:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 8003954:	b10a      	cbz	r2, 800395a <Vector24C+0x1a>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8003956:	6980      	ldr	r0, [r0, #24]
 8003958:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800395a:	2330      	movs	r3, #48	@ 0x30
 800395c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003960:	4b0f      	ldr	r3, [pc, #60]	@ (80039a0 <Vector24C+0x60>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003968:	d102      	bne.n	8003970 <Vector24C+0x30>
 800396a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800396e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003970:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003974:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003978:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 800397a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800397c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003980:	4a08      	ldr	r2, [pc, #32]	@ (80039a4 <Vector24C+0x64>)
 8003982:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003984:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003986:	6889      	ldr	r1, [r1, #8]
 8003988:	6892      	ldr	r2, [r2, #8]
 800398a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800398c:	bf8c      	ite	hi
 800398e:	4a06      	ldrhi	r2, [pc, #24]	@ (80039a8 <Vector24C+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003990:	4a06      	ldrls	r2, [pc, #24]	@ (80039ac <Vector24C+0x6c>)
 8003992:	619a      	str	r2, [r3, #24]
 8003994:	bd10      	pop	{r4, pc}
 8003996:	bf00      	nop
 8003998:	58025400 	.word	0x58025400
 800399c:	240004ac 	.word	0x240004ac
 80039a0:	e000ed00 	.word	0xe000ed00
 80039a4:	240005c0 	.word	0x240005c0
 80039a8:	080003e3 	.word	0x080003e3
 80039ac:	080003e6 	.word	0x080003e6

080039b0 <Vector250>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 80039b0:	4b15      	ldr	r3, [pc, #84]	@ (8003a08 <Vector250+0x58>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 80039b2:	4816      	ldr	r0, [pc, #88]	@ (8003a0c <Vector250+0x5c>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 80039b4:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 80039b6:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 80039b8:	0b09      	lsrs	r1, r1, #12
 80039ba:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 80039be:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 12U;
 80039c0:	030c      	lsls	r4, r1, #12
 80039c2:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 80039c4:	b10a      	cbz	r2, 80039ca <Vector250+0x1a>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 80039c6:	6a00      	ldr	r0, [r0, #32]
 80039c8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80039ca:	2330      	movs	r3, #48	@ 0x30
 80039cc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80039d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a10 <Vector250+0x60>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80039d8:	d102      	bne.n	80039e0 <Vector250+0x30>
 80039da:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80039de:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80039e0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 80039e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 80039e8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80039ea:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80039ec:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80039f0:	4a08      	ldr	r2, [pc, #32]	@ (8003a14 <Vector250+0x64>)
 80039f2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80039f4:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 80039f6:	6889      	ldr	r1, [r1, #8]
 80039f8:	6892      	ldr	r2, [r2, #8]
 80039fa:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80039fc:	bf8c      	ite	hi
 80039fe:	4a06      	ldrhi	r2, [pc, #24]	@ (8003a18 <Vector250+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003a00:	4a06      	ldrls	r2, [pc, #24]	@ (8003a1c <Vector250+0x6c>)
 8003a02:	619a      	str	r2, [r3, #24]
 8003a04:	bd10      	pop	{r4, pc}
 8003a06:	bf00      	nop
 8003a08:	58025400 	.word	0x58025400
 8003a0c:	240004ac 	.word	0x240004ac
 8003a10:	e000ed00 	.word	0xe000ed00
 8003a14:	240005c0 	.word	0x240005c0
 8003a18:	080003e3 	.word	0x080003e3
 8003a1c:	080003e6 	.word	0x080003e6

08003a20 <Vector254>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8003a20:	4b15      	ldr	r3, [pc, #84]	@ (8003a78 <Vector254+0x58>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 8003a22:	4816      	ldr	r0, [pc, #88]	@ (8003a7c <Vector254+0x5c>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8003a24:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 8003a26:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8003a28:	0c09      	lsrs	r1, r1, #16
 8003a2a:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8003a2e:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 16U;
 8003a30:	040c      	lsls	r4, r1, #16
 8003a32:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 8003a34:	b10a      	cbz	r2, 8003a3a <Vector254+0x1a>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8003a36:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8003a38:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003a3a:	2330      	movs	r3, #48	@ 0x30
 8003a3c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003a40:	4b0f      	ldr	r3, [pc, #60]	@ (8003a80 <Vector254+0x60>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003a48:	d102      	bne.n	8003a50 <Vector254+0x30>
 8003a4a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8003a4e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003a50:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003a54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003a58:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003a5a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003a5c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003a60:	4a08      	ldr	r2, [pc, #32]	@ (8003a84 <Vector254+0x64>)
 8003a62:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003a64:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003a66:	6889      	ldr	r1, [r1, #8]
 8003a68:	6892      	ldr	r2, [r2, #8]
 8003a6a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003a6c:	bf8c      	ite	hi
 8003a6e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003a88 <Vector254+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003a70:	4a06      	ldrls	r2, [pc, #24]	@ (8003a8c <Vector254+0x6c>)
 8003a72:	619a      	str	r2, [r3, #24]
 8003a74:	bd10      	pop	{r4, pc}
 8003a76:	bf00      	nop
 8003a78:	58025400 	.word	0x58025400
 8003a7c:	240004ac 	.word	0x240004ac
 8003a80:	e000ed00 	.word	0xe000ed00
 8003a84:	240005c0 	.word	0x240005c0
 8003a88:	080003e3 	.word	0x080003e3
 8003a8c:	080003e6 	.word	0x080003e6

08003a90 <Vector258>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8003a90:	4b15      	ldr	r3, [pc, #84]	@ (8003ae8 <Vector258+0x58>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 8003a92:	4816      	ldr	r0, [pc, #88]	@ (8003aec <Vector258+0x5c>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8003a94:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 8003a96:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8003a98:	0d09      	lsrs	r1, r1, #20
 8003a9a:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8003a9e:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 20U;
 8003aa0:	050c      	lsls	r4, r1, #20
 8003aa2:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 8003aa4:	b10a      	cbz	r2, 8003aaa <Vector258+0x1a>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8003aa6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8003aa8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003aaa:	2330      	movs	r3, #48	@ 0x30
 8003aac:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8003af0 <Vector258+0x60>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003ab8:	d102      	bne.n	8003ac0 <Vector258+0x30>
 8003aba:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8003abe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003ac0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003ac4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003ac8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003aca:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003acc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003ad0:	4a08      	ldr	r2, [pc, #32]	@ (8003af4 <Vector258+0x64>)
 8003ad2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003ad4:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003ad6:	6889      	ldr	r1, [r1, #8]
 8003ad8:	6892      	ldr	r2, [r2, #8]
 8003ada:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003adc:	bf8c      	ite	hi
 8003ade:	4a06      	ldrhi	r2, [pc, #24]	@ (8003af8 <Vector258+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003ae0:	4a06      	ldrls	r2, [pc, #24]	@ (8003afc <Vector258+0x6c>)
 8003ae2:	619a      	str	r2, [r3, #24]
 8003ae4:	bd10      	pop	{r4, pc}
 8003ae6:	bf00      	nop
 8003ae8:	58025400 	.word	0x58025400
 8003aec:	240004ac 	.word	0x240004ac
 8003af0:	e000ed00 	.word	0xe000ed00
 8003af4:	240005c0 	.word	0x240005c0
 8003af8:	080003e3 	.word	0x080003e3
 8003afc:	080003e6 	.word	0x080003e6

08003b00 <Vector25C>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8003b00:	4b15      	ldr	r3, [pc, #84]	@ (8003b58 <Vector25C+0x58>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 8003b02:	4816      	ldr	r0, [pc, #88]	@ (8003b5c <Vector25C+0x5c>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8003b04:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 8003b06:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8003b08:	0e09      	lsrs	r1, r1, #24
 8003b0a:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8003b0e:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 24U;
 8003b10:	060c      	lsls	r4, r1, #24
 8003b12:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 8003b14:	b10a      	cbz	r2, 8003b1a <Vector25C+0x1a>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8003b16:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8003b18:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003b1a:	2330      	movs	r3, #48	@ 0x30
 8003b1c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003b20:	4b0f      	ldr	r3, [pc, #60]	@ (8003b60 <Vector25C+0x60>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003b28:	d102      	bne.n	8003b30 <Vector25C+0x30>
 8003b2a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8003b2e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003b30:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003b34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003b38:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003b3a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003b3c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003b40:	4a08      	ldr	r2, [pc, #32]	@ (8003b64 <Vector25C+0x64>)
 8003b42:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003b44:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003b46:	6889      	ldr	r1, [r1, #8]
 8003b48:	6892      	ldr	r2, [r2, #8]
 8003b4a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003b4c:	bf8c      	ite	hi
 8003b4e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003b68 <Vector25C+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003b50:	4a06      	ldrls	r2, [pc, #24]	@ (8003b6c <Vector25C+0x6c>)
 8003b52:	619a      	str	r2, [r3, #24]
 8003b54:	bd10      	pop	{r4, pc}
 8003b56:	bf00      	nop
 8003b58:	58025400 	.word	0x58025400
 8003b5c:	240004ac 	.word	0x240004ac
 8003b60:	e000ed00 	.word	0xe000ed00
 8003b64:	240005c0 	.word	0x240005c0
 8003b68:	080003e3 	.word	0x080003e3
 8003b6c:	080003e6 	.word	0x080003e6

08003b70 <Vector260>:
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8003b70:	4b15      	ldr	r3, [pc, #84]	@ (8003bc8 <Vector260+0x58>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 8003b72:	4816      	ldr	r0, [pc, #88]	@ (8003bcc <Vector260+0x5c>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8003b74:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 8003b76:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8003b78:	0f09      	lsrs	r1, r1, #28
 8003b7a:	f001 010e 	and.w	r1, r1, #14
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8003b7e:	b510      	push	{r4, lr}
  BDMA->IFCR = flags << 28U;
 8003b80:	070c      	lsls	r4, r1, #28
 8003b82:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 8003b84:	b10a      	cbz	r2, 8003b8a <Vector260+0x1a>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8003b86:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 8003b88:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003b8a:	2330      	movs	r3, #48	@ 0x30
 8003b8c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003b90:	4b0f      	ldr	r3, [pc, #60]	@ (8003bd0 <Vector260+0x60>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003b98:	d102      	bne.n	8003ba0 <Vector260+0x30>
 8003b9a:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8003b9e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003ba0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003ba4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003ba8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003baa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003bac:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003bb0:	4a08      	ldr	r2, [pc, #32]	@ (8003bd4 <Vector260+0x64>)
 8003bb2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003bb4:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003bb6:	6889      	ldr	r1, [r1, #8]
 8003bb8:	6892      	ldr	r2, [r2, #8]
 8003bba:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003bbc:	bf8c      	ite	hi
 8003bbe:	4a06      	ldrhi	r2, [pc, #24]	@ (8003bd8 <Vector260+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003bc0:	4a06      	ldrls	r2, [pc, #24]	@ (8003bdc <Vector260+0x6c>)
 8003bc2:	619a      	str	r2, [r3, #24]
 8003bc4:	bd10      	pop	{r4, pc}
 8003bc6:	bf00      	nop
 8003bc8:	58025400 	.word	0x58025400
 8003bcc:	240004ac 	.word	0x240004ac
 8003bd0:	e000ed00 	.word	0xe000ed00
 8003bd4:	240005c0 	.word	0x240005c0
 8003bd8:	080003e3 	.word	0x080003e3
 8003bdc:	080003e6 	.word	0x080003e6

08003be0 <Vector6C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8003be0:	b508      	push	{r3, lr}
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003be2:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <Vector6C+0x54>)
  if (dma.streams[0].func)
 8003be4:	4814      	ldr	r0, [pc, #80]	@ (8003c38 <Vector6C+0x58>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003be6:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8003be8:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003bea:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
  DMA1->LIFCR = flags << 0U;
 8003bee:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8003bf0:	b10a      	cbz	r2, 8003bf6 <Vector6C+0x16>
    dma.streams[0].func(dma.streams[0].param, flags);
 8003bf2:	6880      	ldr	r0, [r0, #8]
 8003bf4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003bf6:	2330      	movs	r3, #48	@ 0x30
 8003bf8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8003c3c <Vector6C+0x5c>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003c04:	d102      	bne.n	8003c0c <Vector6C+0x2c>
 8003c06:	f383 8811 	msr	BASEPRI, r3
}
 8003c0a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003c0c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003c10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003c14:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003c16:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003c18:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003c1c:	4a08      	ldr	r2, [pc, #32]	@ (8003c40 <Vector6C+0x60>)
 8003c1e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003c20:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003c22:	6889      	ldr	r1, [r1, #8]
 8003c24:	6892      	ldr	r2, [r2, #8]
 8003c26:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003c28:	bf8c      	ite	hi
 8003c2a:	4a06      	ldrhi	r2, [pc, #24]	@ (8003c44 <Vector6C+0x64>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003c2c:	4a06      	ldrls	r2, [pc, #24]	@ (8003c48 <Vector6C+0x68>)
 8003c2e:	619a      	str	r2, [r3, #24]
 8003c30:	bd08      	pop	{r3, pc}
 8003c32:	bf00      	nop
 8003c34:	40020000 	.word	0x40020000
 8003c38:	24000428 	.word	0x24000428
 8003c3c:	e000ed00 	.word	0xe000ed00
 8003c40:	240005c0 	.word	0x240005c0
 8003c44:	080003e3 	.word	0x080003e3
 8003c48:	080003e6 	.word	0x080003e6
 8003c4c:	00000000 	.word	0x00000000

08003c50 <Vector70>:
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003c50:	4b15      	ldr	r3, [pc, #84]	@ (8003ca8 <Vector70+0x58>)
  if (dma.streams[1].func)
 8003c52:	4816      	ldr	r0, [pc, #88]	@ (8003cac <Vector70+0x5c>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003c54:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 8003c56:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003c58:	0989      	lsrs	r1, r1, #6
 8003c5a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8003c5e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 6U;
 8003c60:	018c      	lsls	r4, r1, #6
 8003c62:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8003c64:	b10a      	cbz	r2, 8003c6a <Vector70+0x1a>
    dma.streams[1].func(dma.streams[1].param, flags);
 8003c66:	6900      	ldr	r0, [r0, #16]
 8003c68:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003c6a:	2330      	movs	r3, #48	@ 0x30
 8003c6c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003c70:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb0 <Vector70+0x60>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003c78:	d102      	bne.n	8003c80 <Vector70+0x30>
 8003c7a:	f383 8811 	msr	BASEPRI, r3
}
 8003c7e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003c80:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003c84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003c88:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003c8a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003c8c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003c90:	4a08      	ldr	r2, [pc, #32]	@ (8003cb4 <Vector70+0x64>)
 8003c92:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003c94:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003c96:	6889      	ldr	r1, [r1, #8]
 8003c98:	6892      	ldr	r2, [r2, #8]
 8003c9a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003c9c:	bf8c      	ite	hi
 8003c9e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003cb8 <Vector70+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003ca0:	4a06      	ldrls	r2, [pc, #24]	@ (8003cbc <Vector70+0x6c>)
 8003ca2:	619a      	str	r2, [r3, #24]
 8003ca4:	bd10      	pop	{r4, pc}
 8003ca6:	bf00      	nop
 8003ca8:	40020000 	.word	0x40020000
 8003cac:	24000428 	.word	0x24000428
 8003cb0:	e000ed00 	.word	0xe000ed00
 8003cb4:	240005c0 	.word	0x240005c0
 8003cb8:	080003e3 	.word	0x080003e3
 8003cbc:	080003e6 	.word	0x080003e6

08003cc0 <Vector74>:
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003cc0:	4b15      	ldr	r3, [pc, #84]	@ (8003d18 <Vector74+0x58>)
  if (dma.streams[2].func)
 8003cc2:	4816      	ldr	r0, [pc, #88]	@ (8003d1c <Vector74+0x5c>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003cc4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8003cc6:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8003cc8:	0c09      	lsrs	r1, r1, #16
 8003cca:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8003cce:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 16U;
 8003cd0:	040c      	lsls	r4, r1, #16
 8003cd2:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8003cd4:	b10a      	cbz	r2, 8003cda <Vector74+0x1a>
    dma.streams[2].func(dma.streams[2].param, flags);
 8003cd6:	6980      	ldr	r0, [r0, #24]
 8003cd8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003cda:	2330      	movs	r3, #48	@ 0x30
 8003cdc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d20 <Vector74+0x60>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003ce8:	d102      	bne.n	8003cf0 <Vector74+0x30>
 8003cea:	f383 8811 	msr	BASEPRI, r3
}
 8003cee:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003cf0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003cf4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003cf8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003cfa:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003cfc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003d00:	4a08      	ldr	r2, [pc, #32]	@ (8003d24 <Vector74+0x64>)
 8003d02:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003d04:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003d06:	6889      	ldr	r1, [r1, #8]
 8003d08:	6892      	ldr	r2, [r2, #8]
 8003d0a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003d0c:	bf8c      	ite	hi
 8003d0e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003d28 <Vector74+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003d10:	4a06      	ldrls	r2, [pc, #24]	@ (8003d2c <Vector74+0x6c>)
 8003d12:	619a      	str	r2, [r3, #24]
 8003d14:	bd10      	pop	{r4, pc}
 8003d16:	bf00      	nop
 8003d18:	40020000 	.word	0x40020000
 8003d1c:	24000428 	.word	0x24000428
 8003d20:	e000ed00 	.word	0xe000ed00
 8003d24:	240005c0 	.word	0x240005c0
 8003d28:	080003e3 	.word	0x080003e3
 8003d2c:	080003e6 	.word	0x080003e6

08003d30 <Vector78>:
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003d30:	4b15      	ldr	r3, [pc, #84]	@ (8003d88 <Vector78+0x58>)
  if (dma.streams[3].func)
 8003d32:	4816      	ldr	r0, [pc, #88]	@ (8003d8c <Vector78+0x5c>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003d34:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8003d36:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8003d38:	0d89      	lsrs	r1, r1, #22
 8003d3a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8003d3e:	b510      	push	{r4, lr}
  DMA1->LIFCR = flags << 22U;
 8003d40:	058c      	lsls	r4, r1, #22
 8003d42:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8003d44:	b10a      	cbz	r2, 8003d4a <Vector78+0x1a>
    dma.streams[3].func(dma.streams[3].param, flags);
 8003d46:	6a00      	ldr	r0, [r0, #32]
 8003d48:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003d4a:	2330      	movs	r3, #48	@ 0x30
 8003d4c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003d50:	4b0f      	ldr	r3, [pc, #60]	@ (8003d90 <Vector78+0x60>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003d58:	d102      	bne.n	8003d60 <Vector78+0x30>
 8003d5a:	f383 8811 	msr	BASEPRI, r3
}
 8003d5e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003d60:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003d64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003d68:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003d6a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003d6c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003d70:	4a08      	ldr	r2, [pc, #32]	@ (8003d94 <Vector78+0x64>)
 8003d72:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003d74:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003d76:	6889      	ldr	r1, [r1, #8]
 8003d78:	6892      	ldr	r2, [r2, #8]
 8003d7a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003d7c:	bf8c      	ite	hi
 8003d7e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003d98 <Vector78+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003d80:	4a06      	ldrls	r2, [pc, #24]	@ (8003d9c <Vector78+0x6c>)
 8003d82:	619a      	str	r2, [r3, #24]
 8003d84:	bd10      	pop	{r4, pc}
 8003d86:	bf00      	nop
 8003d88:	40020000 	.word	0x40020000
 8003d8c:	24000428 	.word	0x24000428
 8003d90:	e000ed00 	.word	0xe000ed00
 8003d94:	240005c0 	.word	0x240005c0
 8003d98:	080003e3 	.word	0x080003e3
 8003d9c:	080003e6 	.word	0x080003e6

08003da0 <Vector7C>:
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8003da0:	b508      	push	{r3, lr}
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003da2:	4b14      	ldr	r3, [pc, #80]	@ (8003df4 <Vector7C+0x54>)
  if (dma.streams[4].func)
 8003da4:	4814      	ldr	r0, [pc, #80]	@ (8003df8 <Vector7C+0x58>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003da6:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8003da8:	6a42      	ldr	r2, [r0, #36]	@ 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8003daa:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
  DMA1->HIFCR = flags << 0U;
 8003dae:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8003db0:	b10a      	cbz	r2, 8003db6 <Vector7C+0x16>
    dma.streams[4].func(dma.streams[4].param, flags);
 8003db2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8003db4:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003db6:	2330      	movs	r3, #48	@ 0x30
 8003db8:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003dfc <Vector7C+0x5c>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003dc4:	d102      	bne.n	8003dcc <Vector7C+0x2c>
 8003dc6:	f383 8811 	msr	BASEPRI, r3
}
 8003dca:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003dcc:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003dd0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003dd4:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003dd6:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003dd8:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003ddc:	4a08      	ldr	r2, [pc, #32]	@ (8003e00 <Vector7C+0x60>)
 8003dde:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003de0:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003de2:	6889      	ldr	r1, [r1, #8]
 8003de4:	6892      	ldr	r2, [r2, #8]
 8003de6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003de8:	bf8c      	ite	hi
 8003dea:	4a06      	ldrhi	r2, [pc, #24]	@ (8003e04 <Vector7C+0x64>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003dec:	4a06      	ldrls	r2, [pc, #24]	@ (8003e08 <Vector7C+0x68>)
 8003dee:	619a      	str	r2, [r3, #24]
 8003df0:	bd08      	pop	{r3, pc}
 8003df2:	bf00      	nop
 8003df4:	40020000 	.word	0x40020000
 8003df8:	24000428 	.word	0x24000428
 8003dfc:	e000ed00 	.word	0xe000ed00
 8003e00:	240005c0 	.word	0x240005c0
 8003e04:	080003e3 	.word	0x080003e3
 8003e08:	080003e6 	.word	0x080003e6
 8003e0c:	00000000 	.word	0x00000000

08003e10 <Vector80>:
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e10:	4b15      	ldr	r3, [pc, #84]	@ (8003e68 <Vector80+0x58>)
  if (dma.streams[5].func)
 8003e12:	4816      	ldr	r0, [pc, #88]	@ (8003e6c <Vector80+0x5c>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e14:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8003e16:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8003e18:	0989      	lsrs	r1, r1, #6
 8003e1a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8003e1e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 6U;
 8003e20:	018c      	lsls	r4, r1, #6
 8003e22:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8003e24:	b10a      	cbz	r2, 8003e2a <Vector80+0x1a>
    dma.streams[5].func(dma.streams[5].param, flags);
 8003e26:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8003e28:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003e2a:	2330      	movs	r3, #48	@ 0x30
 8003e2c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003e30:	4b0f      	ldr	r3, [pc, #60]	@ (8003e70 <Vector80+0x60>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003e38:	d102      	bne.n	8003e40 <Vector80+0x30>
 8003e3a:	f383 8811 	msr	BASEPRI, r3
}
 8003e3e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003e40:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003e44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003e48:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003e4a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003e4c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003e50:	4a08      	ldr	r2, [pc, #32]	@ (8003e74 <Vector80+0x64>)
 8003e52:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003e54:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003e56:	6889      	ldr	r1, [r1, #8]
 8003e58:	6892      	ldr	r2, [r2, #8]
 8003e5a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003e5c:	bf8c      	ite	hi
 8003e5e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003e78 <Vector80+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003e60:	4a06      	ldrls	r2, [pc, #24]	@ (8003e7c <Vector80+0x6c>)
 8003e62:	619a      	str	r2, [r3, #24]
 8003e64:	bd10      	pop	{r4, pc}
 8003e66:	bf00      	nop
 8003e68:	40020000 	.word	0x40020000
 8003e6c:	24000428 	.word	0x24000428
 8003e70:	e000ed00 	.word	0xe000ed00
 8003e74:	240005c0 	.word	0x240005c0
 8003e78:	080003e3 	.word	0x080003e3
 8003e7c:	080003e6 	.word	0x080003e6

08003e80 <Vector84>:
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e80:	4b15      	ldr	r3, [pc, #84]	@ (8003ed8 <Vector84+0x58>)
  if (dma.streams[6].func)
 8003e82:	4816      	ldr	r0, [pc, #88]	@ (8003edc <Vector84+0x5c>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e84:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8003e86:	6b42      	ldr	r2, [r0, #52]	@ 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8003e88:	0c09      	lsrs	r1, r1, #16
 8003e8a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8003e8e:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 16U;
 8003e90:	040c      	lsls	r4, r1, #16
 8003e92:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 8003e94:	b10a      	cbz	r2, 8003e9a <Vector84+0x1a>
    dma.streams[6].func(dma.streams[6].param, flags);
 8003e96:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8003e98:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003e9a:	2330      	movs	r3, #48	@ 0x30
 8003e9c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8003ee0 <Vector84+0x60>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003ea8:	d102      	bne.n	8003eb0 <Vector84+0x30>
 8003eaa:	f383 8811 	msr	BASEPRI, r3
}
 8003eae:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003eb0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003eb4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003eb8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003eba:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003ebc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003ec0:	4a08      	ldr	r2, [pc, #32]	@ (8003ee4 <Vector84+0x64>)
 8003ec2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003ec4:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003ec6:	6889      	ldr	r1, [r1, #8]
 8003ec8:	6892      	ldr	r2, [r2, #8]
 8003eca:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003ecc:	bf8c      	ite	hi
 8003ece:	4a06      	ldrhi	r2, [pc, #24]	@ (8003ee8 <Vector84+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003ed0:	4a06      	ldrls	r2, [pc, #24]	@ (8003eec <Vector84+0x6c>)
 8003ed2:	619a      	str	r2, [r3, #24]
 8003ed4:	bd10      	pop	{r4, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40020000 	.word	0x40020000
 8003edc:	24000428 	.word	0x24000428
 8003ee0:	e000ed00 	.word	0xe000ed00
 8003ee4:	240005c0 	.word	0x240005c0
 8003ee8:	080003e3 	.word	0x080003e3
 8003eec:	080003e6 	.word	0x080003e6

08003ef0 <VectorFC>:
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ef0:	4b15      	ldr	r3, [pc, #84]	@ (8003f48 <VectorFC+0x58>)
  if (dma.streams[7].func)
 8003ef2:	4816      	ldr	r0, [pc, #88]	@ (8003f4c <VectorFC+0x5c>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ef4:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 8003ef6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8003ef8:	0d89      	lsrs	r1, r1, #22
 8003efa:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8003efe:	b510      	push	{r4, lr}
  DMA1->HIFCR = flags << 22U;
 8003f00:	058c      	lsls	r4, r1, #22
 8003f02:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 8003f04:	b10a      	cbz	r2, 8003f0a <VectorFC+0x1a>
    dma.streams[7].func(dma.streams[7].param, flags);
 8003f06:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 8003f08:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003f0a:	2330      	movs	r3, #48	@ 0x30
 8003f0c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003f10:	4b0f      	ldr	r3, [pc, #60]	@ (8003f50 <VectorFC+0x60>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003f18:	d102      	bne.n	8003f20 <VectorFC+0x30>
 8003f1a:	f383 8811 	msr	BASEPRI, r3
}
 8003f1e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003f20:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003f24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003f28:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003f2a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003f2c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003f30:	4a08      	ldr	r2, [pc, #32]	@ (8003f54 <VectorFC+0x64>)
 8003f32:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003f34:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003f36:	6889      	ldr	r1, [r1, #8]
 8003f38:	6892      	ldr	r2, [r2, #8]
 8003f3a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003f3c:	bf8c      	ite	hi
 8003f3e:	4a06      	ldrhi	r2, [pc, #24]	@ (8003f58 <VectorFC+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003f40:	4a06      	ldrls	r2, [pc, #24]	@ (8003f5c <VectorFC+0x6c>)
 8003f42:	619a      	str	r2, [r3, #24]
 8003f44:	bd10      	pop	{r4, pc}
 8003f46:	bf00      	nop
 8003f48:	40020000 	.word	0x40020000
 8003f4c:	24000428 	.word	0x24000428
 8003f50:	e000ed00 	.word	0xe000ed00
 8003f54:	240005c0 	.word	0x240005c0
 8003f58:	080003e3 	.word	0x080003e3
 8003f5c:	080003e6 	.word	0x080003e6

08003f60 <Vector120>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8003f60:	b508      	push	{r3, lr}
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f62:	4b14      	ldr	r3, [pc, #80]	@ (8003fb4 <Vector120+0x54>)
  if (dma.streams[8].func)
 8003f64:	4814      	ldr	r0, [pc, #80]	@ (8003fb8 <Vector120+0x58>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f66:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8003f68:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8003f6a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
  DMA2->LIFCR = flags << 0U;
 8003f6e:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8003f70:	b10a      	cbz	r2, 8003f76 <Vector120+0x16>
    dma.streams[8].func(dma.streams[8].param, flags);
 8003f72:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 8003f74:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003f76:	2330      	movs	r3, #48	@ 0x30
 8003f78:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003fbc <Vector120+0x5c>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003f84:	d102      	bne.n	8003f8c <Vector120+0x2c>
 8003f86:	f383 8811 	msr	BASEPRI, r3
}
 8003f8a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8003f8c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8003f90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8003f94:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8003f96:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8003f98:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8003f9c:	4a08      	ldr	r2, [pc, #32]	@ (8003fc0 <Vector120+0x60>)
 8003f9e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8003fa0:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8003fa2:	6889      	ldr	r1, [r1, #8]
 8003fa4:	6892      	ldr	r2, [r2, #8]
 8003fa6:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8003fa8:	bf8c      	ite	hi
 8003faa:	4a06      	ldrhi	r2, [pc, #24]	@ (8003fc4 <Vector120+0x64>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8003fac:	4a06      	ldrls	r2, [pc, #24]	@ (8003fc8 <Vector120+0x68>)
 8003fae:	619a      	str	r2, [r3, #24]
 8003fb0:	bd08      	pop	{r3, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40020400 	.word	0x40020400
 8003fb8:	24000428 	.word	0x24000428
 8003fbc:	e000ed00 	.word	0xe000ed00
 8003fc0:	240005c0 	.word	0x240005c0
 8003fc4:	080003e3 	.word	0x080003e3
 8003fc8:	080003e6 	.word	0x080003e6
 8003fcc:	00000000 	.word	0x00000000

08003fd0 <Vector124>:
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003fd0:	4b15      	ldr	r3, [pc, #84]	@ (8004028 <Vector124+0x58>)
  if (dma.streams[9].func)
 8003fd2:	4816      	ldr	r0, [pc, #88]	@ (800402c <Vector124+0x5c>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003fd4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 8003fd6:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8003fd8:	0989      	lsrs	r1, r1, #6
 8003fda:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8003fde:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 6U;
 8003fe0:	018c      	lsls	r4, r1, #6
 8003fe2:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 8003fe4:	b10a      	cbz	r2, 8003fea <Vector124+0x1a>
    dma.streams[9].func(dma.streams[9].param, flags);
 8003fe6:	6d00      	ldr	r0, [r0, #80]	@ 0x50
 8003fe8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003fea:	2330      	movs	r3, #48	@ 0x30
 8003fec:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8004030 <Vector124+0x60>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8003ff8:	d102      	bne.n	8004000 <Vector124+0x30>
 8003ffa:	f383 8811 	msr	BASEPRI, r3
}
 8003ffe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004000:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8004004:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8004008:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 800400a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800400c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004010:	4a08      	ldr	r2, [pc, #32]	@ (8004034 <Vector124+0x64>)
 8004012:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004014:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8004016:	6889      	ldr	r1, [r1, #8]
 8004018:	6892      	ldr	r2, [r2, #8]
 800401a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800401c:	bf8c      	ite	hi
 800401e:	4a06      	ldrhi	r2, [pc, #24]	@ (8004038 <Vector124+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004020:	4a06      	ldrls	r2, [pc, #24]	@ (800403c <Vector124+0x6c>)
 8004022:	619a      	str	r2, [r3, #24]
 8004024:	bd10      	pop	{r4, pc}
 8004026:	bf00      	nop
 8004028:	40020400 	.word	0x40020400
 800402c:	24000428 	.word	0x24000428
 8004030:	e000ed00 	.word	0xe000ed00
 8004034:	240005c0 	.word	0x240005c0
 8004038:	080003e3 	.word	0x080003e3
 800403c:	080003e6 	.word	0x080003e6

08004040 <Vector128>:
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004040:	4b15      	ldr	r3, [pc, #84]	@ (8004098 <Vector128+0x58>)
  if (dma.streams[10].func)
 8004042:	4816      	ldr	r0, [pc, #88]	@ (800409c <Vector128+0x5c>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004044:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 8004046:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004048:	0c09      	lsrs	r1, r1, #16
 800404a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 800404e:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 16U;
 8004050:	040c      	lsls	r4, r1, #16
 8004052:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 8004054:	b10a      	cbz	r2, 800405a <Vector128+0x1a>
    dma.streams[10].func(dma.streams[10].param, flags);
 8004056:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8004058:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800405a:	2330      	movs	r3, #48	@ 0x30
 800405c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8004060:	4b0f      	ldr	r3, [pc, #60]	@ (80040a0 <Vector128+0x60>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8004068:	d102      	bne.n	8004070 <Vector128+0x30>
 800406a:	f383 8811 	msr	BASEPRI, r3
}
 800406e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004070:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8004074:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8004078:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 800407a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800407c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004080:	4a08      	ldr	r2, [pc, #32]	@ (80040a4 <Vector128+0x64>)
 8004082:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004084:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8004086:	6889      	ldr	r1, [r1, #8]
 8004088:	6892      	ldr	r2, [r2, #8]
 800408a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800408c:	bf8c      	ite	hi
 800408e:	4a06      	ldrhi	r2, [pc, #24]	@ (80040a8 <Vector128+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004090:	4a06      	ldrls	r2, [pc, #24]	@ (80040ac <Vector128+0x6c>)
 8004092:	619a      	str	r2, [r3, #24]
 8004094:	bd10      	pop	{r4, pc}
 8004096:	bf00      	nop
 8004098:	40020400 	.word	0x40020400
 800409c:	24000428 	.word	0x24000428
 80040a0:	e000ed00 	.word	0xe000ed00
 80040a4:	240005c0 	.word	0x240005c0
 80040a8:	080003e3 	.word	0x080003e3
 80040ac:	080003e6 	.word	0x080003e6

080040b0 <Vector12C>:
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80040b0:	4b15      	ldr	r3, [pc, #84]	@ (8004108 <Vector12C+0x58>)
  if (dma.streams[11].func)
 80040b2:	4816      	ldr	r0, [pc, #88]	@ (800410c <Vector12C+0x5c>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80040b4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 80040b6:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80040b8:	0d89      	lsrs	r1, r1, #22
 80040ba:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 80040be:	b510      	push	{r4, lr}
  DMA2->LIFCR = flags << 22U;
 80040c0:	058c      	lsls	r4, r1, #22
 80040c2:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 80040c4:	b10a      	cbz	r2, 80040ca <Vector12C+0x1a>
    dma.streams[11].func(dma.streams[11].param, flags);
 80040c6:	6e00      	ldr	r0, [r0, #96]	@ 0x60
 80040c8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80040ca:	2330      	movs	r3, #48	@ 0x30
 80040cc:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80040d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004110 <Vector12C+0x60>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80040d8:	d102      	bne.n	80040e0 <Vector12C+0x30>
 80040da:	f383 8811 	msr	BASEPRI, r3
}
 80040de:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80040e0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 80040e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 80040e8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80040ea:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80040ec:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80040f0:	4a08      	ldr	r2, [pc, #32]	@ (8004114 <Vector12C+0x64>)
 80040f2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80040f4:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 80040f6:	6889      	ldr	r1, [r1, #8]
 80040f8:	6892      	ldr	r2, [r2, #8]
 80040fa:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80040fc:	bf8c      	ite	hi
 80040fe:	4a06      	ldrhi	r2, [pc, #24]	@ (8004118 <Vector12C+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004100:	4a06      	ldrls	r2, [pc, #24]	@ (800411c <Vector12C+0x6c>)
 8004102:	619a      	str	r2, [r3, #24]
 8004104:	bd10      	pop	{r4, pc}
 8004106:	bf00      	nop
 8004108:	40020400 	.word	0x40020400
 800410c:	24000428 	.word	0x24000428
 8004110:	e000ed00 	.word	0xe000ed00
 8004114:	240005c0 	.word	0x240005c0
 8004118:	080003e3 	.word	0x080003e3
 800411c:	080003e6 	.word	0x080003e6

08004120 <Vector130>:
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8004120:	b508      	push	{r3, lr}
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8004122:	4b14      	ldr	r3, [pc, #80]	@ (8004174 <Vector130+0x54>)
  if (dma.streams[12].func)
 8004124:	4814      	ldr	r0, [pc, #80]	@ (8004178 <Vector130+0x58>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8004126:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 8004128:	6e42      	ldr	r2, [r0, #100]	@ 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800412a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
  DMA2->HIFCR = flags << 0U;
 800412e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8004130:	b10a      	cbz	r2, 8004136 <Vector130+0x16>
    dma.streams[12].func(dma.streams[12].param, flags);
 8004132:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8004134:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004136:	2330      	movs	r3, #48	@ 0x30
 8004138:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800413c:	4b0f      	ldr	r3, [pc, #60]	@ (800417c <Vector130+0x5c>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8004144:	d102      	bne.n	800414c <Vector130+0x2c>
 8004146:	f383 8811 	msr	BASEPRI, r3
}
 800414a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800414c:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8004150:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8004154:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 8004156:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004158:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 800415c:	4a08      	ldr	r2, [pc, #32]	@ (8004180 <Vector130+0x60>)
 800415e:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004160:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8004162:	6889      	ldr	r1, [r1, #8]
 8004164:	6892      	ldr	r2, [r2, #8]
 8004166:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8004168:	bf8c      	ite	hi
 800416a:	4a06      	ldrhi	r2, [pc, #24]	@ (8004184 <Vector130+0x64>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 800416c:	4a06      	ldrls	r2, [pc, #24]	@ (8004188 <Vector130+0x68>)
 800416e:	619a      	str	r2, [r3, #24]
 8004170:	bd08      	pop	{r3, pc}
 8004172:	bf00      	nop
 8004174:	40020400 	.word	0x40020400
 8004178:	24000428 	.word	0x24000428
 800417c:	e000ed00 	.word	0xe000ed00
 8004180:	240005c0 	.word	0x240005c0
 8004184:	080003e3 	.word	0x080003e3
 8004188:	080003e6 	.word	0x080003e6
 800418c:	00000000 	.word	0x00000000

08004190 <Vector150>:
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004190:	4b15      	ldr	r3, [pc, #84]	@ (80041e8 <Vector150+0x58>)
  if (dma.streams[13].func)
 8004192:	4816      	ldr	r0, [pc, #88]	@ (80041ec <Vector150+0x5c>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004194:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 8004196:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004198:	0989      	lsrs	r1, r1, #6
 800419a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 800419e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 6U;
 80041a0:	018c      	lsls	r4, r1, #6
 80041a2:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 80041a4:	b10a      	cbz	r2, 80041aa <Vector150+0x1a>
    dma.streams[13].func(dma.streams[13].param, flags);
 80041a6:	6f00      	ldr	r0, [r0, #112]	@ 0x70
 80041a8:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80041aa:	2330      	movs	r3, #48	@ 0x30
 80041ac:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80041b0:	4b0f      	ldr	r3, [pc, #60]	@ (80041f0 <Vector150+0x60>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 80041b8:	d102      	bne.n	80041c0 <Vector150+0x30>
 80041ba:	f383 8811 	msr	BASEPRI, r3
}
 80041be:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80041c0:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 80041c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 80041c8:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80041ca:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80041cc:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80041d0:	4a08      	ldr	r2, [pc, #32]	@ (80041f4 <Vector150+0x64>)
 80041d2:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80041d4:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 80041d6:	6889      	ldr	r1, [r1, #8]
 80041d8:	6892      	ldr	r2, [r2, #8]
 80041da:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80041dc:	bf8c      	ite	hi
 80041de:	4a06      	ldrhi	r2, [pc, #24]	@ (80041f8 <Vector150+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80041e0:	4a06      	ldrls	r2, [pc, #24]	@ (80041fc <Vector150+0x6c>)
 80041e2:	619a      	str	r2, [r3, #24]
 80041e4:	bd10      	pop	{r4, pc}
 80041e6:	bf00      	nop
 80041e8:	40020400 	.word	0x40020400
 80041ec:	24000428 	.word	0x24000428
 80041f0:	e000ed00 	.word	0xe000ed00
 80041f4:	240005c0 	.word	0x240005c0
 80041f8:	080003e3 	.word	0x080003e3
 80041fc:	080003e6 	.word	0x080003e6

08004200 <Vector154>:
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004200:	4b15      	ldr	r3, [pc, #84]	@ (8004258 <Vector154+0x58>)
  if (dma.streams[14].func)
 8004202:	4816      	ldr	r0, [pc, #88]	@ (800425c <Vector154+0x5c>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004204:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 8004206:	6f42      	ldr	r2, [r0, #116]	@ 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8004208:	0c09      	lsrs	r1, r1, #16
 800420a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 800420e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 16U;
 8004210:	040c      	lsls	r4, r1, #16
 8004212:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 8004214:	b10a      	cbz	r2, 800421a <Vector154+0x1a>
    dma.streams[14].func(dma.streams[14].param, flags);
 8004216:	6f80      	ldr	r0, [r0, #120]	@ 0x78
 8004218:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800421a:	2330      	movs	r3, #48	@ 0x30
 800421c:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8004220:	4b0f      	ldr	r3, [pc, #60]	@ (8004260 <Vector154+0x60>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 8004228:	d102      	bne.n	8004230 <Vector154+0x30>
 800422a:	f383 8811 	msr	BASEPRI, r3
}
 800422e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004230:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 8004234:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 8004238:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 800423a:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800423c:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004240:	4a08      	ldr	r2, [pc, #32]	@ (8004264 <Vector154+0x64>)
 8004242:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004244:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 8004246:	6889      	ldr	r1, [r1, #8]
 8004248:	6892      	ldr	r2, [r2, #8]
 800424a:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800424c:	bf8c      	ite	hi
 800424e:	4a06      	ldrhi	r2, [pc, #24]	@ (8004268 <Vector154+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004250:	4a06      	ldrls	r2, [pc, #24]	@ (800426c <Vector154+0x6c>)
 8004252:	619a      	str	r2, [r3, #24]
 8004254:	bd10      	pop	{r4, pc}
 8004256:	bf00      	nop
 8004258:	40020400 	.word	0x40020400
 800425c:	24000428 	.word	0x24000428
 8004260:	e000ed00 	.word	0xe000ed00
 8004264:	240005c0 	.word	0x240005c0
 8004268:	080003e3 	.word	0x080003e3
 800426c:	080003e6 	.word	0x080003e6

08004270 <Vector158>:
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8004270:	4b15      	ldr	r3, [pc, #84]	@ (80042c8 <Vector158+0x58>)
  if (dma.streams[15].func)
 8004272:	4816      	ldr	r0, [pc, #88]	@ (80042cc <Vector158+0x5c>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8004274:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 8004276:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8004278:	0d89      	lsrs	r1, r1, #22
 800427a:	f001 013d 	and.w	r1, r1, #61	@ 0x3d
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 800427e:	b510      	push	{r4, lr}
  DMA2->HIFCR = flags << 22U;
 8004280:	058c      	lsls	r4, r1, #22
 8004282:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 8004284:	b112      	cbz	r2, 800428c <Vector158+0x1c>
    dma.streams[15].func(dma.streams[15].param, flags);
 8004286:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 800428a:	4790      	blx	r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800428c:	2330      	movs	r3, #48	@ 0x30
 800428e:	f383 8811 	msr	BASEPRI, r3
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8004292:	4b0f      	ldr	r3, [pc, #60]	@ (80042d0 <Vector158+0x60>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f413 6300 	ands.w	r3, r3, #2048	@ 0x800
 800429a:	d102      	bne.n	80042a2 <Vector158+0x32>
 800429c:	f383 8811 	msr	BASEPRI, r3
}
 80042a0:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80042a2:	f3ef 8309 	mrs	r3, PSP
    ectxp->xpsr = 0x01000000U;
 80042a6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
    psp -= sizeof (struct port_extctx);
 80042aa:	3b20      	subs	r3, #32
    ectxp->xpsr = 0x01000000U;
 80042ac:	61da      	str	r2, [r3, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80042ae:	f383 8809 	msr	PSP, r3
  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80042b2:	4a08      	ldr	r2, [pc, #32]	@ (80042d4 <Vector158+0x64>)
 80042b4:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80042b6:	68d2      	ldr	r2, [r2, #12]
    if (chSchIsPreemptionRequired()) {
 80042b8:	6889      	ldr	r1, [r1, #8]
 80042ba:	6892      	ldr	r2, [r2, #8]
 80042bc:	4291      	cmp	r1, r2
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80042be:	bf8c      	ite	hi
 80042c0:	4a05      	ldrhi	r2, [pc, #20]	@ (80042d8 <Vector158+0x68>)
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 80042c2:	4a06      	ldrls	r2, [pc, #24]	@ (80042dc <Vector158+0x6c>)
 80042c4:	619a      	str	r2, [r3, #24]
 80042c6:	bd10      	pop	{r4, pc}
 80042c8:	40020400 	.word	0x40020400
 80042cc:	24000428 	.word	0x24000428
 80042d0:	e000ed00 	.word	0xe000ed00
 80042d4:	240005c0 	.word	0x240005c0
 80042d8:	080003e3 	.word	0x080003e3
 80042dc:	080003e6 	.word	0x080003e6

080042e0 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 80042e0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 80042e2:	4c11      	ldr	r4, [pc, #68]	@ (8004328 <VectorCC+0x48>)
 80042e4:	69e2      	ldr	r2, [r4, #28]
 80042e6:	6953      	ldr	r3, [r2, #20]
 80042e8:	6911      	ldr	r1, [r2, #16]
 80042ea:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 80042ec:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80042ee:	065b      	lsls	r3, r3, #25
 80042f0:	d403      	bmi.n	80042fa <VectorCC+0x1a>
  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
}
 80042f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80042f6:	f7fd bf1b 	b.w	8002130 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80042fa:	4620      	mov	r0, r4
 80042fc:	f7fe f8c8 	bl	8002490 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8004300:	6863      	ldr	r3, [r4, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	b10b      	cbz	r3, 800430a <VectorCC+0x2a>
 8004306:	4620      	mov	r0, r4
 8004308:	4798      	blx	r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800430a:	2330      	movs	r3, #48	@ 0x30
 800430c:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8004310:	2100      	movs	r1, #0
 8004312:	4806      	ldr	r0, [pc, #24]	@ (800432c <VectorCC+0x4c>)
 8004314:	f7fe f9ac 	bl	8002670 <chThdResumeI>
 8004318:	2300      	movs	r3, #0
 800431a:	f383 8811 	msr	BASEPRI, r3
}
 800431e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8004322:	f7fd bf05 	b.w	8002130 <__port_irq_epilogue>
 8004326:	bf00      	nop
 8004328:	240003ec 	.word	0x240003ec
 800432c:	240003f4 	.word	0x240003f4

08004330 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8004330:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8004332:	4c11      	ldr	r4, [pc, #68]	@ (8004378 <Vector198+0x48>)
 8004334:	69e2      	ldr	r2, [r4, #28]
 8004336:	6953      	ldr	r3, [r2, #20]
 8004338:	6911      	ldr	r1, [r2, #16]
 800433a:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 800433c:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 800433e:	065b      	lsls	r3, r3, #25
 8004340:	d403      	bmi.n	800434a <Vector198+0x1a>
  OSAL_IRQ_PROLOGUE();

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
}
 8004342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8004346:	f7fd bef3 	b.w	8002130 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 800434a:	4620      	mov	r0, r4
 800434c:	f7fe f8a0 	bl	8002490 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8004350:	6863      	ldr	r3, [r4, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	b10b      	cbz	r3, 800435a <Vector198+0x2a>
 8004356:	4620      	mov	r0, r4
 8004358:	4798      	blx	r3
 800435a:	2330      	movs	r3, #48	@ 0x30
 800435c:	f383 8811 	msr	BASEPRI, r3
 8004360:	2100      	movs	r1, #0
 8004362:	4806      	ldr	r0, [pc, #24]	@ (800437c <Vector198+0x4c>)
 8004364:	f7fe f984 	bl	8002670 <chThdResumeI>
 8004368:	2300      	movs	r3, #0
 800436a:	f383 8811 	msr	BASEPRI, r3
}
 800436e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8004372:	f7fd bedd 	b.w	8002130 <__port_irq_epilogue>
 8004376:	bf00      	nop
 8004378:	240003b0 	.word	0x240003b0
 800437c:	240003b8 	.word	0x240003b8

08004380 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8004380:	4aa8      	ldr	r2, [pc, #672]	@ (8004624 <__early_init+0x2a4>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8004382:	2300      	movs	r3, #0
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8004384:	49a8      	ldr	r1, [pc, #672]	@ (8004628 <__early_init+0x2a8>)
  gpiop->OSPEEDR = config->ospeedr;
  gpiop->PUPDR   = config->pupdr;
  gpiop->ODR     = config->odr;
 8004386:	f64f 7cff 	movw	ip, #65535	@ 0xffff
  RCC->AHB4RSTR |= mask;
 800438a:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800438e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004392:	f240 74ff 	movw	r4, #2047	@ 0x7ff
  gpiop->OTYPER  = config->otyper;
 8004396:	4fa5      	ldr	r7, [pc, #660]	@ (800462c <__early_init+0x2ac>)
  gpiop->PUPDR   = config->pupdr;
 8004398:	f04f 3e55 	mov.w	lr, #1431655765	@ 0x55555555
  gpiop->MODER   = config->moder;
 800439c:	f04f 0804 	mov.w	r8, #4
 80043a0:	4320      	orrs	r0, r4
  gpiop->OTYPER  = config->otyper;
 80043a2:	4ea3      	ldr	r6, [pc, #652]	@ (8004630 <__early_init+0x2b0>)
 80043a4:	4da3      	ldr	r5, [pc, #652]	@ (8004634 <__early_init+0x2b4>)
 80043a6:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
  RCC->AHB4RSTR &= ~mask;
 80043aa:	f8d2 0088 	ldr.w	r0, [r2, #136]	@ 0x88
 80043ae:	f36f 000a 	bfc	r0, #0, #11
 80043b2:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
  (void)RCC->AHB4RSTR;
 80043b6:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
  RCC_C1->AHB4ENR |= mask;
 80043ba:	6c08      	ldr	r0, [r1, #64]	@ 0x40
 80043bc:	4a9e      	ldr	r2, [pc, #632]	@ (8004638 <__early_init+0x2b8>)
 80043be:	4320      	orrs	r0, r4
 80043c0:	6408      	str	r0, [r1, #64]	@ 0x40
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 80043c2:	6e88      	ldr	r0, [r1, #104]	@ 0x68
 80043c4:	4320      	orrs	r0, r4
  gpiop->OSPEEDR = config->ospeedr;
 80043c6:	4c9d      	ldr	r4, [pc, #628]	@ (800463c <__early_init+0x2bc>)
 80043c8:	6688      	str	r0, [r1, #104]	@ 0x68
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 80043ca:	6e88      	ldr	r0, [r1, #104]	@ 0x68
  gpiop->PUPDR   = config->pupdr;
 80043cc:	489c      	ldr	r0, [pc, #624]	@ (8004640 <__early_init+0x2c0>)
  gpiop->OTYPER  = config->otyper;
 80043ce:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80043d0:	6094      	str	r4, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 80043d2:	60d0      	str	r0, [r2, #12]
  gpiop->AFRL    = config->afrl;
 80043d4:	489b      	ldr	r0, [pc, #620]	@ (8004644 <__early_init+0x2c4>)
  gpiop->ODR     = config->odr;
 80043d6:	f8c2 c014 	str.w	ip, [r2, #20]
  gpiop->AFRL    = config->afrl;
 80043da:	6210      	str	r0, [r2, #32]
  gpiop->AFRH    = config->afrh;
 80043dc:	489a      	ldr	r0, [pc, #616]	@ (8004648 <__early_init+0x2c8>)
  gpiop->OTYPER  = config->otyper;
 80043de:	4c9b      	ldr	r4, [pc, #620]	@ (800464c <__early_init+0x2cc>)
  gpiop->AFRH    = config->afrh;
 80043e0:	6250      	str	r0, [r2, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 80043e2:	489b      	ldr	r0, [pc, #620]	@ (8004650 <__early_init+0x2d0>)
 80043e4:	6010      	str	r0, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80043e6:	489b      	ldr	r0, [pc, #620]	@ (8004654 <__early_init+0x2d4>)
  gpiop->OTYPER  = config->otyper;
 80043e8:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
  gpiop->OSPEEDR = config->ospeedr;
 80043ec:	f8c2 0408 	str.w	r0, [r2, #1032]	@ 0x408
  gpiop->PUPDR   = config->pupdr;
 80043f0:	f100 6015 	add.w	r0, r0, #156237824	@ 0x9500000
 80043f4:	f500 20aa 	add.w	r0, r0, #348160	@ 0x55000
 80043f8:	f200 4091 	addw	r0, r0, #1169	@ 0x491
 80043fc:	f8c2 040c 	str.w	r0, [r2, #1036]	@ 0x40c
  gpiop->ODR     = config->odr;
 8004400:	f64b 70fe 	movw	r0, #49150	@ 0xbffe
 8004404:	f8c2 0414 	str.w	r0, [r2, #1044]	@ 0x414
  gpiop->AFRH    = config->afrh;
 8004408:	f44f 0030 	mov.w	r0, #11534336	@ 0xb00000
  gpiop->AFRL    = config->afrl;
 800440c:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
  gpiop->AFRH    = config->afrh;
 8004410:	f8c2 0424 	str.w	r0, [r2, #1060]	@ 0x424
  gpiop->MODER   = config->moder;
 8004414:	4890      	ldr	r0, [pc, #576]	@ (8004658 <__early_init+0x2d8>)
 8004416:	f8c2 0400 	str.w	r0, [r2, #1024]	@ 0x400
  gpiop->OSPEEDR = config->ospeedr;
 800441a:	f640 700c 	movw	r0, #3852	@ 0xf0c
  gpiop->OTYPER  = config->otyper;
 800441e:	f8c2 3804 	str.w	r3, [r2, #2052]	@ 0x804
 8004422:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
  gpiop->OSPEEDR = config->ospeedr;
 8004426:	6090      	str	r0, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8004428:	488c      	ldr	r0, [pc, #560]	@ (800465c <__early_init+0x2dc>)
 800442a:	60d0      	str	r0, [r2, #12]
  gpiop->AFRL    = config->afrl;
 800442c:	488c      	ldr	r0, [pc, #560]	@ (8004660 <__early_init+0x2e0>)
  gpiop->ODR     = config->odr;
 800442e:	f8c2 c014 	str.w	ip, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8004432:	6210      	str	r0, [r2, #32]
  gpiop->MODER   = config->moder;
 8004434:	f640 2008 	movw	r0, #2568	@ 0xa08
  gpiop->AFRH    = config->afrh;
 8004438:	6253      	str	r3, [r2, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 800443a:	6010      	str	r0, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 800443c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004440:	f8c2 0404 	str.w	r0, [r2, #1028]	@ 0x404
  gpiop->OSPEEDR = config->ospeedr;
 8004444:	f44f 2070 	mov.w	r0, #983040	@ 0xf0000
 8004448:	f8c2 0408 	str.w	r0, [r2, #1032]	@ 0x408
  gpiop->PUPDR   = config->pupdr;
 800444c:	4885      	ldr	r0, [pc, #532]	@ (8004664 <__early_init+0x2e4>)
 800444e:	f8c2 040c 	str.w	r0, [r2, #1036]	@ 0x40c
  gpiop->AFRH    = config->afrh;
 8004452:	2077      	movs	r0, #119	@ 0x77
  gpiop->ODR     = config->odr;
 8004454:	f8c2 c414 	str.w	ip, [r2, #1044]	@ 0x414
  gpiop->AFRL    = config->afrl;
 8004458:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
  gpiop->AFRH    = config->afrh;
 800445c:	f8c2 0424 	str.w	r0, [r2, #1060]	@ 0x424
  gpiop->MODER   = config->moder;
 8004460:	f44f 10d0 	mov.w	r0, #1703936	@ 0x1a0000
 8004464:	f8c2 0400 	str.w	r0, [r2, #1024]	@ 0x400
  gpiop->OSPEEDR = config->ospeedr;
 8004468:	200c      	movs	r0, #12
  gpiop->OTYPER  = config->otyper;
 800446a:	f8c2 3804 	str.w	r3, [r2, #2052]	@ 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800446e:	f8c2 0808 	str.w	r0, [r2, #2056]	@ 0x808
  gpiop->PUPDR   = config->pupdr;
 8004472:	487d      	ldr	r0, [pc, #500]	@ (8004668 <__early_init+0x2e8>)
 8004474:	f8c2 080c 	str.w	r0, [r2, #2060]	@ 0x80c
  gpiop->ODR     = config->odr;
 8004478:	f64f 70fd 	movw	r0, #65533	@ 0xfffd
 800447c:	f8c2 0814 	str.w	r0, [r2, #2068]	@ 0x814
  gpiop->AFRL    = config->afrl;
 8004480:	f8c2 3820 	str.w	r3, [r2, #2080]	@ 0x820
  gpiop->AFRH    = config->afrh;
 8004484:	f8c2 3824 	str.w	r3, [r2, #2084]	@ 0x824
  gpiop->MODER   = config->moder;
 8004488:	f8c2 8800 	str.w	r8, [r2, #2048]	@ 0x800
  gpiop->OTYPER  = config->otyper;
 800448c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8004490:	607b      	str	r3, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004492:	60bb      	str	r3, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
 8004494:	f8c7 e00c 	str.w	lr, [r7, #12]
  gpiop->ODR     = config->odr;
 8004498:	f8c7 c014 	str.w	ip, [r7, #20]
  gpiop->AFRL    = config->afrl;
 800449c:	623b      	str	r3, [r7, #32]
  gpiop->AFRH    = config->afrh;
 800449e:	627b      	str	r3, [r7, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 80044a0:	603b      	str	r3, [r7, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80044a2:	f04f 674c 	mov.w	r7, #213909504	@ 0xcc00000
  gpiop->OTYPER  = config->otyper;
 80044a6:	6073      	str	r3, [r6, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044a8:	60b7      	str	r7, [r6, #8]
  gpiop->PUPDR   = config->pupdr;
 80044aa:	f107 4788 	add.w	r7, r7, #1140850688	@ 0x44000000
  gpiop->OTYPER  = config->otyper;
 80044ae:	486f      	ldr	r0, [pc, #444]	@ (800466c <__early_init+0x2ec>)
  gpiop->PUPDR   = config->pupdr;
 80044b0:	f107 1755 	add.w	r7, r7, #5570645	@ 0x550055
 80044b4:	f507 57a8 	add.w	r7, r7, #5376	@ 0x1500
 80044b8:	60f7      	str	r7, [r6, #12]
  gpiop->AFRH    = config->afrh;
 80044ba:	4f6d      	ldr	r7, [pc, #436]	@ (8004670 <__early_init+0x2f0>)
  gpiop->ODR     = config->odr;
 80044bc:	f8c6 c014 	str.w	ip, [r6, #20]
  gpiop->AFRL    = config->afrl;
 80044c0:	6233      	str	r3, [r6, #32]
  gpiop->AFRH    = config->afrh;
 80044c2:	6277      	str	r7, [r6, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 80044c4:	f04f 6708 	mov.w	r7, #142606336	@ 0x8800000
 80044c8:	6037      	str	r7, [r6, #0]
  gpiop->OSPEEDR = config->ospeedr;
 80044ca:	260f      	movs	r6, #15
  gpiop->OTYPER  = config->otyper;
 80044cc:	606b      	str	r3, [r5, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044ce:	60ae      	str	r6, [r5, #8]
  gpiop->PUPDR   = config->pupdr;
 80044d0:	4e68      	ldr	r6, [pc, #416]	@ (8004674 <__early_init+0x2f4>)
 80044d2:	60ee      	str	r6, [r5, #12]
  gpiop->ODR     = config->odr;
 80044d4:	f8c5 c014 	str.w	ip, [r5, #20]
  gpiop->AFRL    = config->afrl;
 80044d8:	622b      	str	r3, [r5, #32]
  gpiop->AFRH    = config->afrh;
 80044da:	626b      	str	r3, [r5, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 80044dc:	602b      	str	r3, [r5, #0]
  gpiop->OTYPER  = config->otyper;
 80044de:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044e0:	60a3      	str	r3, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 80044e2:	f8c4 e00c 	str.w	lr, [r4, #12]
  gpiop->ODR     = config->odr;
 80044e6:	f8c4 c014 	str.w	ip, [r4, #20]
  gpiop->AFRL    = config->afrl;
 80044ea:	6223      	str	r3, [r4, #32]
  gpiop->AFRH    = config->afrh;
 80044ec:	6263      	str	r3, [r4, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 80044ee:	6023      	str	r3, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 80044f0:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044f2:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 80044f4:	f8c0 e00c 	str.w	lr, [r0, #12]
  gpiop->ODR     = config->odr;
 80044f8:	f8c0 c014 	str.w	ip, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80044fc:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 80044fe:	6243      	str	r3, [r0, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 8004500:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8004502:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004504:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8004506:	f8c2 e00c 	str.w	lr, [r2, #12]
  gpiop->ODR     = config->odr;
 800450a:	f8c2 c014 	str.w	ip, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800450e:	6213      	str	r3, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8004510:	6253      	str	r3, [r2, #36]	@ 0x24
  gpiop->MODER   = config->moder;
 8004512:	6013      	str	r3, [r2, #0]
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8004514:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
  RCC_C1->APB4ENR |= mask;
 8004518:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800451a:	f043 0302 	orr.w	r3, r3, #2
 800451e:	654b      	str	r3, [r1, #84]	@ 0x54
    RCC_C1->APB4LPENR |= mask;
 8004520:	6fcb      	ldr	r3, [r1, #124]	@ 0x7c
 8004522:	f043 0302 	orr.w	r3, r3, #2
 8004526:	67cb      	str	r3, [r1, #124]	@ 0x7c
  (void)RCC_C1->APB4LPENR;
 8004528:	6fcb      	ldr	r3, [r1, #124]	@ 0x7c
 800452a:	f8c2 800c 	str.w	r8, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 800452e:	6853      	ldr	r3, [r2, #4]
 8004530:	049b      	lsls	r3, r3, #18
 8004532:	d5fc      	bpl.n	800452e <__early_init+0x1ae>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8004534:	4850      	ldr	r0, [pc, #320]	@ (8004678 <__early_init+0x2f8>)
  PWR->CR2   = STM32_PWR_CR2;
 8004536:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8004538:	4950      	ldr	r1, [pc, #320]	@ (800467c <__early_init+0x2fc>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 800453a:	2400      	movs	r4, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 800453c:	6010      	str	r0, [r2, #0]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 800453e:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
  PWR->CR2   = STM32_PWR_CR2;
 8004542:	6093      	str	r3, [r2, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8004544:	60d1      	str	r1, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8004546:	6114      	str	r4, [r2, #16]
#endif
#if defined(HAL_LLD_TYPE1_H)
#if !defined(STM32_ENFORCE_H7_REV_XY)
  SYSCFG->PWRCR = STM32_ODEN;
 8004548:	494d      	ldr	r1, [pc, #308]	@ (8004680 <__early_init+0x300>)
  PWR->D3CR  = STM32_VOS;
 800454a:	6190      	str	r0, [r2, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 800454c:	4a4d      	ldr	r2, [pc, #308]	@ (8004684 <__early_init+0x304>)
  SYSCFG->PWRCR = STM32_ODEN;
 800454e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8004550:	6993      	ldr	r3, [r2, #24]
 8004552:	049f      	lsls	r7, r3, #18
 8004554:	d5fc      	bpl.n	8004550 <__early_init+0x1d0>
  PWR->CR1 |= PWR_CR1_DBP;
 8004556:	6813      	ldr	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8004558:	4932      	ldr	r1, [pc, #200]	@ (8004624 <__early_init+0x2a4>)
  PWR->CR1 |= PWR_CR1_DBP;
 800455a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800455e:	6013      	str	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8004560:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8004562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800456a:	d004      	beq.n	8004576 <__early_init+0x1f6>
    RCC->BDCR = RCC_BDCR_BDRST;
 800456c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
    RCC->BDCR = 0;
 8004570:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 8004572:	670a      	str	r2, [r1, #112]	@ 0x70
    RCC->BDCR = 0;
 8004574:	670b      	str	r3, [r1, #112]	@ 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
 8004576:	4a2b      	ldr	r2, [pc, #172]	@ (8004624 <__early_init+0x2a4>)
 8004578:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800457a:	f043 0319 	orr.w	r3, r3, #25
 800457e:	6713      	str	r3, [r2, #112]	@ 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
 8004580:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004582:	079e      	lsls	r6, r3, #30
 8004584:	d5fc      	bpl.n	8004580 <__early_init+0x200>
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8004586:	6813      	ldr	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8004588:	4926      	ldr	r1, [pc, #152]	@ (8004624 <__early_init+0x2a4>)
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800458a:	f043 0301 	orr.w	r3, r3, #1
 800458e:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8004590:	680b      	ldr	r3, [r1, #0]
 8004592:	075d      	lsls	r5, r3, #29
 8004594:	d5fc      	bpl.n	8004590 <__early_init+0x210>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8004596:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8004598:	4a22      	ldr	r2, [pc, #136]	@ (8004624 <__early_init+0x2a4>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800459a:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800459c:	6913      	ldr	r3, [r2, #16]
 800459e:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80045a2:	d1fb      	bne.n	800459c <__early_init+0x21c>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80045a4:	2001      	movs	r0, #1
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80045a6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 80045aa:	f04f 5400 	mov.w	r4, #536870912	@ 0x20000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80045ae:	6010      	str	r0, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80045b0:	6051      	str	r1, [r2, #4]
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80045b2:	4835      	ldr	r0, [pc, #212]	@ (8004688 <__early_init+0x308>)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 80045b4:	4935      	ldr	r1, [pc, #212]	@ (800468c <__early_init+0x30c>)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 80045b6:	60d4      	str	r4, [r2, #12]
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 80045b8:	6753      	str	r3, [r2, #116]	@ 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80045ba:	62d0      	str	r0, [r2, #44]	@ 0x2c
  RCC->CFGR = cfgr;
 80045bc:	6111      	str	r1, [r2, #16]

  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 80045be:	6813      	ldr	r3, [r2, #0]
#else
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 80045c0:	4818      	ldr	r0, [pc, #96]	@ (8004624 <__early_init+0x2a4>)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 80045c2:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80045c6:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 80045c8:	6803      	ldr	r3, [r0, #0]
 80045ca:	039c      	lsls	r4, r3, #14
 80045cc:	d5fc      	bpl.n	80045c8 <__early_init+0x248>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 80045ce:	6803      	ldr	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 80045d0:	4914      	ldr	r1, [pc, #80]	@ (8004624 <__early_init+0x2a4>)
  RCC->CR |= RCC_CR_HSI48ON;
 80045d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80045d6:	6003      	str	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 80045d8:	680b      	ldr	r3, [r1, #0]
 80045da:	0498      	lsls	r0, r3, #18
 80045dc:	d5fc      	bpl.n	80045d8 <__early_init+0x258>

#endif /* STM32_HSI48_ENABLED == TRUE */

  /* CSI activation.*/
#if STM32_CSI_ENABLED == TRUE
  RCC->CR |= RCC_CR_CSION;
 80045de:	680b      	ldr	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 80045e0:	4a10      	ldr	r2, [pc, #64]	@ (8004624 <__early_init+0x2a4>)
  RCC->CR |= RCC_CR_CSION;
 80045e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045e6:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 80045e8:	6813      	ldr	r3, [r2, #0]
 80045ea:	05d9      	lsls	r1, r3, #23
 80045ec:	d5fc      	bpl.n	80045e8 <__early_init+0x268>
    ;                           /* Waits until CSI is stable.               */
#endif /* STM32_CSI_ENABLED == TRUE */

  /* LSI activation.*/
#if STM32_LSI_ENABLED == TRUE
  RCC->CSR |= RCC_CSR_LSION;
 80045ee:	6f51      	ldr	r1, [r2, #116]	@ 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80045f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004624 <__early_init+0x2a4>)
  RCC->CSR |= RCC_CSR_LSION;
 80045f2:	f041 0101 	orr.w	r1, r1, #1
 80045f6:	6751      	str	r1, [r2, #116]	@ 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80045f8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80045fa:	0792      	lsls	r2, r2, #30
 80045fc:	d5fc      	bpl.n	80045f8 <__early_init+0x278>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 80045fe:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8004600:	4823      	ldr	r0, [pc, #140]	@ (8004690 <__early_init+0x310>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8004602:	4924      	ldr	r1, [pc, #144]	@ (8004694 <__early_init+0x314>)
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8004604:	6298      	str	r0, [r3, #40]	@ 0x28
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8004606:	4c24      	ldr	r4, [pc, #144]	@ (8004698 <__early_init+0x318>)
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8004608:	635a      	str	r2, [r3, #52]	@ 0x34
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 800460a:	4824      	ldr	r0, [pc, #144]	@ (800469c <__early_init+0x31c>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 800460c:	6319      	str	r1, [r3, #48]	@ 0x30
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 800460e:	4924      	ldr	r1, [pc, #144]	@ (80046a0 <__early_init+0x320>)
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8004610:	63da      	str	r2, [r3, #60]	@ 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8004612:	639c      	str	r4, [r3, #56]	@ 0x38
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8004614:	645a      	str	r2, [r3, #68]	@ 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 8004616:	6418      	str	r0, [r3, #64]	@ 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 8004618:	62d9      	str	r1, [r3, #44]	@ 0x2c
    RCC->CR     |= onmask;
 800461a:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 800461c:	4a01      	ldr	r2, [pc, #4]	@ (8004624 <__early_init+0x2a4>)
    RCC->CR     |= onmask;
 800461e:	f041 51a8 	orr.w	r1, r1, #352321536	@ 0x15000000
 8004622:	e03f      	b.n	80046a4 <__early_init+0x324>
 8004624:	58024400 	.word	0x58024400
 8004628:	58024500 	.word	0x58024500
 800462c:	58021400 	.word	0x58021400
 8004630:	58021800 	.word	0x58021800
 8004634:	58021c00 	.word	0x58021c00
 8004638:	58020000 	.word	0x58020000
 800463c:	ffffc03c 	.word	0xffffc03c
 8004640:	40005551 	.word	0x40005551
 8004644:	b0000bb0 	.word	0xb0000bb0
 8004648:	000aaa0a 	.word	0x000aaa0a
 800464c:	58022000 	.word	0x58022000
 8004650:	aaae8028 	.word	0xaaae8028
 8004654:	3c0000c3 	.word	0x3c0000c3
 8004658:	18000081 	.word	0x18000081
 800465c:	01555051 	.word	0x01555051
 8004660:	00bb00b0 	.word	0x00bb00b0
 8004664:	55405555 	.word	0x55405555
 8004668:	55555551 	.word	0x55555551
 800466c:	58022400 	.word	0x58022400
 8004670:	00b0b000 	.word	0x00b0b000
 8004674:	55555550 	.word	0x55555550
 8004678:	f000c000 	.word	0xf000c000
 800467c:	01000004 	.word	0x01000004
 8004680:	58000400 	.word	0x58000400
 8004684:	58024800 	.word	0x58024800
 8004688:	01ff0000 	.word	0x01ff0000
 800468c:	08108800 	.word	0x08108800
 8004690:	00404042 	.word	0x00404042
 8004694:	071303df 	.word	0x071303df
 8004698:	07074f8f 	.word	0x07074f8f
 800469c:	07070f8f 	.word	0x07070f8f
 80046a0:	01ff0555 	.word	0x01ff0555
 80046a4:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80046a6:	6813      	ldr	r3, [r2, #0]
 80046a8:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
 80046ac:	f1b3 5f28 	cmp.w	r3, #704643072	@ 0x2a000000
 80046b0:	d1f9      	bne.n	80046a6 <__early_init+0x326>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80046b2:	2448      	movs	r4, #72	@ 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80046b4:	f44f 6188 	mov.w	r1, #1088	@ 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 80046b8:	2040      	movs	r0, #64	@ 0x40

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80046ba:	2300      	movs	r3, #0
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80046bc:	6194      	str	r4, [r2, #24]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80046be:	f44f 1480 	mov.w	r4, #1048576	@ 0x100000
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80046c2:	61d1      	str	r1, [r2, #28]
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80046c4:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
  RCC->D3CFGR = STM32_D3PPRE4;
 80046c8:	6210      	str	r0, [r2, #32]
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80046ca:	2034      	movs	r0, #52	@ 0x34
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80046cc:	64d1      	str	r1, [r2, #76]	@ 0x4c
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80046ce:	4919      	ldr	r1, [pc, #100]	@ (8004734 <__early_init+0x3b4>)
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80046d0:	6513      	str	r3, [r2, #80]	@ 0x50
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80046d2:	6554      	str	r4, [r2, #84]	@ 0x54
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80046d4:	6593      	str	r3, [r2, #88]	@ 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80046d6:	6008      	str	r0, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 80046d8:	680b      	ldr	r3, [r1, #0]
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d1fa      	bne.n	80046d8 <__early_init+0x358>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 80046e2:	4a15      	ldr	r2, [pc, #84]	@ (8004738 <__early_init+0x3b8>)
 80046e4:	6913      	ldr	r3, [r2, #16]
 80046e6:	f043 0303 	orr.w	r3, r3, #3
 80046ea:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 80046ec:	6913      	ldr	r3, [r2, #16]
 80046ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046f2:	2b18      	cmp	r3, #24
 80046f4:	d1fa      	bne.n	80046ec <__early_init+0x36c>
  RCC_C1->AHB2ENR |= mask;
 80046f6:	4b11      	ldr	r3, [pc, #68]	@ (800473c <__early_init+0x3bc>)
 80046f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046fa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80046fe:	63da      	str	r2, [r3, #60]	@ 0x3c
    RCC_C1->AHB2LPENR |= mask;
 8004700:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004702:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004706:	665a      	str	r2, [r3, #100]	@ 0x64
  (void)RCC_C1->AHB2LPENR;
 8004708:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
  RCC_C1->AHB2ENR |= mask;
 800470a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800470c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004710:	63da      	str	r2, [r3, #60]	@ 0x3c
    RCC_C1->AHB2LPENR |= mask;
 8004712:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004714:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004718:	665a      	str	r2, [r3, #100]	@ 0x64
  (void)RCC_C1->AHB2LPENR;
 800471a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
  RCC_C1->AHB2ENR |= mask;
 800471c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800471e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004722:	63da      	str	r2, [r3, #60]	@ 0x3c
    RCC_C1->AHB2LPENR |= mask;
 8004724:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004726:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800472a:	665a      	str	r2, [r3, #100]	@ 0x64
  (void)RCC_C1->AHB2LPENR;
 800472c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
 800472e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004732:	bf00      	nop
 8004734:	52002000 	.word	0x52002000
 8004738:	58024400 	.word	0x58024400
 800473c:	58024500 	.word	0x58024500

08004740 <chSchDoPreemption>:
 *
 * @special
 */
void chSchDoPreemption(void) {
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004740:	4b12      	ldr	r3, [pc, #72]	@ (800478c <chSchDoPreemption+0x4c>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004742:	2201      	movs	r2, #1
  ch_priority_queue_t *p = pqp->next;
 8004744:	6818      	ldr	r0, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004746:	68d9      	ldr	r1, [r3, #12]
void chSchDoPreemption(void) {
 8004748:	b510      	push	{r4, lr}
  pqp->next       = p->next;
 800474a:	6804      	ldr	r4, [r0, #0]
  pqp->next->prev = pqp;
 800474c:	6063      	str	r3, [r4, #4]
  ntp->state = CH_STATE_CURRENT;
 800474e:	7702      	strb	r2, [r0, #28]
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8004750:	7f0a      	ldrb	r2, [r1, #28]
  pqp->next       = p->next;
 8004752:	601c      	str	r4, [r3, #0]
  __instance_set_currthread(oip, ntp);
 8004754:	60d8      	str	r0, [r3, #12]
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8004756:	b1aa      	cbz	r2, 8004784 <chSchDoPreemption+0x44>
 8004758:	f1a2 020f 	sub.w	r2, r2, #15
 800475c:	fab2 f282 	clz	r2, r2
 8004760:	0952      	lsrs	r2, r2, #5
 8004762:	b97a      	cbnz	r2, 8004784 <chSchDoPreemption+0x44>
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8004764:	690b      	ldr	r3, [r1, #16]
  } while (unlikely(pqp->prio > p->prio));
 8004766:	688c      	ldr	r4, [r1, #8]
  tp->state = CH_STATE_READY;
 8004768:	770a      	strb	r2, [r1, #28]
    pqp = pqp->next;
 800476a:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	42a2      	cmp	r2, r4
 8004770:	d8fb      	bhi.n	800476a <chSchDoPreemption+0x2a>
  p->prev       = pqp->prev;
 8004772:	685a      	ldr	r2, [r3, #4]
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
}
 8004774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004778:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
 800477c:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
 800477e:	6059      	str	r1, [r3, #4]
  chSysSwitch(ntp, otp);
 8004780:	f7fb be1e 	b.w	80003c0 <__port_switch>
  chDbgAssert((tp->state != CH_STATE_READY) &&
 8004784:	4802      	ldr	r0, [pc, #8]	@ (8004790 <chSchDoPreemption+0x50>)
 8004786:	f7fd fd7b 	bl	8002280 <chSysHalt>
 800478a:	bf00      	nop
 800478c:	240005c0 	.word	0x240005c0
 8004790:	080059f8 	.word	0x080059f8
	...

080047a0 <chThdExit>:
void chThdExit(msg_t msg) {
 80047a0:	b508      	push	{r3, lr}
 80047a2:	2330      	movs	r3, #48	@ 0x30
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	4b19      	ldr	r3, [pc, #100]	@ (8004810 <chThdExit+0x70>)
 80047aa:	68db      	ldr	r3, [r3, #12]
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80047ac:	f103 0138 	add.w	r1, r3, #56	@ 0x38
  return (bool)(lp->next != lp);
 80047b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
  currtp->u.exitcode = msg;
 80047b2:	6358      	str	r0, [r3, #52]	@ 0x34
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80047b4:	4291      	cmp	r1, r2
 80047b6:	d107      	bne.n	80047c8 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80047b8:	7f9a      	ldrb	r2, [r3, #30]
 80047ba:	b1f2      	cbz	r2, 80047fa <chThdExit+0x5a>
  chSchGoSleepS(CH_STATE_FINAL);
 80047bc:	200f      	movs	r0, #15
 80047be:	f7fe f987 	bl	8002ad0 <chSchGoSleepS>
  chDbgAssert(false, "zombies apocalypse");
 80047c2:	4814      	ldr	r0, [pc, #80]	@ (8004814 <chThdExit+0x74>)
 80047c4:	f7fd fd5c 	bl	8002280 <chSysHalt>
  lp->next = p->next;
 80047c8:	4610      	mov	r0, r2
 80047ca:	6812      	ldr	r2, [r2, #0]
 80047cc:	639a      	str	r2, [r3, #56]	@ 0x38
  chDbgAssert((tp->state != CH_STATE_READY) &&
 80047ce:	7f04      	ldrb	r4, [r0, #28]
 80047d0:	b1dc      	cbz	r4, 800480a <chThdExit+0x6a>
 80047d2:	f1a4 050f 	sub.w	r5, r4, #15
 80047d6:	426c      	negs	r4, r5
 80047d8:	416c      	adcs	r4, r5
 80047da:	b9b4      	cbnz	r4, 800480a <chThdExit+0x6a>
  tp->state = CH_STATE_READY;
 80047dc:	7704      	strb	r4, [r0, #28]
  } while (unlikely(pqp->prio >= p->prio));
 80047de:	6886      	ldr	r6, [r0, #8]
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80047e0:	6904      	ldr	r4, [r0, #16]
    pqp = pqp->next;
 80047e2:	6824      	ldr	r4, [r4, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80047e4:	68a5      	ldr	r5, [r4, #8]
 80047e6:	42b5      	cmp	r5, r6
 80047e8:	d2fb      	bcs.n	80047e2 <chThdExit+0x42>
  p->prev       = pqp->prev;
 80047ea:	6865      	ldr	r5, [r4, #4]
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80047ec:	428a      	cmp	r2, r1
  p->next       = pqp;
 80047ee:	6004      	str	r4, [r0, #0]
  p->prev       = pqp->prev;
 80047f0:	6045      	str	r5, [r0, #4]
  p->prev->next = p;
 80047f2:	6028      	str	r0, [r5, #0]
  pqp->prev     = p;
 80047f4:	6060      	str	r0, [r4, #4]
 80047f6:	d0df      	beq.n	80047b8 <chThdExit+0x18>
 80047f8:	e7e6      	b.n	80047c8 <chThdExit+0x28>
    if (currtp->dispose == NULL) {
 80047fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047fc:	2a00      	cmp	r2, #0
 80047fe:	d1dd      	bne.n	80047bc <chThdExit+0x1c>
  p->prev->next = p->next;
 8004800:	e9d3 3209 	ldrd	r3, r2, [r3, #36]	@ 0x24
 8004804:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004806:	605a      	str	r2, [r3, #4]
  return p;
 8004808:	e7d8      	b.n	80047bc <chThdExit+0x1c>
  chDbgAssert((tp->state != CH_STATE_READY) &&
 800480a:	4803      	ldr	r0, [pc, #12]	@ (8004818 <chThdExit+0x78>)
 800480c:	f7fd fd38 	bl	8002280 <chSysHalt>
 8004810:	240005c0 	.word	0x240005c0
 8004814:	080059ec 	.word	0x080059ec
 8004818:	08005a30 	.word	0x08005a30
 800481c:	00000000 	.word	0x00000000

08004820 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004820:	f3ef 8309 	mrs	r3, PSP
  psp += sizeof (struct port_extctx);
 8004824:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004826:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800482a:	2300      	movs	r3, #0
 800482c:	f383 8811 	msr	BASEPRI, r3
}
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
	...

08004840 <main>:
  RCC->AHB1RSTR |= mask;
 8004840:	4bd8      	ldr	r3, [pc, #864]	@ (8004ba4 <main+0x364>)
  RCC->AHB2RSTR &= ~mask;
 8004842:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 8004844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  RCC->AHB3RSTR |= mask;
 8004848:	4cd7      	ldr	r4, [pc, #860]	@ (8004ba8 <main+0x368>)
  RCC->AHB1RSTR |= mask;
 800484a:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
  RCC->AHB3RSTR &= ~mask;
 800484e:	4dd7      	ldr	r5, [pc, #860]	@ (8004bac <main+0x36c>)
  RCC->AHB1RSTR |= mask;
 8004850:	f061 4100 	orn	r1, r1, #2147483648	@ 0x80000000
  TIM6->ARR = arr - 1;
  TIM6->CR2 = TIM_CR2_MMS_1;   // TRGO on update event
  TIM6->CR1 = TIM_CR1_CEN;
}

int main(void) {
 8004854:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004858:	b089      	sub	sp, #36	@ 0x24
 800485a:	f8c3 1080 	str.w	r1, [r3, #128]	@ 0x80
  RCC->AHB1RSTR &= ~mask;
 800485e:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 8004862:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8004866:	f8c3 1080 	str.w	r1, [r3, #128]	@ 0x80
  (void)RCC->AHB1RSTR;
 800486a:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
  RCC->AHB2RSTR |= mask;
 800486e:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8004872:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  RCC->AHB2RSTR &= ~mask;
 8004876:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 800487a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  (void)RCC->AHB2RSTR;
 800487e:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
  RCC->AHB3RSTR |= mask;
 8004882:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8004884:	4321      	orrs	r1, r4
 8004886:	67d9      	str	r1, [r3, #124]	@ 0x7c
  RCC->AHB3RSTR &= ~mask;
 8004888:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
  RCC->AHB4RSTR |= mask;
 800488a:	49c9      	ldr	r1, [pc, #804]	@ (8004bb0 <main+0x370>)
  RCC->AHB3RSTR &= ~mask;
 800488c:	402c      	ands	r4, r5
 800488e:	67dc      	str	r4, [r3, #124]	@ 0x7c
  (void)RCC->AHB3RSTR;
 8004890:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
  RCC->AHB4RSTR |= mask;
 8004892:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8004896:	4321      	orrs	r1, r4
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 8004898:	4cc6      	ldr	r4, [pc, #792]	@ (8004bb4 <main+0x374>)
 800489a:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
  RCC->AHB4RSTR &= ~mask;
 800489e:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 80048a2:	f3c1 010a 	ubfx	r1, r1, #0, #11
 80048a6:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
  (void)RCC->AHB4RSTR;
 80048aa:	49c3      	ldr	r1, [pc, #780]	@ (8004bb8 <main+0x378>)
 80048ac:	f8d3 5088 	ldr.w	r5, [r3, #136]	@ 0x88
  RCC->APB1LRSTR |= mask;
 80048b0:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 80048b4:	f8c3 0090 	str.w	r0, [r3, #144]	@ 0x90
  RCC->APB1LRSTR &= ~mask;
 80048b8:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 80048bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  (void)RCC->APB1LRSTR;
 80048c0:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
  RCC->APB1HRSTR |= mask;
 80048c4:	f8d3 5094 	ldr.w	r5, [r3, #148]	@ 0x94
 80048c8:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  RCC->APB1HRSTR &= ~mask;
 80048cc:	f8d3 5094 	ldr.w	r5, [r3, #148]	@ 0x94
 80048d0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  (void)RCC->APB1HRSTR;
 80048d4:	f8d3 5094 	ldr.w	r5, [r3, #148]	@ 0x94
  RCC->APB2RSTR |= mask;
 80048d8:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
 80048dc:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  RCC->APB2RSTR &= ~mask;
 80048e0:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
 80048e4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  (void)RCC->APB2RSTR;
 80048e8:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
  RCC->APB3RSTR |= mask;
 80048ec:	f8d3 508c 	ldr.w	r5, [r3, #140]	@ 0x8c
 80048f0:	f8c3 008c 	str.w	r0, [r3, #140]	@ 0x8c
  RCC->APB3RSTR &= ~mask;
 80048f4:	f8d3 508c 	ldr.w	r5, [r3, #140]	@ 0x8c
 80048f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  (void)RCC->APB3RSTR;
 80048fc:	f8d3 508c 	ldr.w	r5, [r3, #140]	@ 0x8c
  RCC->APB4RSTR |= mask;
 8004900:	f8d3 509c 	ldr.w	r5, [r3, #156]	@ 0x9c
 8004904:	f8c3 009c 	str.w	r0, [r3, #156]	@ 0x9c
  RCC->APB4RSTR &= ~mask;
 8004908:	f8d3 009c 	ldr.w	r0, [r3, #156]	@ 0x9c
 800490c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  (void)RCC->APB4RSTR;
 8004910:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004914:	4623      	mov	r3, r4
 8004916:	6022      	str	r2, [r4, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8004918:	3440      	adds	r4, #64	@ 0x40
    _stm32_bdma_streams[i].channel->CCR = 0U;
 800491a:	6848      	ldr	r0, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 800491c:	3114      	adds	r1, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 800491e:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 8004920:	605a      	str	r2, [r3, #4]
    bdma.streams[i].param = NULL;
 8004922:	f843 2f08 	str.w	r2, [r3, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8004926:	42a3      	cmp	r3, r4
 8004928:	d1f7      	bne.n	800491a <main+0xda>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 800492a:	49a4      	ldr	r1, [pc, #656]	@ (8004bbc <main+0x37c>)
  dma.allocated_mask = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8004932:	461f      	mov	r7, r3
 8004934:	6048      	str	r0, [r1, #4]
  dma.allocated_mask = 0U;
 8004936:	49a2      	ldr	r1, [pc, #648]	@ (8004bc0 <main+0x380>)
 8004938:	f841 2b04 	str.w	r2, [r1], #4
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800493c:	4aa1      	ldr	r2, [pc, #644]	@ (8004bc4 <main+0x384>)
 800493e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004942:	6017      	str	r7, [r2, #0]
    dma.streams[i].func = NULL;
 8004944:	f841 7013 	str.w	r7, [r1, r3, lsl #1]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004948:	3304      	adds	r3, #4
 800494a:	2b40      	cmp	r3, #64	@ 0x40
 800494c:	d1f6      	bne.n	800493c <main+0xfc>
 * @init
 */
void dacObjectInit(DACDriver *dacp) {

  dacp->state = DAC_STOP;
  dacp->config = NULL;
 800494e:	4a9e      	ldr	r2, [pc, #632]	@ (8004bc8 <main+0x388>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004950:	f04f 39ff 	mov.w	r9, #4294967295	@ 0xffffffff
  dacp->state = DAC_STOP;
 8004954:	489d      	ldr	r0, [pc, #628]	@ (8004bcc <main+0x38c>)
 8004956:	f04f 0a01 	mov.w	sl, #1
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 800495a:	4694      	mov	ip, r2
 800495c:	4b9c      	ldr	r3, [pc, #624]	@ (8004bd0 <main+0x390>)
  sdp->vmt = &vmt;
 800495e:	4e9d      	ldr	r6, [pc, #628]	@ (8004bd4 <main+0x394>)
  qp->next = qp;
 8004960:	46e0      	mov	r8, ip
 8004962:	f10c 0c18 	add.w	ip, ip, #24
 8004966:	f8c3 9008 	str.w	r9, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800496a:	f8c3 900c 	str.w	r9, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800496e:	f8c3 9408 	str.w	r9, [r3, #1032]	@ 0x408
  DMA2->HIFCR = 0xFFFFFFFFU;
 8004972:	f8c3 940c 	str.w	r9, [r3, #1036]	@ 0x40c
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004976:	4b98      	ldr	r3, [pc, #608]	@ (8004bd8 <main+0x398>)
 8004978:	6217      	str	r7, [r2, #32]
  DACD1.dma = NULL;
 800497a:	62d7      	str	r7, [r2, #44]	@ 0x2c
 800497c:	4c97      	ldr	r4, [pc, #604]	@ (8004bdc <main+0x39c>)
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state           = SPI_STOP;
 800497e:	4998      	ldr	r1, [pc, #608]	@ (8004be0 <main+0x3a0>)
 8004980:	4625      	mov	r5, r4
  oqp->q_buffer  = bp;
 8004982:	f8df e260 	ldr.w	lr, [pc, #608]	@ 8004be4 <main+0x3a4>
  RCC_C1->APB1LENR |= mask;
 8004986:	f8df b260 	ldr.w	fp, [pc, #608]	@ 8004be8 <main+0x3a8>
  qp->prev = qp;
 800498a:	e9c8 cc06 	strd	ip, ip, [r8, #24]
  qp->next = qp;
 800498e:	f100 0c18 	add.w	ip, r0, #24
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004992:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
  qp->prev = qp;
 8004996:	e9c0 cc06 	strd	ip, ip, [r0, #24]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800499a:	f06f 0c6f 	mvn.w	ip, #111	@ 0x6f
#if DAC_USE_WAIT
  dacp->thread = NULL;
 800499e:	e9c2 7704 	strd	r7, r7, [r2, #16]
 80049a2:	e9c0 7704 	strd	r7, r7, [r0, #16]
 80049a6:	f883 c37a 	strb.w	ip, [r3, #890]	@ 0x37a
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049aa:	f04f 6c80 	mov.w	ip, #67108864	@ 0x4000000
 80049ae:	4a8f      	ldr	r2, [pc, #572]	@ (8004bec <main+0x3ac>)
 80049b0:	f8c3 c18c 	str.w	ip, [r3, #396]	@ 0x18c
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80049b4:	f8c3 c00c 	str.w	ip, [r3, #12]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80049b8:	f04f 0c70 	mov.w	ip, #112	@ 0x70
 80049bc:	f883 c31c 	strb.w	ip, [r3, #796]	@ 0x31c
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049c0:	f8c3 8180 	str.w	r8, [r3, #384]	@ 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80049c4:	f8c3 8000 	str.w	r8, [r3]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80049c8:	f06f 083f 	mvn.w	r8, #63	@ 0x3f
 80049cc:	f883 c336 	strb.w	ip, [r3, #822]	@ 0x336
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049d0:	f44f 0c80 	mov.w	ip, #4194304	@ 0x400000
 80049d4:	f8c3 c184 	str.w	ip, [r3, #388]	@ 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80049d8:	f8c3 c004 	str.w	ip, [r3, #4]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049dc:	f04f 0c80 	mov.w	ip, #128	@ 0x80
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80049e0:	f883 8327 	strb.w	r8, [r3, #807]	@ 0x327
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049e4:	f8c3 c184 	str.w	ip, [r3, #388]	@ 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80049e8:	f8c3 c004 	str.w	ip, [r3, #4]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049ec:	f44f 1c00 	mov.w	ip, #2097152	@ 0x200000
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80049f0:	f883 8335 	strb.w	r8, [r3, #821]	@ 0x335
  dacp->state = DAC_STOP;
 80049f4:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8004bc8 <main+0x388>
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80049f8:	f8c3 c184 	str.w	ip, [r3, #388]	@ 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80049fc:	f8c3 c004 	str.w	ip, [r3, #4]
 8004a00:	46c4      	mov	ip, r8
 8004a02:	f888 a000 	strb.w	sl, [r8]
  DACD1.params  = &dac1_ch1_params;
 8004a06:	f8df 81e8 	ldr.w	r8, [pc, #488]	@ 8004bf0 <main+0x3b0>
 8004a0a:	f880 a000 	strb.w	sl, [r0]
 8004a0e:	f8cc 8028 	str.w	r8, [ip, #40]	@ 0x28
 8004a12:	46b4      	mov	ip, r6
 8004a14:	f8df 81dc 	ldr.w	r8, [pc, #476]	@ 8004bf4 <main+0x3b4>
 8004a18:	6207      	str	r7, [r0, #32]
 8004a1a:	f84c 8b04 	str.w	r8, [ip], #4
  esp->next = (event_listener_t *)esp;
 8004a1e:	f8c6 c004 	str.w	ip, [r6, #4]
  qp->next = qp;
 8004a22:	f106 0c0c 	add.w	ip, r6, #12
  iqp->q_counter = 0;
 8004a26:	6177      	str	r7, [r6, #20]
 8004a28:	f845 8b04 	str.w	r8, [r5], #4
 8004a2c:	6065      	str	r5, [r4, #4]
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 8004a2e:	f8df 81c8 	ldr.w	r8, [pc, #456]	@ 8004bf8 <main+0x3b8>
  DACD2.dma = NULL;
 8004a32:	62c7      	str	r7, [r0, #44]	@ 0x2c
  sdp->state = SD_STOP;
 8004a34:	f886 a008 	strb.w	sl, [r6, #8]
  oqp->q_link    = link;
 8004a38:	6536      	str	r6, [r6, #80]	@ 0x50
 8004a3a:	f888 a000 	strb.w	sl, [r8]
  gptp->config = NULL;
 8004a3e:	f8c8 7004 	str.w	r7, [r8, #4]
 8004a42:	f884 a008 	strb.w	sl, [r4, #8]
  qp->prev = qp;
 8004a46:	e9c6 cc03 	strd	ip, ip, [r6, #12]
  iqp->q_buffer  = bp;
 8004a4a:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 8004bfc <main+0x3bc>
 8004a4e:	f8c6 c018 	str.w	ip, [r6, #24]
  iqp->q_wrptr   = bp;
 8004a52:	e9c6 cc08 	strd	ip, ip, [r6, #32]
  iqp->q_top     = bp + size;
 8004a56:	f10c 0c10 	add.w	ip, ip, #16
 8004a5a:	f8c6 c01c 	str.w	ip, [r6, #28]
  qp->next = qp;
 8004a5e:	f106 0c30 	add.w	ip, r6, #48	@ 0x30
  qp->prev = qp;
 8004a62:	e9c6 cc0c 	strd	ip, ip, [r6, #48]	@ 0x30
  oqp->q_counter = size;
 8004a66:	f04f 0c10 	mov.w	ip, #16
 8004a6a:	f8c6 c038 	str.w	ip, [r6, #56]	@ 0x38
  oqp->q_buffer  = bp;
 8004a6e:	f8df c190 	ldr.w	ip, [pc, #400]	@ 8004c00 <main+0x3c0>
 8004a72:	f8c6 c03c 	str.w	ip, [r6, #60]	@ 0x3c
  oqp->q_wrptr   = bp;
 8004a76:	e9c6 cc11 	strd	ip, ip, [r6, #68]	@ 0x44
  oqp->q_top     = bp + size;
 8004a7a:	f10c 0c10 	add.w	ip, ip, #16
 8004a7e:	f8c6 c040 	str.w	ip, [r6, #64]	@ 0x40
  SD3.clock = STM32_USART3CLK;
 8004a82:	f8df c180 	ldr.w	ip, [pc, #384]	@ 8004c04 <main+0x3c4>
 8004a86:	f8c6 c058 	str.w	ip, [r6, #88]	@ 0x58
  qp->next = qp;
 8004a8a:	f104 0c0c 	add.w	ip, r4, #12
 8004a8e:	4665      	mov	r5, ip
 8004a90:	f8c4 c00c 	str.w	ip, [r4, #12]
  DACD2.params  = &dac1_ch2_params;
 8004a94:	f8df c170 	ldr.w	ip, [pc, #368]	@ 8004c08 <main+0x3c8>
 8004a98:	f8c0 c028 	str.w	ip, [r0, #40]	@ 0x28
  oqp->q_counter = size;
 8004a9c:	f04f 0c10 	mov.w	ip, #16
  GPTD6.tim = STM32_TIM6;
 8004aa0:	485a      	ldr	r0, [pc, #360]	@ (8004c0c <main+0x3cc>)
 8004aa2:	f8c8 000c 	str.w	r0, [r8, #12]
  oqp->q_notify  = onfy;
 8004aa6:	485a      	ldr	r0, [pc, #360]	@ (8004c10 <main+0x3d0>)
 8004aa8:	64f0      	str	r0, [r6, #76]	@ 0x4c
  SD3.usart = USART3;
 8004aaa:	485a      	ldr	r0, [pc, #360]	@ (8004c14 <main+0x3d4>)
 8004aac:	6570      	str	r0, [r6, #84]	@ 0x54
  SD5.clock = STM32_UART5CLK;
 8004aae:	4855      	ldr	r0, [pc, #340]	@ (8004c04 <main+0x3c4>)
  iqp->q_link    = link;
 8004ab0:	e9c6 760a 	strd	r7, r6, [r6, #40]	@ 0x28
  qp->prev = qp;
 8004ab4:	6125      	str	r5, [r4, #16]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004ab6:	f06f 065f 	mvn.w	r6, #95	@ 0x5f
 8004aba:	65a0      	str	r0, [r4, #88]	@ 0x58
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8004abc:	f241 050a 	movw	r5, #4106	@ 0x100a
  iqp->q_buffer  = bp;
 8004ac0:	4855      	ldr	r0, [pc, #340]	@ (8004c18 <main+0x3d8>)
  iqp->q_counter = 0;
 8004ac2:	6167      	str	r7, [r4, #20]
 8004ac4:	f881 a000 	strb.w	sl, [r1]
  oqp->q_counter = size;
 8004ac8:	f8c4 c038 	str.w	ip, [r4, #56]	@ 0x38
  iqp->q_buffer  = bp;
 8004acc:	61a0      	str	r0, [r4, #24]
 8004ace:	f883 6323 	strb.w	r6, [r3, #803]	@ 0x323
 8004ad2:	614f      	str	r7, [r1, #20]
  SPID1.is_bdma   = false;
 8004ad4:	f881 7020 	strb.w	r7, [r1, #32]
  oqp->q_buffer  = bp;
 8004ad8:	f8c4 e03c 	str.w	lr, [r4, #60]	@ 0x3c
  oqp->q_link    = link;
 8004adc:	6524      	str	r4, [r4, #80]	@ 0x50
  iqp->q_wrptr   = bp;
 8004ade:	e9c4 0008 	strd	r0, r0, [r4, #32]
  iqp->q_top     = bp + size;
 8004ae2:	4460      	add	r0, ip
 8004ae4:	61e0      	str	r0, [r4, #28]
  qp->next = qp;
 8004ae6:	f104 0030 	add.w	r0, r4, #48	@ 0x30
  qp->prev = qp;
 8004aea:	e9c4 000c 	strd	r0, r0, [r4, #48]	@ 0x30
  oqp->q_top     = bp + size;
 8004aee:	eb0e 000c 	add.w	r0, lr, ip
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004af2:	f04f 0c08 	mov.w	ip, #8
 8004af6:	6420      	str	r0, [r4, #64]	@ 0x40
  qp->next = qp;
 8004af8:	f101 000c 	add.w	r0, r1, #12
  qp->prev = qp;
 8004afc:	e9c1 0003 	strd	r0, r0, [r1, #12]
  oqp->q_notify  = onfy;
 8004b00:	4846      	ldr	r0, [pc, #280]	@ (8004c1c <main+0x3dc>)
  spip->config          = NULL;
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8004b02:	e9c1 7701 	strd	r7, r7, [r1, #4]
  SPID1.tx.dma    = NULL;
 8004b06:	e9c1 7709 	strd	r7, r7, [r1, #36]	@ 0x24
  iqp->q_link    = link;
 8004b0a:	e9c4 740a 	strd	r7, r4, [r4, #40]	@ 0x28
  oqp->q_wrptr   = bp;
 8004b0e:	e9c4 ee11 	strd	lr, lr, [r4, #68]	@ 0x44
 8004b12:	f8c3 c184 	str.w	ip, [r3, #388]	@ 0x184
  oqp->q_notify  = onfy;
 8004b16:	64e0      	str	r0, [r4, #76]	@ 0x4c
  SD5.usart = UART5;
 8004b18:	4841      	ldr	r0, [pc, #260]	@ (8004c20 <main+0x3e0>)
 8004b1a:	6560      	str	r0, [r4, #84]	@ 0x54
  SPID1.spi       = SPI1;
 8004b1c:	f500 4060 	add.w	r0, r0, #57344	@ 0xe000
 8004b20:	61c8      	str	r0, [r1, #28]
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8004b22:	4840      	ldr	r0, [pc, #256]	@ (8004c24 <main+0x3e4>)
 8004b24:	62c8      	str	r0, [r1, #44]	@ 0x2c
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8004b26:	3030      	adds	r0, #48	@ 0x30
 8004b28:	6308      	str	r0, [r1, #48]	@ 0x30
 8004b2a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004b2e:	f8c3 c004 	str.w	ip, [r3, #4]
  spip->state           = SPI_STOP;
 8004b32:	f882 a000 	strb.w	sl, [r2]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004b36:	f883 6356 	strb.w	r6, [r3, #854]	@ 0x356
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004b3a:	f8c3 1188 	str.w	r1, [r3, #392]	@ 0x188
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004b3e:	6099      	str	r1, [r3, #8]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004b40:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004b44:	f8db 3048 	ldr.w	r3, [fp, #72]	@ 0x48
 8004b48:	6157      	str	r7, [r2, #20]
 8004b4a:	ea43 030a 	orr.w	r3, r3, sl
  SPID6.is_bdma   = true;
 8004b4e:	f882 a020 	strb.w	sl, [r2, #32]
  ST_ENABLE_STOP();
 8004b52:	4835      	ldr	r0, [pc, #212]	@ (8004c28 <main+0x3e8>)
  ch_system.state = ch_sys_initializing;
 8004b54:	4e35      	ldr	r6, [pc, #212]	@ (8004c2c <main+0x3ec>)
  spip->sync_transfer   = NULL;
 8004b56:	e9c2 7701 	strd	r7, r7, [r2, #4]
  SPID6.tx.bdma   = NULL;
 8004b5a:	e9c2 7709 	strd	r7, r7, [r2, #36]	@ 0x24
 8004b5e:	f8cb 3048 	str.w	r3, [fp, #72]	@ 0x48
    RCC_C1->APB1LLPENR |= mask;
 8004b62:	f8db 3070 	ldr.w	r3, [fp, #112]	@ 0x70
 8004b66:	ea43 030a 	orr.w	r3, r3, sl
 8004b6a:	f8cb 3070 	str.w	r3, [fp, #112]	@ 0x70
  (void)RCC_C1->APB1LLPENR;
 8004b6e:	f8db 3070 	ldr.w	r3, [fp, #112]	@ 0x70
  qp->next = qp;
 8004b72:	f102 030c 	add.w	r3, r2, #12
  qp->prev = qp;
 8004b76:	e9c2 3303 	strd	r3, r3, [r2, #12]
 8004b7a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004b7c:	ea43 030a 	orr.w	r3, r3, sl
 8004b80:	63c3      	str	r3, [r0, #60]	@ 0x3c
  tmp->cumulative = (rttime_t)0;
 8004b82:	2000      	movs	r0, #0
  SPID6.spi       = SPI6;
 8004b84:	4b2a      	ldr	r3, [pc, #168]	@ (8004c30 <main+0x3f0>)
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 8004b86:	60b7      	str	r7, [r6, #8]
 8004b88:	61d3      	str	r3, [r2, #28]
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8004b8a:	f241 0318 	movw	r3, #4120	@ 0x1018
 8004b8e:	e9c2 530b 	strd	r5, r3, [r2, #44]	@ 0x2c
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8004b92:	f645 53bf 	movw	r3, #23999	@ 0x5dbf
}
 8004b96:	2504      	movs	r5, #4
 8004b98:	628b      	str	r3, [r1, #40]	@ 0x28
  tmp->best       = (rtcnt_t)-1;
 8004b9a:	464b      	mov	r3, r9
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8004b9c:	f8c1 902c 	str.w	r9, [r1, #44]	@ 0x2c
 8004ba0:	e048      	b.n	8004c34 <main+0x3f4>
 8004ba2:	bf00      	nop
 8004ba4:	58024400 	.word	0x58024400
 8004ba8:	7fffefff 	.word	0x7fffefff
 8004bac:	80001000 	.word	0x80001000
 8004bb0:	fffff800 	.word	0xfffff800
 8004bb4:	240004ac 	.word	0x240004ac
 8004bb8:	08005738 	.word	0x08005738
 8004bbc:	58025400 	.word	0x58025400
 8004bc0:	24000428 	.word	0x24000428
 8004bc4:	08005874 	.word	0x08005874
 8004bc8:	2400036c 	.word	0x2400036c
 8004bcc:	240001ac 	.word	0x240001ac
 8004bd0:	40020000 	.word	0x40020000
 8004bd4:	24000560 	.word	0x24000560
 8004bd8:	e000e100 	.word	0xe000e100
 8004bdc:	24000500 	.word	0x24000500
 8004be0:	240003ec 	.word	0x240003ec
 8004be4:	24000100 	.word	0x24000100
 8004be8:	58024500 	.word	0x58024500
 8004bec:	240003b0 	.word	0x240003b0
 8004bf0:	080057f8 	.word	0x080057f8
 8004bf4:	08005818 	.word	0x08005818
 8004bf8:	240004f0 	.word	0x240004f0
 8004bfc:	24000130 	.word	0x24000130
 8004c00:	24000120 	.word	0x24000120
 8004c04:	07270e00 	.word	0x07270e00
 8004c08:	080057d8 	.word	0x080057d8
 8004c0c:	40001000 	.word	0x40001000
 8004c10:	08002261 	.word	0x08002261
 8004c14:	40004800 	.word	0x40004800
 8004c18:	24000110 	.word	0x24000110
 8004c1c:	08002271 	.word	0x08002271
 8004c20:	40005000 	.word	0x40005000
 8004c24:	00010016 	.word	0x00010016
 8004c28:	5c001000 	.word	0x5c001000
 8004c2c:	240003a4 	.word	0x240003a4
 8004c30:	58001400 	.word	0x58001400
  STM32_ST_TIM->CCMR1  = 0;
 8004c34:	618f      	str	r7, [r1, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8004c36:	634f      	str	r7, [r1, #52]	@ 0x34
  STM32_ST_TIM->DIER   = 0;
 8004c38:	60cf      	str	r7, [r1, #12]
  STM32_ST_TIM->CR2    = 0;
 8004c3a:	604f      	str	r7, [r1, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8004c3c:	f8c1 a014 	str.w	sl, [r1, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8004c40:	f8c1 a000 	str.w	sl, [r1]
  tmp->cumulative = (rttime_t)0;
 8004c44:	2100      	movs	r1, #0
 8004c46:	f886 a000 	strb.w	sl, [r6]
  tmp->worst      = (rtcnt_t)0;
 8004c4a:	9703      	str	r7, [sp, #12]
  tmp->n          = (ucnt_t)0;
 8004c4c:	9705      	str	r7, [sp, #20]
  tmp->cumulative = (rttime_t)0;
 8004c4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  chTMObjectInit(&tm);
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8004c52:	a802      	add	r0, sp, #8
 8004c54:	9302      	str	r3, [sp, #8]
 8004c56:	f7fd fb2b 	bl	80022b0 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8004c5a:	f7fd fb31 	bl	80022c0 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8004c5e:	3d01      	subs	r5, #1
    chTMStopMeasurementX(&tm);
 8004c60:	9b02      	ldr	r3, [sp, #8]
  } while (i > 0U);
 8004c62:	d1f6      	bne.n	8004c52 <main+0x412>
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004c64:	4ac8      	ldr	r2, [pc, #800]	@ (8004f88 <main+0x748>)
  tcp->offset = tm.best;
 8004c66:	46a8      	mov	r8, r5
  ch_memcore.basemem = __heap_base__;
 8004c68:	4fc8      	ldr	r7, [pc, #800]	@ (8004f8c <main+0x74c>)
 8004c6a:	f04f 0b30 	mov.w	fp, #48	@ 0x30
  qp->next = qp;
 8004c6e:	f102 0114 	add.w	r1, r2, #20
  ch_memcore.topmem  = __heap_end__;
 8004c72:	48c7      	ldr	r0, [pc, #796]	@ (8004f90 <main+0x750>)
 8004c74:	60b3      	str	r3, [r6, #8]
 8004c76:	4bc7      	ldr	r3, [pc, #796]	@ (8004f94 <main+0x754>)
 8004c78:	61d5      	str	r5, [r2, #28]
 *
 * @xclass
 */
void chCoreGetStatusX(memory_area_t *map) {

  map->base = ch_memcore.basemem;
 8004c7a:	6057      	str	r7, [r2, #4]
 8004c7c:	609d      	str	r5, [r3, #8]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8004c7e:	615d      	str	r5, [r3, #20]
 8004c80:	62dd      	str	r5, [r3, #44]	@ 0x2c
  qp->prev = qp;
 8004c82:	e9c2 1105 	strd	r1, r1, [r2, #20]
  ch_memcore.basemem = __heap_base__;
 8004c86:	49c4      	ldr	r1, [pc, #784]	@ (8004f98 <main+0x758>)
  ch_memcore.topmem  = __heap_end__;
 8004c88:	e9c1 7000 	strd	r7, r0, [r1]
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {

  dlp->next = (dyn_element_t *)dlp;
 8004c8c:	f103 0110 	add.w	r1, r3, #16
  /*lint -save -e9033 [10.8] The cast is safe.*/
  map->size = (size_t)(ch_memcore.topmem - ch_memcore.basemem);
 8004c90:	1bc0      	subs	r0, r0, r7
  mp->object_size = size;
  mp->align = align;
 8004c92:	2704      	movs	r7, #4
 8004c94:	6119      	str	r1, [r3, #16]
  mp->provider = provider;
 8004c96:	49c1      	ldr	r1, [pc, #772]	@ (8004f9c <main+0x75c>)
 8004c98:	6090      	str	r0, [r2, #8]
 8004c9a:	6219      	str	r1, [r3, #32]
 8004c9c:	6399      	str	r1, [r3, #56]	@ 0x38
 8004c9e:	f103 0124 	add.w	r1, r3, #36	@ 0x24
  mp->align = align;
 8004ca2:	61df      	str	r7, [r3, #28]
 8004ca4:	6259      	str	r1, [r3, #36]	@ 0x24
 8004ca6:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8004caa:	635f      	str	r7, [r3, #52]	@ 0x34
 8004cac:	6299      	str	r1, [r3, #40]	@ 0x28
 8004cae:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 8004cb2:	63d9      	str	r1, [r3, #60]	@ 0x3c
 8004cb4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8004cb8:	6419      	str	r1, [r3, #64]	@ 0x40
 8004cba:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 8004cbe:	6459      	str	r1, [r3, #68]	@ 0x44
 8004cc0:	49b7      	ldr	r1, [pc, #732]	@ (8004fa0 <main+0x760>)
  chCoreGetStatusX(&default_heap.area);
  H_FREE_NEXT(&default_heap.header) = NULL;
  H_FREE_PAGES(&default_heap.header) = 0;
 8004cc2:	e9c2 5503 	strd	r5, r5, [r2, #12]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004cc6:	6011      	str	r1, [r2, #0]
  mp->object_size = size;
 8004cc8:	2214      	movs	r2, #20
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8004cca:	4db6      	ldr	r5, [pc, #728]	@ (8004fa4 <main+0x764>)
 8004ccc:	619a      	str	r2, [r3, #24]
 8004cce:	221c      	movs	r2, #28
 8004cd0:	6075      	str	r5, [r6, #4]
 8004cd2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8004cd4:	f8c5 8038 	str.w	r8, [r5, #56]	@ 0x38
 8004cd8:	e9c3 3300 	strd	r3, r3, [r3]

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8004cdc:	4bb2      	ldr	r3, [pc, #712]	@ (8004fa8 <main+0x768>)
 8004cde:	642b      	str	r3, [r5, #64]	@ 0x40
 8004ce0:	f38b 8811 	msr	BASEPRI, fp
  __ASM volatile ("cpsie i" : : : "memory");
 8004ce4:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ce6:	49b1      	ldr	r1, [pc, #708]	@ (8004fac <main+0x76c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ce8:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  pqp->prio = (tprio_t)0;
 8004cec:	f8c5 8008 	str.w	r8, [r5, #8]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cf0:	f04f 0e20 	mov.w	lr, #32
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 8004cf4:	f8c5 803c 	str.w	r8, [r5, #60]	@ 0x3c
  p->prev->next = p;
 8004cf8:	f105 09b8 	add.w	r9, r5, #184	@ 0xb8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cfc:	68c8      	ldr	r0, [r1, #12]
  p->prev->next = p;
 8004cfe:	f105 0a44 	add.w	sl, r5, #68	@ 0x44
  reg_value  =  (reg_value                                   |
 8004d02:	4aab      	ldr	r2, [pc, #684]	@ (8004fb0 <main+0x770>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d04:	ea00 000c 	and.w	r0, r0, ip
  DWT->LAR = 0xC5ACCE55U;
 8004d08:	4baa      	ldr	r3, [pc, #680]	@ (8004fb4 <main+0x774>)
  *dst++ = *src++;
 8004d0a:	f04f 0c02 	mov.w	ip, #2
  reg_value  =  (reg_value                                   |
 8004d0e:	4302      	orrs	r2, r0
  *dst++ = *src++;
 8004d10:	2005      	movs	r0, #5
  SCB->AIRCR =  reg_value;
 8004d12:	60ca      	str	r2, [r1, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004d14:	f8d1 20fc 	ldr.w	r2, [r1, #252]	@ 0xfc
 8004d18:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004d1c:	f8c1 20fc 	str.w	r2, [r1, #252]	@ 0xfc
  DWT->LAR = 0xC5ACCE55U;
 8004d20:	4aa5      	ldr	r2, [pc, #660]	@ (8004fb8 <main+0x778>)
 8004d22:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	f042 0201 	orr.w	r2, r2, #1
 8004d2c:	601a      	str	r2, [r3, #0]
  *dst++ = *src++;
 8004d2e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d32:	f881 e01f 	strb.w	lr, [r1, #31]
  *dst++ = *src++;
 8004d36:	2201      	movs	r2, #1
  *dst++ = *src++;
 8004d38:	f04f 0e03 	mov.w	lr, #3
 8004d3c:	f881 b022 	strb.w	fp, [r1, #34]	@ 0x22
  *dst++ = *src++;
 8004d40:	f8c3 8d9c 	str.w	r8, [r3, #3484]	@ 0xd9c
  *dst++ = *src++;
 8004d44:	f8c3 8da0 	str.w	r8, [r3, #3488]	@ 0xda0
  *dst++ = *src++;
 8004d48:	f8c3 2da4 	str.w	r2, [r3, #3492]	@ 0xda4
  *dst++ = *src++;
 8004d4c:	f8c3 8da8 	str.w	r8, [r3, #3496]	@ 0xda8
  *dst++ = *src++;
 8004d50:	f8c3 cdac 	str.w	ip, [r3, #3500]	@ 0xdac
  *dst++ = *src++;
 8004d54:	f8c3 8db0 	str.w	r8, [r3, #3504]	@ 0xdb0
  *dst++ = *src++;
 8004d58:	f8c3 edb4 	str.w	lr, [r3, #3508]	@ 0xdb4
  *dst++ = *src++;
 8004d5c:	f04f 0e06 	mov.w	lr, #6
  *dst++ = *src++;
 8004d60:	f8c3 8db8 	str.w	r8, [r3, #3512]	@ 0xdb8
  *dst++ = *src++;
 8004d64:	f8c3 7d9c 	str.w	r7, [r3, #3484]	@ 0xd9c
  *dst++ = *src++;
 8004d68:	f8c3 8da0 	str.w	r8, [r3, #3488]	@ 0xda0
  *dst++ = *src++;
 8004d6c:	f8c3 0da4 	str.w	r0, [r3, #3492]	@ 0xda4
  *dst++ = *src++;
 8004d70:	f8c3 8da8 	str.w	r8, [r3, #3496]	@ 0xda8
  *dst++ = *src++;
 8004d74:	f8c3 edac 	str.w	lr, [r3, #3500]	@ 0xdac
  *dst++ = *src++;
 8004d78:	f04f 0e07 	mov.w	lr, #7
  *dst++ = *src++;
 8004d7c:	f8c3 8db0 	str.w	r8, [r3, #3504]	@ 0xdb0
  *dst++ = *src++;
 8004d80:	f8c3 edb4 	str.w	lr, [r3, #3508]	@ 0xdb4
  p->prev->next = p;
 8004d84:	f105 0e68 	add.w	lr, r5, #104	@ 0x68
  *dst++ = *src++;
 8004d88:	f8c3 8db8 	str.w	r8, [r3, #3512]	@ 0xdb8
  mpuEnable(MPU_CTRL_PRIVDEFENA);
 8004d8c:	f8c1 0094 	str.w	r0, [r1, #148]	@ 0x94
  p->prev       = qp->prev;
 8004d90:	eb05 000b 	add.w	r0, r5, fp
 8004d94:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8004d96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d9a:	624b      	str	r3, [r1, #36]	@ 0x24
  dlhp->next  = dlhp;
 8004d9c:	f105 0310 	add.w	r3, r5, #16
  tp->hdr.pqueue.prio   = tdp->prio;
 8004da0:	2180      	movs	r1, #128	@ 0x80
  dlhp->prev  = dlhp;
 8004da2:	e9c5 3304 	strd	r3, r3, [r5, #16]
  dlhp->delta = (sysinterval_t)-1;
 8004da6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004daa:	61ab      	str	r3, [r5, #24]
 8004dac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  tp->refs              = (trefs_t)1;
 8004db0:	f885 20b2 	strb.w	r2, [r5, #178]	@ 0xb2
#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(oip, oip->rlist.current);
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004db4:	f8a5 20b0 	strh.w	r2, [r5, #176]	@ 0xb0
  tp->hdr.pqueue.prio   = tdp->prio;
 8004db8:	64ea      	str	r2, [r5, #76]	@ 0x4c
  tp->realprio          = tdp->prio;
 8004dba:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90

  ch_dlist_init(&vtlp->dlist);
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 8004dbe:	f8c5 801c 	str.w	r8, [r5, #28]
  vtlp->lastdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8004dc2:	f8c5 c020 	str.w	ip, [r5, #32]
  tp->mtxlist           = NULL;
 8004dc6:	f8cd 8000 	str.w	r8, [sp]
 8004dca:	f8c5 808c 	str.w	r8, [r5, #140]	@ 0x8c
    tp->owner           = tdp->owner;
 8004dce:	f8c5 50a4 	str.w	r5, [r5, #164]	@ 0xa4
 8004dd2:	656d      	str	r5, [r5, #84]	@ 0x54
  tp->epending          = (eventmask_t)0;
 8004dd4:	e9c5 8836 	strd	r8, r8, [r5, #216]	@ 0xd8
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  tp->hdr.pqueue.prio   = tdp->prio;
 8004dda:	f8c5 109c 	str.w	r1, [r5, #156]	@ 0x9c
 8004dde:	9301      	str	r3, [sp, #4]
  tp->realprio          = tdp->prio;
 8004de0:	f8c5 10e0 	str.w	r1, [r5, #224]	@ 0xe0
  qp->next = qp;
 8004de4:	f105 01d0 	add.w	r1, r5, #208	@ 0xd0
  tp->wabase = (void *)tdp->wbase;
 8004de8:	4b74      	ldr	r3, [pc, #464]	@ (8004fbc <main+0x77c>)
  p->prev       = qp->prev;
 8004dea:	f8c5 00bc 	str.w	r0, [r5, #188]	@ 0xbc
 8004dee:	65ab      	str	r3, [r5, #88]	@ 0x58
  p->prev->next = p;
 8004df0:	f8c5 9030 	str.w	r9, [r5, #48]	@ 0x30
  qp->prev = qp;
 8004df4:	e9c5 1134 	strd	r1, r1, [r5, #208]	@ 0xd0
  tp->waend  = (void *)tdp->wend;
 8004df8:	f503 7180 	add.w	r1, r3, #256	@ 0x100
 8004dfc:	65e9      	str	r1, [r5, #92]	@ 0x5c
  tp->wabase = (void *)tdp->wbase;
 8004dfe:	4970      	ldr	r1, [pc, #448]	@ (8004fc0 <main+0x780>)
 8004e00:	f8c5 10a8 	str.w	r1, [r5, #168]	@ 0xa8
  tp->waend  = (void *)tdp->wend;
 8004e04:	496f      	ldr	r1, [pc, #444]	@ (8004fc4 <main+0x784>)
 8004e06:	f8c5 10ac 	str.w	r1, [r5, #172]	@ 0xac
  lp->next = lp;
 8004e0a:	f105 01cc 	add.w	r1, r5, #204	@ 0xcc
 8004e0e:	f8c5 10cc 	str.w	r1, [r5, #204]	@ 0xcc
  tp->name              = tdp->name;
 8004e12:	496d      	ldr	r1, [pc, #436]	@ (8004fc8 <main+0x788>)
 8004e14:	f8c5 10b4 	str.w	r1, [r5, #180]	@ 0xb4
    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 8004e18:	f105 0194 	add.w	r1, r5, #148	@ 0x94
 8004e1c:	60e9      	str	r1, [r5, #12]
 8004e1e:	f105 017c 	add.w	r1, r5, #124	@ 0x7c
  tp->object            = NULL;
 8004e22:	e9c5 8830 	strd	r8, r8, [r5, #192]	@ 0xc0
 8004e26:	e9c5 881c 	strd	r8, r8, [r5, #112]	@ 0x70
 8004e2a:	67e9      	str	r1, [r5, #124]	@ 0x7c
  qp->next = qp;
 8004e2c:	f105 0880 	add.w	r8, r5, #128	@ 0x80
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8004e30:	e9dd 1000 	ldrd	r1, r0, [sp]
  tp->refs              = (trefs_t)1;
 8004e34:	f885 2062 	strb.w	r2, [r5, #98]	@ 0x62
  tp->name              = tdp->name;
 8004e38:	4a64      	ldr	r2, [pc, #400]	@ (8004fcc <main+0x78c>)
  tp->epending          = (eventmask_t)0;
 8004e3a:	f8c5 1088 	str.w	r1, [r5, #136]	@ 0x88
  tp->name              = tdp->name;
 8004e3e:	666a      	str	r2, [r5, #100]	@ 0x64
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 8004e40:	f103 02dc 	add.w	r2, r3, #220	@ 0xdc
  ch_system.state = ch_sys_running;
 8004e44:	f886 c000 	strb.w	ip, [r6]
 8004e48:	652a      	str	r2, [r5, #80]	@ 0x50
 8004e4a:	4a61      	ldr	r2, [pc, #388]	@ (8004fd0 <main+0x790>)
 8004e4c:	f8c3 10e0 	str.w	r1, [r3, #224]	@ 0xe0
 8004e50:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 8004e54:	4a5f      	ldr	r2, [pc, #380]	@ (8004fd4 <main+0x794>)
  p->prev->next = p;
 8004e56:	f8c5 e0b8 	str.w	lr, [r5, #184]	@ 0xb8
 8004e5a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
  qp->prev      = p;
 8004e5e:	f8c5 e034 	str.w	lr, [r5, #52]	@ 0x34
  tp->state = CH_STATE_READY;
 8004e62:	f8a5 1060 	strh.w	r1, [r5, #96]	@ 0x60
 8004e66:	e9c5 010a 	strd	r0, r1, [r5, #40]	@ 0x28
  p->next       = qp;
 8004e6a:	eb05 000b 	add.w	r0, r5, fp
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 8004e6e:	f8c5 10e4 	str.w	r1, [r5, #228]	@ 0xe4
  p->prev       = qp->prev;
 8004e72:	e9c5 091a 	strd	r0, r9, [r5, #104]	@ 0x68
  qp->prev = qp;
 8004e76:	e9c5 8820 	strd	r8, r8, [r5, #128]	@ 0x80
  pqp->prev     = p;
 8004e7a:	e9c5 aa00 	strd	sl, sl, [r5]
  p->prev       = pqp->prev;
 8004e7e:	e9c5 5511 	strd	r5, r5, [r5, #68]	@ 0x44
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004e82:	f381 8811 	msr	BASEPRI, r1
  halInit();
  chSysInit();

  // UART Debug
  palSetPadMode(GPIOC, GPIOC_PIN12, PAL_MODE_ALTERNATE(8)); // USART5 TX
 8004e86:	4854      	ldr	r0, [pc, #336]	@ (8004fd8 <main+0x798>)
 8004e88:	f240 4202 	movw	r2, #1026	@ 0x402
 8004e8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004e90:	f7fd f976 	bl	8002180 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOD, GPIOD_PIN2,  PAL_MODE_ALTERNATE(8)); // USART5 RX
 8004e94:	4639      	mov	r1, r7
 8004e96:	f240 4202 	movw	r2, #1026	@ 0x402
 8004e9a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004e9e:	f7fd f96f 	bl	8002180 <_pal_lld_setgroupmode>
 8004ea2:	f38b 8811 	msr	BASEPRI, fp
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
 8004ea6:	7a23      	ldrb	r3, [r4, #8]
 8004ea8:	1e5a      	subs	r2, r3, #1
 8004eaa:	2a01      	cmp	r2, #1
 8004eac:	f200 81d1 	bhi.w	8005252 <main+0xa12>
  if (sdp->state == SD_STOP) {
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	f000 8120 	beq.w	80050f6 <main+0x8b6>
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8004eb6:	6da2      	ldr	r2, [r4, #88]	@ 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8004eb8:	2140      	movs	r1, #64	@ 0x40
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8004eba:	4b48      	ldr	r3, [pc, #288]	@ (8004fdc <main+0x79c>)
 8004ebc:	4413      	add	r3, r2
 8004ebe:	4a48      	ldr	r2, [pc, #288]	@ (8004fe0 <main+0x7a0>)
 8004ec0:	fba2 2303 	umull	r2, r3, r2, r3
  USART_TypeDef *u = sdp->usart;
 8004ec4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    brr = (uint32_t)((clock + config->speed/2) / config->speed);
 8004ec6:	0c9b      	lsrs	r3, r3, #18
  u->BRR = brr;
 8004ec8:	60d3      	str	r3, [r2, #12]
  u->ICR = 0xFFFFFFFFU;
 8004eca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8004ece:	6051      	str	r1, [r2, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	6091      	str	r1, [r2, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8004ed4:	f240 112d 	movw	r1, #301	@ 0x12d
 8004ed8:	6011      	str	r1, [r2, #0]
  u->ICR = 0xFFFFFFFFU;
 8004eda:	6213      	str	r3, [r2, #32]
    sdp->rxmask = 0xFF;
 8004edc:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    sdp->state = SD_READY;
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	7223      	strb	r3, [r4, #8]
 8004ee4:	682b      	ldr	r3, [r5, #0]
 8004ee6:	42ab      	cmp	r3, r5
 8004ee8:	f040 81b6 	bne.w	8005258 <main+0xa18>
 8004eec:	2300      	movs	r3, #0
 8004eee:	f383 8811 	msr	BASEPRI, r3
  sdStart(&SD5, &uart5_cfg);
  chprintf(chp, "Start of DMA sine wave generator...\r\n");
 8004ef2:	493c      	ldr	r1, [pc, #240]	@ (8004fe4 <main+0x7a4>)
  palSetPadMode(GPIOA, GPIOA_PIN4, PAL_STM32_MODE_ANALOG);  // DAC1 CH1
  palSetPadMode(GPIOA, GPIOA_PIN5, PAL_STM32_MODE_ANALOG);

  // Blink indicator
  for (uint8_t i = 0; i < 5; i++) {
    palSetPad(GPIOA, GPIOA_PIN3);
 8004ef4:	f04f 0808 	mov.w	r8, #8
  chprintf(chp, "Start of DMA sine wave generator...\r\n");
 8004ef8:	483b      	ldr	r0, [pc, #236]	@ (8004fe8 <main+0x7a8>)
  palSetPadMode(GPIOA, GPIOA_PIN5, PAL_STM32_MODE_ANALOG);
 8004efa:	2405      	movs	r4, #5
  chprintf(chp, "Start of DMA sine wave generator...\r\n");
 8004efc:	f7fe f8b8 	bl	8003070 <chprintf>
  palSetPadMode(GPIOA, GPIOA_PIN3, PAL_STM32_MODE_OUTPUT);   // LED
 8004f00:	483a      	ldr	r0, [pc, #232]	@ (8004fec <main+0x7ac>)
 8004f02:	2201      	movs	r2, #1
 8004f04:	2108      	movs	r1, #8
 8004f06:	f7fd f93b 	bl	8002180 <_pal_lld_setgroupmode>
    palSetPad(GPIOA, GPIOA_PIN3);
 8004f0a:	4606      	mov	r6, r0
  palSetPadMode(GPIOA, GPIOA_PIN4, PAL_STM32_MODE_ANALOG);  // DAC1 CH1
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	2110      	movs	r1, #16
 8004f10:	2730      	movs	r7, #48	@ 0x30
    palSetPad(GPIOA, GPIOA_PIN3);
 8004f12:	46c1      	mov	r9, r8
  palSetPadMode(GPIOA, GPIOA_PIN4, PAL_STM32_MODE_ANALOG);  // DAC1 CH1
 8004f14:	f7fd f934 	bl	8002180 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, GPIOA_PIN5, PAL_STM32_MODE_ANALOG);
 8004f18:	2203      	movs	r2, #3
 8004f1a:	2120      	movs	r1, #32
 8004f1c:	f7fd f930 	bl	8002180 <_pal_lld_setgroupmode>
    palSetPad(GPIOA, GPIOA_PIN3);
 8004f20:	f8a6 9018 	strh.w	r9, [r6, #24]
 8004f24:	f387 8811 	msr	BASEPRI, r7
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004f28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004f2c:	2008      	movs	r0, #8
 8004f2e:	f7fd fdf7 	bl	8002b20 <chSchGoSleepTimeoutS>
 8004f32:	682b      	ldr	r3, [r5, #0]
 8004f34:	42ab      	cmp	r3, r5
 8004f36:	f040 80f8 	bne.w	800512a <main+0x8ea>
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f383 8811 	msr	BASEPRI, r3
    chThdSleepMilliseconds(100);
    palClearPad(GPIOA, GPIOA_PIN3);
 8004f40:	f8a6 801a 	strh.w	r8, [r6, #26]
 8004f44:	f387 8811 	msr	BASEPRI, r7
 8004f48:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004f4c:	2008      	movs	r0, #8
 8004f4e:	f7fd fde7 	bl	8002b20 <chSchGoSleepTimeoutS>
 8004f52:	682b      	ldr	r3, [r5, #0]
 8004f54:	42ab      	cmp	r3, r5
 8004f56:	f040 80df 	bne.w	8005118 <main+0x8d8>
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f383 8811 	msr	BASEPRI, r3
  for (uint8_t i = 0; i < 5; i++) {
 8004f60:	3c01      	subs	r4, #1
 8004f62:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8004f66:	d1db      	bne.n	8004f20 <main+0x6e0>
 8004f68:	4d21      	ldr	r5, [pc, #132]	@ (8004ff0 <main+0x7b0>)
    dacsample_t sample = (dacsample_t)(AMPLITUDE * sinf(theta) + OFFSET);
 8004f6a:	f04f 4a8a 	mov.w	sl, #1157627904	@ 0x45000000
 8004f6e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8004ff4 <main+0x7b4>
    float theta = 2.0f * M_PI * i / SAMPLES;
 8004f72:	2600      	movs	r6, #0
 8004f74:	4f20      	ldr	r7, [pc, #128]	@ (8004ff8 <main+0x7b8>)
 8004f76:	f20f 0908 	addw	r9, pc, #8
 8004f7a:	e9d9 8900 	ldrd	r8, r9, [r9]
 8004f7e:	e03d      	b.n	8004ffc <main+0x7bc>
 8004f80:	54442d18 	.word	0x54442d18
 8004f84:	401921fb 	.word	0x401921fb
 8004f88:	24000140 	.word	0x24000140
 8004f8c:	240006a8 	.word	0x240006a8
 8004f90:	24080000 	.word	0x24080000
 8004f94:	24000164 	.word	0x24000164
 8004f98:	2400039c 	.word	0x2400039c
 8004f9c:	08002311 	.word	0x08002311
 8004fa0:	080027d1 	.word	0x080027d1
 8004fa4:	240005c0 	.word	0x240005c0
 8004fa8:	08005840 	.word	0x08005840
 8004fac:	e000ed00 	.word	0xe000ed00
 8004fb0:	05fa0300 	.word	0x05fa0300
 8004fb4:	e0001000 	.word	0xe0001000
 8004fb8:	c5acce55 	.word	0xc5acce55
 8004fbc:	24000000 	.word	0x24000000
 8004fc0:	20000400 	.word	0x20000400
 8004fc4:	20000800 	.word	0x20000800
 8004fc8:	080056a4 	.word	0x080056a4
 8004fcc:	080056ac 	.word	0x080056ac
 8004fd0:	080022a1 	.word	0x080022a1
 8004fd4:	080003d1 	.word	0x080003d1
 8004fd8:	58020800 	.word	0x58020800
 8004fdc:	0007a120 	.word	0x0007a120
 8004fe0:	431bde83 	.word	0x431bde83
 8004fe4:	080056b4 	.word	0x080056b4
 8004fe8:	24000500 	.word	0x24000500
 8004fec:	58020000 	.word	0x58020000
 8004ff0:	240001d8 	.word	0x240001d8
 8004ff4:	44ffe000 	.word	0x44ffe000
 8004ff8:	40590000 	.word	0x40590000
 8004ffc:	4620      	mov	r0, r4
  for (int i = 0; i < SAMPLES; i++) {
 8004ffe:	3401      	adds	r4, #1
    float theta = 2.0f * M_PI * i / SAMPLES;
 8005000:	f7fc fcb4 	bl	800196c <__aeabi_i2d>
 8005004:	4642      	mov	r2, r8
 8005006:	464b      	mov	r3, r9
 8005008:	f7fc fd1a 	bl	8001a40 <__aeabi_dmul>
 800500c:	463b      	mov	r3, r7
 800500e:	4632      	mov	r2, r6
 8005010:	f7fc fe40 	bl	8001c94 <__aeabi_ddiv>
 8005014:	f7fc ff26 	bl	8001e64 <__aeabi_d2f>
    dacsample_t sample = (dacsample_t)(AMPLITUDE * sinf(theta) + OFFSET);
 8005018:	f7fb f9e8 	bl	80003ec <sinf>
 800501c:	4659      	mov	r1, fp
 800501e:	f7fc f8f5 	bl	800120c <__aeabi_fmul>
 8005022:	4651      	mov	r1, sl
 8005024:	f7fc f9ac 	bl	8001380 <__addsf3>
 8005028:	f7fc ff6c 	bl	8001f04 <__aeabi_f2uiz>
    stereo_table[2 * i]     = sample; // DAC CH1 (Left)
 800502c:	2300      	movs	r3, #0
    dacsample_t sample = (dacsample_t)(AMPLITUDE * sinf(theta) + OFFSET);
 800502e:	b280      	uxth	r0, r0
  for (int i = 0; i < SAMPLES; i++) {
 8005030:	2c64      	cmp	r4, #100	@ 0x64
    stereo_table[2 * i]     = sample; // DAC CH1 (Left)
 8005032:	f360 030f 	bfi	r3, r0, #0, #16
 8005036:	f360 431f 	bfi	r3, r0, #16, #16
 800503a:	f845 3f04 	str.w	r3, [r5, #4]!
  for (int i = 0; i < SAMPLES; i++) {
 800503e:	d1dd      	bne.n	8004ffc <main+0x7bc>
 8005040:	2330      	movs	r3, #48	@ 0x30
 8005042:	f383 8811 	msr	BASEPRI, r3

  osalDbgCheck(dacp != NULL);

  osalSysLock();

  osalDbgAssert((dacp->state == DAC_STOP) || (dacp->state == DAC_READY),
 8005046:	4b8c      	ldr	r3, [pc, #560]	@ (8005278 <main+0xa38>)
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	1e5a      	subs	r2, r3, #1
 800504c:	2a01      	cmp	r2, #1
 800504e:	f200 810c 	bhi.w	800526a <main+0xa2a>
                "invalid state");

  dacp->config = config;
 8005052:	4a8a      	ldr	r2, [pc, #552]	@ (800527c <main+0xa3c>)
  if (dacp->state == DAC_STOP) {
 8005054:	2b01      	cmp	r3, #1
 8005056:	4988      	ldr	r1, [pc, #544]	@ (8005278 <main+0xa38>)
 8005058:	610a      	str	r2, [r1, #16]
 800505a:	f000 80cc 	beq.w	80051f6 <main+0x9b6>
#else
  dac_lld_start(dacp);
  msg = HAL_RET_SUCCESS;
#endif
  if (msg == HAL_RET_SUCCESS) {
    dacp->state = DAC_READY;
 800505e:	2302      	movs	r3, #2
 8005060:	4d85      	ldr	r5, [pc, #532]	@ (8005278 <main+0xa38>)
  TIM6->PSC = 0;
 8005062:	2400      	movs	r4, #0
 8005064:	702b      	strb	r3, [r5, #0]
  chSysUnlock();
 8005066:	f7fd f983 	bl	8002370 <chSysUnlock.lto_priv.1>
  RCC_C1->APB1LENR |= mask;
 800506a:	4a85      	ldr	r2, [pc, #532]	@ (8005280 <main+0xa40>)
 800506c:	4985      	ldr	r1, [pc, #532]	@ (8005284 <main+0xa44>)
 800506e:	6c90      	ldr	r0, [r2, #72]	@ 0x48
  float freq = 2000.0f;
  int sample_rate = (int)(freq * SAMPLES);  // 200 * 100 = 20 kHz
  setup_tim6_for_dac(sample_rate);

  // Enable DAC channel trigger and DMA (trigger source TIM6 TRGO)
  DAC1->CR = 0;  // Clear config
 8005070:	4b85      	ldr	r3, [pc, #532]	@ (8005288 <main+0xa48>)
 8005072:	f040 0010 	orr.w	r0, r0, #16
 8005076:	6490      	str	r0, [r2, #72]	@ 0x48
    RCC_C1->APB1LLPENR |= mask;
 8005078:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 800507a:	f040 0010 	orr.w	r0, r0, #16
 800507e:	6710      	str	r0, [r2, #112]	@ 0x70
  (void)RCC_C1->APB1LLPENR;
 8005080:	6f12      	ldr	r2, [r2, #112]	@ 0x70
  TIM6->ARR = arr - 1;
 8005082:	f240 42af 	movw	r2, #1199	@ 0x4af
  TIM6->PSC = 0;
 8005086:	628c      	str	r4, [r1, #40]	@ 0x28
  TIM6->ARR = arr - 1;
 8005088:	62ca      	str	r2, [r1, #44]	@ 0x2c
  TIM6->CR2 = TIM_CR2_MMS_1;   // TRGO on update event
 800508a:	2220      	movs	r2, #32
  DAC1->CR |= DAC_CR_TEN1 | DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_EN1 | DAC_CR_DMAEN1;
  DAC1->CR |= DAC_CR_TEN2 | DAC_CR_TSEL2_2 | DAC_CR_TSEL2_1 | DAC_CR_TSEL2_0 | DAC_CR_EN2 | DAC_CR_DMAEN2;

  chprintf(chp, "Configured %d Hz sine wave, SR = %d\r\n", (int)freq, sample_rate);
 800508c:	487f      	ldr	r0, [pc, #508]	@ (800528c <main+0xa4c>)
  TIM6->CR2 = TIM_CR2_MMS_1;   // TRGO on update event
 800508e:	604a      	str	r2, [r1, #4]
  TIM6->CR1 = TIM_CR1_CEN;
 8005090:	2201      	movs	r2, #1
 8005092:	600a      	str	r2, [r1, #0]
  DAC1->CR |= DAC_CR_TEN1 | DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_EN1 | DAC_CR_DMAEN1;
 8005094:	f241 021f 	movw	r2, #4127	@ 0x101f
  DAC1->CR = 0;  // Clear config
 8005098:	601c      	str	r4, [r3, #0]
  DAC1->CR |= DAC_CR_TEN1 | DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_EN1 | DAC_CR_DMAEN1;
 800509a:	6819      	ldr	r1, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	601a      	str	r2, [r3, #0]
  DAC1->CR |= DAC_CR_TEN2 | DAC_CR_TSEL2_2 | DAC_CR_TSEL2_1 | DAC_CR_TSEL2_0 | DAC_CR_EN2 | DAC_CR_DMAEN2;
 80050a0:	4a7b      	ldr	r2, [pc, #492]	@ (8005290 <main+0xa50>)
 80050a2:	6819      	ldr	r1, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
  chprintf(chp, "Configured %d Hz sine wave, SR = %d\r\n", (int)freq, sample_rate);
 80050a6:	497b      	ldr	r1, [pc, #492]	@ (8005294 <main+0xa54>)
  DAC1->CR |= DAC_CR_TEN2 | DAC_CR_TSEL2_2 | DAC_CR_TSEL2_1 | DAC_CR_TSEL2_0 | DAC_CR_EN2 | DAC_CR_DMAEN2;
 80050a8:	601a      	str	r2, [r3, #0]
  chprintf(chp, "Configured %d Hz sine wave, SR = %d\r\n", (int)freq, sample_rate);
 80050aa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80050ae:	4b7a      	ldr	r3, [pc, #488]	@ (8005298 <main+0xa58>)
 80050b0:	f7fd ffde 	bl	8003070 <chprintf>
 80050b4:	2330      	movs	r3, #48	@ 0x30
 80050b6:	f383 8811 	msr	BASEPRI, r3
  msg_t msg;

  osalDbgCheckClassI();
  osalDbgCheck((dacp != NULL) && (grpp != NULL) && (samples != NULL) &&
               ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((dacp->state == DAC_READY) ||
 80050ba:	782b      	ldrb	r3, [r5, #0]
 80050bc:	1f1a      	subs	r2, r3, #4
 80050be:	2a01      	cmp	r2, #1
 80050c0:	d902      	bls.n	80050c8 <main+0x888>
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	f040 80d4 	bne.w	8005270 <main+0xa30>
                (dacp->state == DAC_COMPLETE) ||
                (dacp->state == DAC_ERROR),
                "not ready");

  dacp->samples  = samples;
 80050c8:	4a6b      	ldr	r2, [pc, #428]	@ (8005278 <main+0xa38>)
 80050ca:	4b74      	ldr	r3, [pc, #464]	@ (800529c <main+0xa5c>)
  dacp->dma = dmaStreamAllocI(dacp->params->dmastream,
 80050cc:	6a94      	ldr	r4, [r2, #40]	@ 0x28
 80050ce:	6093      	str	r3, [r2, #8]
  dacp->depth    = depth;
 80050d0:	2364      	movs	r3, #100	@ 0x64
 80050d2:	60d3      	str	r3, [r2, #12]
  dacp->grpp     = grpp;
 80050d4:	4b72      	ldr	r3, [pc, #456]	@ (80052a0 <main+0xa60>)
 80050d6:	6053      	str	r3, [r2, #4]
 80050d8:	6922      	ldr	r2, [r4, #16]
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
 80050da:	2a12      	cmp	r2, #18
 80050dc:	d816      	bhi.n	800510c <main+0x8cc>
 80050de:	e8df f002 	tbb	[pc, r2]
 80050e2:	2b2b      	.short	0x2b2b
 80050e4:	2b2b2b2b 	.word	0x2b2b2b2b
 80050e8:	2b2b2b2b 	.word	0x2b2b2b2b
 80050ec:	2b2b2b2b 	.word	0x2b2b2b2b
 80050f0:	a7ab2b2b 	.word	0xa7ab2b2b
 80050f4:	a9          	.byte	0xa9
 80050f5:	00          	.byte	0x00
  RCC_C1->APB1LENR |= mask;
 80050f6:	4b62      	ldr	r3, [pc, #392]	@ (8005280 <main+0xa40>)
 80050f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050fa:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80050fe:	649a      	str	r2, [r3, #72]	@ 0x48
    RCC_C1->APB1LLPENR |= mask;
 8005100:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005102:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005106:	671a      	str	r2, [r3, #112]	@ 0x70
  (void)RCC_C1->APB1LLPENR;
 8005108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 800510a:	e6d4      	b.n	8004eb6 <main+0x676>
 800510c:	2300      	movs	r3, #0
 800510e:	4a5a      	ldr	r2, [pc, #360]	@ (8005278 <main+0xa38>)
  osalDbgAssert(dacp->dma != NULL, "unable to allocate stream");
 8005110:	4864      	ldr	r0, [pc, #400]	@ (80052a4 <main+0xa64>)
  dacp->dma = dmaStreamAllocI(dacp->params->dmastream,
 8005112:	62d3      	str	r3, [r2, #44]	@ 0x2c
  osalDbgAssert(dacp->dma != NULL, "unable to allocate stream");
 8005114:	f7fd f8b4 	bl	8002280 <chSysHalt>
 8005118:	68ea      	ldr	r2, [r5, #12]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	6892      	ldr	r2, [r2, #8]
 800511e:	429a      	cmp	r2, r3
 8005120:	f4bf af1b 	bcs.w	8004f5a <main+0x71a>
 8005124:	4860      	ldr	r0, [pc, #384]	@ (80052a8 <main+0xa68>)
 8005126:	f7fd f8ab 	bl	8002280 <chSysHalt>
 800512a:	68ea      	ldr	r2, [r5, #12]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	6892      	ldr	r2, [r2, #8]
 8005130:	429a      	cmp	r2, r3
 8005132:	f4bf af02 	bcs.w	8004f3a <main+0x6fa>
 8005136:	e7f5      	b.n	8005124 <main+0x8e4>
  dacp->dma = dmaStreamAllocI(dacp->params->dmastream,
 8005138:	9200      	str	r2, [sp, #0]
    if ((dma.allocated_mask & mask) == 0U) {
 800513a:	4b5c      	ldr	r3, [pc, #368]	@ (80052ac <main+0xa6c>)
    uint32_t mask = (1U << i);
 800513c:	2001      	movs	r0, #1
 800513e:	9d00      	ldr	r5, [sp, #0]
    if ((dma.allocated_mask & mask) == 0U) {
 8005140:	6819      	ldr	r1, [r3, #0]
 8005142:	e002      	b.n	800514a <main+0x90a>
  for (i = startid; i <= endid; i++) {
 8005144:	3501      	adds	r5, #1
 8005146:	4295      	cmp	r5, r2
 8005148:	d8e0      	bhi.n	800510c <main+0x8cc>
    uint32_t mask = (1U << i);
 800514a:	fa00 f305 	lsl.w	r3, r0, r5
    if ((dma.allocated_mask & mask) == 0U) {
 800514e:	420b      	tst	r3, r1
 8005150:	d1f8      	bne.n	8005144 <main+0x904>
      dma.allocated_mask  |= mask;
 8005152:	4856      	ldr	r0, [pc, #344]	@ (80052ac <main+0xa6c>)
 8005154:	4319      	orrs	r1, r3
 8005156:	462e      	mov	r6, r5
      dma.streams[i].func  = func;
 8005158:	eb00 02c5 	add.w	r2, r0, r5, lsl #3
      dma.allocated_mask  |= mask;
 800515c:	6001      	str	r1, [r0, #0]
      dma.streams[i].func  = func;
 800515e:	4854      	ldr	r0, [pc, #336]	@ (80052b0 <main+0xa70>)
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8005160:	b2d9      	uxtb	r1, r3
                              dacp->params->dmairqprio,
 8005162:	69a5      	ldr	r5, [r4, #24]
      dma.streams[i].func  = func;
 8005164:	6050      	str	r0, [r2, #4]
      dma.streams[i].param = param;
 8005166:	4844      	ldr	r0, [pc, #272]	@ (8005278 <main+0xa38>)
 8005168:	6090      	str	r0, [r2, #8]
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 800516a:	4632      	mov	r2, r6
 800516c:	0130      	lsls	r0, r6, #4
 800516e:	4e51      	ldr	r6, [pc, #324]	@ (80052b4 <main+0xa74>)
 8005170:	eb06 1602 	add.w	r6, r6, r2, lsl #4
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8005174:	2900      	cmp	r1, #0
 8005176:	d061      	beq.n	800523c <main+0x9fc>
  RCC_C1->AHB1ENR |= mask;
 8005178:	4a41      	ldr	r2, [pc, #260]	@ (8005280 <main+0xa40>)
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 800517a:	f413 4f7f 	tst.w	r3, #65280	@ 0xff00
 800517e:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8005180:	f041 0101 	orr.w	r1, r1, #1
 8005184:	6391      	str	r1, [r2, #56]	@ 0x38
    RCC_C1->AHB1LPENR |= mask;
 8005186:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 8005188:	f041 0101 	orr.w	r1, r1, #1
 800518c:	6611      	str	r1, [r2, #96]	@ 0x60
  (void)RCC_C1->AHB1LPENR;
 800518e:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8005190:	d154      	bne.n	800523c <main+0x9fc>
      dmaStreamDisable(dmastp);
 8005192:	4b48      	ldr	r3, [pc, #288]	@ (80052b4 <main+0xa74>)
 8005194:	5819      	ldr	r1, [r3, r0]
 8005196:	680b      	ldr	r3, [r1, #0]
 8005198:	f023 031f 	bic.w	r3, r3, #31
 800519c:	600b      	str	r3, [r1, #0]
 800519e:	680a      	ldr	r2, [r1, #0]
 80051a0:	f012 0201 	ands.w	r2, r2, #1
 80051a4:	d1fb      	bne.n	800519e <main+0x95e>
 80051a6:	4b43      	ldr	r3, [pc, #268]	@ (80052b4 <main+0xa74>)
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80051a8:	012d      	lsls	r5, r5, #4
 80051aa:	4f43      	ldr	r7, [pc, #268]	@ (80052b8 <main+0xa78>)
 80051ac:	4403      	add	r3, r0
 80051ae:	b2ed      	uxtb	r5, r5
        nvicEnableVector(dmastp->vector, priority);
 80051b0:	7b98      	ldrb	r0, [r3, #14]
      dmaStreamDisable(dmastp);
 80051b2:	f893 e00c 	ldrb.w	lr, [r3, #12]
 80051b6:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80051ba:	233d      	movs	r3, #61	@ 0x3d
 80051bc:	fa03 f30e 	lsl.w	r3, r3, lr
 80051c0:	f8cc 3000 	str.w	r3, [ip]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80051c4:	2321      	movs	r3, #33	@ 0x21
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 80051c6:	600a      	str	r2, [r1, #0]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80051c8:	0942      	lsrs	r2, r0, #5
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80051ca:	614b      	str	r3, [r1, #20]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80051cc:	183b      	adds	r3, r7, r0
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80051ce:	f000 001f 	and.w	r0, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80051d2:	f883 5300 	strb.w	r5, [r3, #768]	@ 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80051d6:	2301      	movs	r3, #1
  dmaSetRequestSource(dacp->dma, dacp->params->peripheral);
 80051d8:	69e1      	ldr	r1, [r4, #28]
 80051da:	4083      	lsls	r3, r0
 80051dc:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 80051e0:	f8c0 3180 	str.w	r3, [r0, #384]	@ 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80051e4:	f847 3022 	str.w	r3, [r7, r2, lsl #2]
 80051e8:	68b3      	ldr	r3, [r6, #8]
  dacp->dma = dmaStreamAllocI(dacp->params->dmastream,
 80051ea:	4a23      	ldr	r2, [pc, #140]	@ (8005278 <main+0xa38>)
    osalDbgAssert(dacp->grpp->num_channels == 1, "invalid number of channels");
 80051ec:	482d      	ldr	r0, [pc, #180]	@ (80052a4 <main+0xa64>)
  dacp->dma = dmaStreamAllocI(dacp->params->dmastream,
 80051ee:	62d6      	str	r6, [r2, #44]	@ 0x2c
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 80051f0:	6019      	str	r1, [r3, #0]
    osalDbgAssert(dacp->grpp->num_channels == 1, "invalid number of channels");
 80051f2:	f7fd f845 	bl	8002280 <chSysHalt>
  RCC_C1->APB1LENR |= mask;
 80051f6:	4a22      	ldr	r2, [pc, #136]	@ (8005280 <main+0xa40>)
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
 80051f8:	f44f 6400 	mov.w	r4, #2048	@ 0x800
      reg = dacp->params->dac->MCR & dacp->params->regmask;
 80051fc:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 80051fe:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8005200:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8005204:	6491      	str	r1, [r2, #72]	@ 0x48
    RCC_C1->APB1LLPENR |= mask;
 8005206:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8005208:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800520c:	6711      	str	r1, [r2, #112]	@ 0x70
  (void)RCC_C1->APB1LLPENR;
 800520e:	6f12      	ldr	r2, [r2, #112]	@ 0x70
 8005210:	682a      	ldr	r2, [r5, #0]
        ((dacp->config->mcr & CONFIG_SINGLE_MASK) << dacp->params->regshift);
 8005212:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
 8005216:	686d      	ldr	r5, [r5, #4]
      reg |= (DAC_CR_EN1 | (dacp->config->cr & CONFIG_SINGLE_MASK)) <<
 8005218:	4083      	lsls	r3, r0
      reg = dacp->params->dac->MCR & dacp->params->regmask;
 800521a:	6bd0      	ldr	r0, [r2, #60]	@ 0x3c
 800521c:	4008      	ands	r0, r1
      dacp->params->dac->MCR = reg |
 800521e:	63d0      	str	r0, [r2, #60]	@ 0x3c
      reg = dacp->params->dac->CR;
 8005220:	6810      	ldr	r0, [r2, #0]
      reg &= dacp->params->regmask;
 8005222:	4001      	ands	r1, r0
      reg |= (DAC_CR_EN1 | (dacp->config->cr & CONFIG_SINGLE_MASK)) <<
 8005224:	430b      	orrs	r3, r1
      dacp->params->dac->CR = reg;
 8005226:	f842 3b08 	str.w	r3, [r2], #8
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
 800522a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
}
 800522e:	e716      	b.n	800505e <main+0x81e>
  dacp->dma = dmaStreamAllocI(dacp->params->dmastream,
 8005230:	2207      	movs	r2, #7
 8005232:	e782      	b.n	800513a <main+0x8fa>
 8005234:	2307      	movs	r3, #7
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	220f      	movs	r2, #15
 800523a:	e77e      	b.n	800513a <main+0x8fa>
  RCC_C1->AHB1ENR |= mask;
 800523c:	4b10      	ldr	r3, [pc, #64]	@ (8005280 <main+0xa40>)
 800523e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005240:	f042 0202 	orr.w	r2, r2, #2
 8005244:	639a      	str	r2, [r3, #56]	@ 0x38
    RCC_C1->AHB1LPENR |= mask;
 8005246:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005248:	f042 0202 	orr.w	r2, r2, #2
 800524c:	661a      	str	r2, [r3, #96]	@ 0x60
  (void)RCC_C1->AHB1LPENR;
 800524e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
}
 8005250:	e79f      	b.n	8005192 <main+0x952>
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
 8005252:	481a      	ldr	r0, [pc, #104]	@ (80052bc <main+0xa7c>)
 8005254:	f7fd f814 	bl	8002280 <chSysHalt>
 8005258:	68ea      	ldr	r2, [r5, #12]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	6892      	ldr	r2, [r2, #8]
 800525e:	429a      	cmp	r2, r3
 8005260:	f4bf ae44 	bcs.w	8004eec <main+0x6ac>
 8005264:	4816      	ldr	r0, [pc, #88]	@ (80052c0 <main+0xa80>)
 8005266:	f7fd f80b 	bl	8002280 <chSysHalt>
  osalDbgAssert((dacp->state == DAC_STOP) || (dacp->state == DAC_READY),
 800526a:	4816      	ldr	r0, [pc, #88]	@ (80052c4 <main+0xa84>)
 800526c:	f7fd f808 	bl	8002280 <chSysHalt>
  osalDbgAssert((dacp->state == DAC_READY) ||
 8005270:	4815      	ldr	r0, [pc, #84]	@ (80052c8 <main+0xa88>)
 8005272:	f7fd f805 	bl	8002280 <chSysHalt>
 8005276:	bf00      	nop
 8005278:	2400036c 	.word	0x2400036c
 800527c:	080059c0 	.word	0x080059c0
 8005280:	58024500 	.word	0x58024500
 8005284:	40001000 	.word	0x40001000
 8005288:	40007400 	.word	0x40007400
 800528c:	24000500 	.word	0x24000500
 8005290:	101f0000 	.word	0x101f0000
 8005294:	080056dc 	.word	0x080056dc
 8005298:	00030d40 	.word	0x00030d40
 800529c:	240001dc 	.word	0x240001dc
 80052a0:	080059b0 	.word	0x080059b0
 80052a4:	08005974 	.word	0x08005974
 80052a8:	080059a4 	.word	0x080059a4
 80052ac:	24000428 	.word	0x24000428
 80052b0:	080026b1 	.word	0x080026b1
 80052b4:	08005874 	.word	0x08005874
 80052b8:	e000e100 	.word	0xe000e100
 80052bc:	08005860 	.word	0x08005860
 80052c0:	08005854 	.word	0x08005854
 80052c4:	08005868 	.word	0x08005868
 80052c8:	08005990 	.word	0x08005990
