{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669554616502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669554616503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 22:10:16 2022 " "Processing started: Sun Nov 27 22:10:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669554616503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669554616503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_VFD -c CH3_VFD " "Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_VFD -c CH3_VFD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669554616503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669554616814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_vfd.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_vfd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_VFD " "Found entity 1: CH3_VFD" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669554616844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669554616844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_SEP " "Found entity 1: CH3_WT_SEP" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669554616846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669554616846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch3_wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ch3_wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_DECODER " "Found entity 1: CH3_WT_DECODER" {  } { { "CH3_WT_DECODER.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_DECODER.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669554616847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669554616847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_VFD " "Elaborating entity \"CH3_VFD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669554616872 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CH3_VFD.v(136) " "Verilog HDL Case Statement information at CH3_VFD.v(136): all case item expressions in this case statement are onehot" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(251) " "Verilog HDL assignment warning at CH3_VFD.v(251): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(255) " "Verilog HDL assignment warning at CH3_VFD.v(255): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(259) " "Verilog HDL assignment warning at CH3_VFD.v(259): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(263) " "Verilog HDL assignment warning at CH3_VFD.v(263): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(267) " "Verilog HDL assignment warning at CH3_VFD.v(267): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(271) " "Verilog HDL assignment warning at CH3_VFD.v(271): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(248) " "Verilog HDL Case Statement warning at CH3_VFD.v(248): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 248 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(303) " "Verilog HDL Case Statement warning at CH3_VFD.v(303): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 303 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(411) " "Verilog HDL assignment warning at CH3_VFD.v(411): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(419) " "Verilog HDL assignment warning at CH3_VFD.v(419): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_VFD.v(427) " "Verilog HDL assignment warning at CH3_VFD.v(427): truncated value with size 32 to match size of target (7)" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(538) " "Verilog HDL Case Statement warning at CH3_VFD.v(538): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 538 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(743) " "Verilog HDL Case Statement warning at CH3_VFD.v(743): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 743 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(913) " "Verilog HDL Case Statement warning at CH3_VFD.v(913): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 913 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(992) " "Verilog HDL Case Statement warning at CH3_VFD.v(992): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 992 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(1047) " "Verilog HDL Case Statement warning at CH3_VFD.v(1047): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 1047 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(1038) " "Verilog HDL Case Statement warning at CH3_VFD.v(1038): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 1038 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(1099) " "Verilog HDL Case Statement warning at CH3_VFD.v(1099): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 1099 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(1090) " "Verilog HDL Case Statement warning at CH3_VFD.v(1090): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 1090 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_VFD.v(1142) " "Verilog HDL Case Statement warning at CH3_VFD.v(1142): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 1142 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CH3_VFD.v(510) " "Verilog HDL Case Statement information at CH3_VFD.v(510): all case item expressions in this case statement are onehot" {  } { { "CH3_VFD.v" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 510 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1669554616879 "|CH3_VFD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH3_WT_SEP CH3_WT_SEP:S_SEP " "Elaborating entity \"CH3_WT_SEP\" for hierarchy \"CH3_WT_SEP:S_SEP\"" {  } { { "CH3_VFD.v" "S_SEP" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_VFD.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669554616881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(23) " "Verilog HDL assignment warning at CH3_WT_SEP.V(23): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(28) " "Verilog HDL assignment warning at CH3_WT_SEP.V(28): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(33) " "Verilog HDL assignment warning at CH3_WT_SEP.V(33): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(38) " "Verilog HDL assignment warning at CH3_WT_SEP.V(38): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(43) " "Verilog HDL assignment warning at CH3_WT_SEP.V(43): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(48) " "Verilog HDL assignment warning at CH3_WT_SEP.V(48): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(53) " "Verilog HDL assignment warning at CH3_WT_SEP.V(53): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(58) " "Verilog HDL assignment warning at CH3_WT_SEP.V(58): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(63) " "Verilog HDL assignment warning at CH3_WT_SEP.V(63): truncated value with size 32 to match size of target (4)" {  } { { "CH3_WT_SEP.V" "" { Text "C:/Users/usual/Desktop/miniproject (1)/QUARTUS/CH3_WT_SEP.V" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669554616881 "|CH3_VFD|CH3_WT_SEP:S_SEP"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669554620987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669554621115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669554621115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1339 " "Implemented 1339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669554621188 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669554621188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1317 " "Implemented 1317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669554621188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669554621188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669554621203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 22:10:21 2022 " "Processing ended: Sun Nov 27 22:10:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669554621203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669554621203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669554621203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669554621203 ""}
