@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FX107 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|RAM shift_reg_0[7:0] (in view: work.sobel_8s_720s_540s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|RAM shift_reg_2[7:0] (in view: work.sobel_8s_720s_540s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Removing sequential instance sobel_unit.horizontal_product_ff[1][9] because it is equivalent to instance sobel_unit.horizontal_product_ff[1][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Removing sequential instance sobel_unit.vertical_product_ff[1][9] because it is equivalent to instance sobel_unit.vertical_product_ff[1][10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Removing sequential instance sobel_unit.vertical_product_ff[1][0] because it is equivalent to instance sobel_unit.horizontal_product_ff[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA365 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv":35:4:35:12|Ram sobel_out_fifo.fifo_buf[7:0] will be mapped into logic and will consume around 32 register resources.
@W: FA365 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv":35:4:35:12|Ram gray_in_fifo.fifo_buf[7:0] will be mapped into logic and will consume around 32 register resources.
@W: FA365 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/fifo.sv":35:4:35:12|Ram in_to_gray_fifo.fifo_buf[23:0] will be mapped into logic and will consume around 96 register resources.
@W: FA197 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} 
@W: FA197 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Failed to provide a timing model for LPM altsyncram {Warning code: can't read "indata_reg_b": no such variable} 
@W: MT246 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Blackbox synplicity_altsyncram_RAM_RW_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/sobel.sv":138:2:138:10|Blackbox synplicity_altsyncram_RAM_RW is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock edge_detect_top|clk with period 8.97ns. Please declare a user-defined clock on port clk.
