Total Cycles:                               97066 (970.66 msec)
Execution Cycles:                           66666 ( 68.68%)
Stall Cycles:                               30400 ( 31.32%)
Nops:                                        5533 (  5.70%)
Executed operations:                       162212

Executed branches:                          18011 ( 11.10% ops)(27.02% insts)
Not taken branches:                          7712 (  4.75% ops)(11.57% insts)(42.82% br)
Taken branches:                             10299 (  6.35% ops)(15.45% insts)(57.18% br)
  Taken uncond branches:                     5273 (  3.25% ops)( 7.91% insts)(29.28% br)
  Taken cond branches:                       5026 (  3.10% ops)( 7.54% insts)(27.91% br)
Size of Loaded Code:                        28928 Bytes

Instruction Memory Operations:
  Accesses:                                 70581
    Hits (Hit Rate):                        70338 ( 99.66%)
    Misses (Miss Rate):                       243 (  0.34%)
Instruction Memory Stall Cycles
  Total (in cycles):                         3878 (100.00%)
    Due to Misses:                           3645 ( 93.99%)
    Due to Bus Conflicts:                     233 (  6.01%)

Data Memory Operations:                     Cache          
  Accesses:                                 50923 (100.00%)
    Hits (Hit Rate):                        50022 ( 98.23%)
    Misses (Miss Rate):                       901 (  1.77%)
  Write Backs (% of Misses):                  626 ( 69.48%)
Data Memory Stall Cycles
  Total (in cycles):                        16223 (100.00%)
    Due to Misses:                          12614 ( 77.75%)
    Due to Bus Conflicts:                    3609 ( 22.25%)

Percentage Bus Bandwidth Consumed:          23.84%


Avg. IPC (no stalls):   2.43
Avg. IPC (with stalls): 1.67

  cycle counter =        66666
  total ops     =       162212
   width[ 0] =          478
   width[ 1] =        20545
   width[ 2] =        13227
   width[ 3] =        11104
   width[ 4] =         5512
   width[ 5] =         1749
   width[ 6] =         8518

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       25035    25.79        19995    29.99         2534     3.20          450     0.64 compressf
       23278    23.98        17204    25.81          462     0.58          480     0.68 decompress
       15534    16.00        13088    19.63          280     0.35          270     0.38 output
       15488    15.96        14034    21.05            0     0.00          345     0.49 compressgetcode
       13816    14.23         1073     1.61         8764    11.05          435     0.62 cl_hash
         486     0.50          164     0.25           56     0.07          210     0.30 __sfvwrite
         350     0.36          230     0.35            0     0.00           90     0.13 fflush
         335     0.35           58     0.09           70     0.09          195     0.28 Compress
         315     0.32           92     0.14           56     0.07          150     0.21 _bcopy
         240     0.25           56     0.08           28     0.04          120     0.17 __smakebuf
         210     0.22           45     0.07           98     0.12           30     0.04 std
         192     0.20           49     0.07           42     0.05           75     0.11 __swsetup
         188     0.19           64     0.10           28     0.04           90     0.13 _malloc_r
         154     0.16           17     0.03           -0    -0.00          120     0.17 rindex
         149     0.15           49     0.07           14     0.02           75     0.11 _morecore_r
         134     0.14           21     0.03           14     0.02           60     0.09 __sinit
         129     0.13           18     0.03           42     0.05           45     0.06 _fstat_r
         115     0.12           27     0.04           14     0.02           60     0.09 exit
         110     0.11           72     0.11            0     0.00           30     0.04 __wrap_memchr
         109     0.11           40     0.06           14     0.02           45     0.06 _write_r
         109     0.11           54     0.08           -0    -0.00           45     0.06 _fwalk
         104     0.11           48     0.07           14     0.02           30     0.04 _sbrk_r
         100     0.10           10     0.02           56     0.07           30     0.04 __vex_main
          97     0.10           44     0.07            0     0.00           45     0.06 __swrite
          88     0.09           51     0.08            0     0.00           30     0.04 __wrap_strlen
          79     0.08           25     0.04           14     0.02           30     0.04 _puts_r
          58     0.06           22     0.03           -0    -0.00           30     0.04 __wrap_memmove
          40     0.04            9     0.01           14     0.02           15     0.02 puts
          24     0.02            7     0.01            0     0.00           15     0.02 _cleanup_r
          -0             0            -0  (others not profiled)

Simulation time  =     0.0073 s
Simulation speed =    22.2666 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


