0.7
2020.2
Oct 14 2022
05:20:55
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/pract1/pract1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/pract1/pract1.srcs/sim_1/new/test.v,1740226120,verilog,,,,test,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/pract1/pract1.srcs/sources_1/new/main.v,1740226120,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/pract1/pract1.srcs/sim_1/new/test.v,,main,,,,,,,,
