// Seed: 1501449628
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri1 id_2
);
  assign id_1 = 1 * 1;
  wire id_4;
  assign id_1 = id_2;
  module_0(
      id_4, id_4
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output supply0 id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_8, id_9
  );
  assign {1, 1} = id_2;
endmodule
