#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 16 19:38:39 2019
# Process ID: 1678
# Current directory: /home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.runs/synth_1
# Command line: vivado -log EtherNetTopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source EtherNetTopLevel.tcl
# Log file: /home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.runs/synth_1/EtherNetTopLevel.vds
# Journal file: /home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source EtherNetTopLevel.tcl -notrace
Command: synth_design -top EtherNetTopLevel -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1773 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo.v:118]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in eth_arb_mux with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in ip_arb_mux with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/lfsr.v:366]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/priority_encoder.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in udp_checksum_gen with formal parameter declaration list [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_checksum_gen.v:141]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1524.457 ; gain = 122.578 ; free physical = 187 ; free virtual = 5236
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'EtherNetTopLevel' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:59]
	Parameter AXIS_DATA_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'udp_complete' declared at '/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_complete.v:32' bound to instance 'UDP' of component 'udp_complete' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:513]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_complete.v:32]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
	Parameter UDP_CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter UDP_CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter UDP_CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/arbiter.v:32]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TYPE bound to: PRIORITY - type: string 
	Parameter BLOCK bound to: ACKNOWLEDGE - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/priority_encoder.v:32]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter W1 bound to: 2 - type: integer 
	Parameter W2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (1#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/priority_encoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (2#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/arbiter.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:385]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:386]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:390]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:392]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:393]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (3#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_complete.v:32]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:32]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE bound to: PRIORITY - type: string 
	Parameter LSB_PRIORITY bound to: HIGH - type: string 
	Parameter CL_S_COUNT bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:294]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:295]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:299]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:301]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:302]
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (4#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_ARP_QUERY bound to: 2'b01 
	Parameter STATE_WAIT_PACKET bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_READ_PAYLOAD bound to: 3'b010 
	Parameter STATE_READ_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_rx.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_rx.v:277]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (5#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_tx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WRITE_HEADER bound to: 3'b001 
	Parameter STATE_WRITE_PAYLOAD bound to: 3'b010 
	Parameter STATE_WRITE_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_tx.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_tx.v:207]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (6#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_tx.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip.v:272]
INFO: [Synth 8-6155] done synthesizing module 'ip' (7#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip.v:32]
INFO: [Synth 8-6157] synthesizing module 'arp' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp.v:32]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
	Parameter ARP_OPER_ARP_REQUEST bound to: 16'b0000000000000001 
	Parameter ARP_OPER_ARP_REPLY bound to: 16'b0000000000000010 
	Parameter ARP_OPER_INARP_REQUEST bound to: 16'b0000000000001000 
	Parameter ARP_OPER_INARP_REPLY bound to: 16'b0000000000001001 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_WAIT_LAST bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_rx.v:249]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_rx.v:226]
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (8#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_tx.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE_HEADER bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_tx.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_tx.v:157]
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (9#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_tx.v:32]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_cache.v:32]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (10#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (11#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_cache.v:32]
INFO: [Synth 8-6155] done synthesizing module 'arp' (12#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (13#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_complete.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp.v:32]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_checksum_gen.v:32]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter HEADER_FIFO_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_SUM_HEADER_1 bound to: 3'b001 
	Parameter STATE_SUM_HEADER_2 bound to: 3'b010 
	Parameter STATE_SUM_HEADER_3 bound to: 3'b011 
	Parameter STATE_SUM_PAYLOAD bound to: 3'b100 
	Parameter STATE_FINISH_SUM bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:253]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '12' to '11' bits. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '12' to '11' bits. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:311]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (14#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_checksum_gen.v:448]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_checksum_gen.v:519]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (15#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_checksum_gen.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_ip_rx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_READ_HEADER bound to: 3'b001 
	Parameter STATE_READ_PAYLOAD bound to: 3'b010 
	Parameter STATE_READ_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_ip_rx.v:263]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (16#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_ip_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_ip_tx.v:32]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WRITE_HEADER bound to: 3'b001 
	Parameter STATE_WRITE_PAYLOAD bound to: 3'b010 
	Parameter STATE_WRITE_PAYLOAD_LAST bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_ip_tx.v:238]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (17#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_ip_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'udp' (18#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp.v:32]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (19#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_complete.v:32]
INFO: [Synth 8-3491] module 'eth_mac_1g_gmii_fifo' declared at '/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii_fifo.v:32' bound to instance 'eth_mac' of component 'eth_mac_1g_gmii_fifo' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:654]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii_fifo' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii_fifo.v:32]
	Parameter TARGET bound to: GENERIC - type: string 
	Parameter IODDR_STYLE bound to: IODDR2 - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFIO2 - type: string 
	Parameter AXIS_DATA_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b0 
	Parameter AXIS_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii.v:32]
	Parameter TARGET bound to: GENERIC - type: string 
	Parameter IODDR_STYLE bound to: IODDR2 - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFIO2 - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii.v:111]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii.v:118]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii.v:132]
INFO: [Synth 8-6157] synthesizing module 'gmii_phy_if' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/gmii_phy_if.v:32]
	Parameter TARGET bound to: GENERIC - type: string 
	Parameter IODDR_STYLE bound to: IODDR2 - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFIO2 - type: string 
INFO: [Synth 8-6157] synthesizing module 'ssio_sdr_in' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ssio_sdr_in.v:32]
	Parameter TARGET bound to: GENERIC - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFIO2 - type: string 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "TRUE" *) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ssio_sdr_in.v:155]
INFO: [Synth 8-6155] done synthesizing module 'ssio_sdr_in' (20#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ssio_sdr_in.v:32]
INFO: [Synth 8-6157] synthesizing module 'ssio_sdr_out' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ssio_sdr_out.v:32]
	Parameter TARGET bound to: GENERIC - type: string 
	Parameter IODDR_STYLE bound to: IODDR2 - type: string 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "TRUE" *) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ssio_sdr_out.v:65]
INFO: [Synth 8-6157] synthesizing module 'oddr' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/oddr.v:32]
	Parameter TARGET bound to: GENERIC - type: string 
	Parameter IODDR_STYLE bound to: IODDR2 - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element d_reg_1_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/oddr.v:125]
INFO: [Synth 8-6155] done synthesizing module 'oddr' (21#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/oddr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ssio_sdr_out' (22#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ssio_sdr_out.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gmii_phy_if' (23#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/gmii_phy_if.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter TX_PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RX_PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter RX_PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_USER_WIDTH bound to: 1 - type: integer 
	Parameter RX_USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_rx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PAYLOAD bound to: 3'b001 
	Parameter STATE_WAIT_LAST bound to: 3'b010 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/lfsr.v:32]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
	Parameter STYLE_INT bound to: LOOP - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (23#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/lfsr.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_rx.v:184]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_rx.v:310]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (24#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_rx.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_tx.v:32]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ETH_PRE bound to: 8'b01010101 
	Parameter ETH_SFD bound to: 8'b11010101 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_PREAMBLE bound to: 3'b001 
	Parameter STATE_PAYLOAD bound to: 3'b010 
	Parameter STATE_LAST bound to: 3'b011 
	Parameter STATE_PAD bound to: 3'b100 
	Parameter STATE_FCS bound to: 3'b101 
	Parameter STATE_WAIT_END bound to: 3'b110 
	Parameter STATE_IFG bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_tx.v:335]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_tx.v:405]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_tx.v:437]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_tx.v:438]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (25#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/axis_gmii_tx.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (26#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g.v:32]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 34 connections declared, but only 27 given [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii.v:218]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii' (27#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo.v:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo.v:507]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (28#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (29#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 1 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (29#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_async_fifo_adapter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii_fifo' (30#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_mac_1g_gmii_fifo.v:32]
INFO: [Synth 8-3491] module 'eth_axis_tx' declared at '/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_tx.v:32' bound to instance 'AXIS_TX' of component 'eth_axis_tx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:707]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_tx.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE_HEADER bound to: 2'b01 
	Parameter STATE_WRITE_PAYLOAD bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_tx.v:155]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_tx.v:130]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (31#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_tx.v:32]
INFO: [Synth 8-3491] module 'eth_axis_rx' declared at '/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_rx.v:32' bound to instance 'AXIS_RX' of component 'eth_axis_rx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:737]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_rx.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_READ_HEADER bound to: 2'b01 
	Parameter STATE_READ_PAYLOAD bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_rx.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_rx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (32#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_axis_rx.v:32]
INFO: [Synth 8-3491] module 'axis_fifo' declared at '/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:32' bound to instance 'UDP_FIFO' of component 'axis_fifo' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:768]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter KEEP_OFFSET bound to: 8 - type: integer 
	Parameter LAST_OFFSET bound to: 8 - type: integer 
	Parameter ID_OFFSET bound to: 9 - type: integer 
	Parameter DEST_OFFSET bound to: 9 - type: integer 
	Parameter USER_OFFSET bound to: 9 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:253]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:255]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '13' to '12' bits. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:311]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (32#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:32]
WARNING: [Synth 8-3848] Net tx_ip_hdr_valid in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:419]
WARNING: [Synth 8-3848] Net tx_ip_dscp in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:421]
WARNING: [Synth 8-3848] Net tx_ip_ecn in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:422]
WARNING: [Synth 8-3848] Net tx_ip_length in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:423]
WARNING: [Synth 8-3848] Net tx_ip_ttl in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:424]
WARNING: [Synth 8-3848] Net tx_ip_protocol in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:425]
WARNING: [Synth 8-3848] Net tx_ip_source_ip in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:426]
WARNING: [Synth 8-3848] Net tx_ip_dest_ip in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:427]
WARNING: [Synth 8-3848] Net tx_ip_payload_axis_tdata in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:428]
WARNING: [Synth 8-3848] Net tx_ip_payload_axis_tvalid in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:429]
WARNING: [Synth 8-3848] Net tx_ip_payload_axis_tlast in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:431]
WARNING: [Synth 8-3848] Net tx_ip_payload_axis_tuser in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:432]
WARNING: [Synth 8-3848] Net rx_ip_hdr_ready in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:396]
WARNING: [Synth 8-3848] Net rx_ip_payload_axis_tready in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:415]
WARNING: [Synth 8-3848] Net tx_udp_hdr_valid in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:464]
WARNING: [Synth 8-3848] Net tx_udp_ip_dscp in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:466]
WARNING: [Synth 8-3848] Net tx_udp_ip_ecn in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:467]
WARNING: [Synth 8-3848] Net tx_udp_ip_ttl in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:468]
WARNING: [Synth 8-3848] Net tx_udp_ip_source_ip in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:469]
WARNING: [Synth 8-3848] Net tx_udp_ip_dest_ip in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:470]
WARNING: [Synth 8-3848] Net tx_udp_source_port in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:471]
WARNING: [Synth 8-3848] Net tx_udp_dest_port in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:472]
WARNING: [Synth 8-3848] Net tx_udp_length in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:473]
WARNING: [Synth 8-3848] Net tx_udp_checksum in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:474]
WARNING: [Synth 8-3848] Net tx_udp_payload_axis_tdata in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:475]
WARNING: [Synth 8-3848] Net tx_udp_payload_axis_tvalid in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:476]
WARNING: [Synth 8-3848] Net tx_udp_payload_axis_tlast in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:478]
WARNING: [Synth 8-3848] Net tx_udp_payload_axis_tuser in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:479]
WARNING: [Synth 8-3848] Net rx_udp_hdr_ready in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:437]
WARNING: [Synth 8-3848] Net rx_udp_payload_axis_tready in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:460]
WARNING: [Synth 8-3848] Net rx_fifo_udp_payload_axis_tdata in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:481]
WARNING: [Synth 8-3848] Net rx_fifo_udp_payload_axis_tvalid in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:482]
WARNING: [Synth 8-3848] Net rx_fifo_udp_payload_axis_tlast in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:484]
WARNING: [Synth 8-3848] Net rx_fifo_udp_payload_axis_tuser in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:485]
WARNING: [Synth 8-3848] Net tx_fifo_udp_payload_axis_tready in module/entity EtherNetTopLevel does not have driver. [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:489]
INFO: [Synth 8-256] done synthesizing module 'EtherNetTopLevel' (33#1) [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/new/EtherNetTopLevel.vhd:59]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tkeep[0]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_fifo__parameterized0 has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tkeep[0]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[7]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[6]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[5]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[4]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[3]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[2]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[1]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tid[0]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[95]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[94]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[93]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[92]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[91]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[90]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[89]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[88]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[87]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[86]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[85]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[84]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[83]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[82]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[81]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[80]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[79]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[78]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[77]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[76]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[75]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[74]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[73]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[72]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[71]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[70]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[69]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[68]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[67]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[66]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[65]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[64]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[63]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[62]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[61]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[60]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[59]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[58]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[57]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[56]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[55]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[54]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[53]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[52]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[51]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[50]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[49]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[48]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[47]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[46]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[45]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[44]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[43]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[42]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[41]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[40]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[39]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[38]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[37]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[36]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[35]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[34]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[33]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[32]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[31]
WARNING: [Synth 8-3331] design axis_gmii_tx has unconnected port ptp_ts[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1621.332 ; gain = 219.453 ; free physical = 222 ; free virtual = 5201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1639.145 ; gain = 237.266 ; free physical = 257 ; free virtual = 5213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1647.148 ; gain = 245.270 ; free physical = 257 ; free virtual = 5213
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4471] merging register 's_ip_hdr_ready_mask_reg_reg' into 'frame_reg_reg' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_arb_mux.v:282]
INFO: [Synth 8-4471] merging register 's_eth_hdr_ready_mask_reg_reg' into 'frame_reg_reg' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/eth_arb_mux.v:204]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_rx.v:303]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-5546] ROM "store_ip_version_ihl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dscp_ecn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_length_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_length_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_identification_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_identification_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_flags_fragment_offset_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_flags_fragment_offset_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_ttl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_protocol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_header_checksum_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_header_checksum_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_source_ip_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_ip_dest_ip_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/ip_eth_tx.v:235]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-5587] ROM size for "hdr_sum_next" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'arp_eth_rx'
INFO: [Synth 8-5546] ROM "store_arp_htype_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_htype_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_ptype_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_ptype_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_hlen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_plen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_oper_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_oper_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_sha_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_sha_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_sha_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_sha_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_sha_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_sha_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_spa_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_spa_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_spa_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_spa_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tha_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tha_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tha_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tha_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tha_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tha_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tpa_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tpa_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tpa_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_arp_tpa_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'arp_eth_tx'
INFO: [Synth 8-5546] ROM "m_eth_payload_axis_tlast_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cache_query_request_ip_reg_reg[31:0]' into 'arp_request_ip_reg_reg[31:0]' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp.v:404]
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:200]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:201]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/udp_checksum_gen.v:448]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'eth_axis_tx'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'eth_axis_rx'
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_dest_mac_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_src_mac_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_type_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_eth_type_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bad_frame_reg_reg' into 'overflow_reg_reg' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:200]
INFO: [Synth 8-4471] merging register 'good_frame_reg_reg' into 'overflow_reg_reg' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/axis/rtl/axis_fifo.v:201]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
       STATE_READ_HEADER |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'arp_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                               00
      STATE_WRITE_HEADER |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'arp_eth_tx'
INFO: [Synth 8-6430] The Block RAM "arp_cache:/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
      STATE_WRITE_HEADER |                               01 |                               01
     STATE_WRITE_PAYLOAD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'eth_axis_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
       STATE_READ_HEADER |                              010 |                               01
      STATE_READ_PAYLOAD |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'eth_axis_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1755.742 ; gain = 353.863 ; free physical = 132 ; free virtual = 4985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 135   
	   3 Input      1 Bit         XORs := 46    
	   4 Input      1 Bit         XORs := 24    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 26    
	   9 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 24    
	   8 Input      1 Bit         XORs := 8     
	  10 Input      1 Bit         XORs := 4     
	  12 Input      1 Bit         XORs := 8     
	  11 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 12    
	  17 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 10    
	  18 Input      1 Bit         XORs := 8     
	  14 Input      1 Bit         XORs := 6     
	  15 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               16 Bit    Registers := 53    
	               13 Bit    Registers := 27    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 237   
+---RAMs : 
	              40K Bit         RAMs := 3     
	              24K Bit         RAMs := 1     
	              20K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              384 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              128 Bit         RAMs := 7     
	              104 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               24 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 8     
	   4 Input     48 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   5 Input     16 Bit        Muxes := 2     
	  21 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 47    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 35    
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	  21 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 6     
	  29 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 13    
	  22 Input      2 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 3     
	  16 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 328   
	  21 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 76    
	  29 Input      1 Bit        Muxes := 31    
	  30 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 19    
	  10 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ip_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module eth_arb_mux 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module ip_eth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  21 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  38 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	  21 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 34    
Module ip_eth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  21 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  21 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
Module ip 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 7     
Module arp_eth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  29 Input      3 Bit        Muxes := 1     
	  31 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	  29 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 35    
Module arp_eth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 19    
	  30 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 3     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 7     
	   9 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 5     
	  18 Input      1 Bit         XORs := 4     
	  14 Input      1 Bit         XORs := 3     
	  15 Input      1 Bit         XORs := 3     
	  20 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
Module arp_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---RAMs : 
	              24K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   3 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     28 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 2     
Module ip_complete 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              20K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
Module udp_checksum_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              384 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              128 Bit         RAMs := 7     
	              104 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               48 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               24 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module udp_ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 20    
Module udp_ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
Module udp_complete 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ssio_sdr_in 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module oddr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ssio_sdr_out 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module gmii_phy_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lfsr__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 6     
	  10 Input      1 Bit         XORs := 1     
Module axis_gmii_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 4     
Module axis_gmii_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module eth_mac_1g_gmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               13 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 23    
Module eth_mac_1g_gmii_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
Module eth_axis_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module eth_axis_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	  15 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 21    
Module axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ip_eth_tx_inst/state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'arp_eth_tx_inst/m_eth_src_mac_reg_reg[47:0]' into 'arp_eth_tx_inst/arp_sha_reg_reg[47:0]' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/arp_eth_tx.v:136]
INFO: [Synth 8-5546] ROM "arp_eth_rx_inst/state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_eth_tx_inst/state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/eth_dest_mac_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/eth_src_mac_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/eth_type_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/ip_version_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/ip_ihl_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/ip_identification_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/ip_flags_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/ip_fragment_offset_mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element udp_inst/udp_checksum_gen_inst/ip_header_checksum_mem_reg was removed. 
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "UDP/ip_complete_inst/\arp_inst/arp_cache_inst /ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "UDP_FIFO/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 10 bits.
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ecn_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ecn_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/udp_dest_port_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/i_51/\udp_inst/udp_checksum_gen_inst/payload_fifo/wr_ptr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/i_51/\udp_inst/udp_checksum_gen_inst/payload_fifo/wr_ptr_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_source_ip_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_ttl_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dscp_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dscp_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dscp_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dscp_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dscp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dscp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (UDP/\udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_cache_inst/write_request_ready_reg_reg' (FDR) to 'UDP/ip_complete_inst/arp_inst/arp_cache_inst/query_request_ready_reg_reg'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/udp_length_reg_reg[0]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[0]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[1]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[2]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[3]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[5]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[6]' (FDE) to 'UDP/udp_inst/udp_ip_tx_inst/m_ip_protocol_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_arb_mux_inst/arb_inst/grant_reg_reg[0]' (FDRE) to 'UDP/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'UDP/ip_arb_mux_inst/arb_inst/grant_reg_reg[1]' (FDRE) to 'UDP/ip_arb_mux_inst/arb_inst/grant_encoded_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[8]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[9]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[2]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[10]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[11]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[4]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[12]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[5]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[13]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[6]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[14]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[14]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[15]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[13]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[12]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[10]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[7]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[6]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[5]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[4]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[11]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_eth_type_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[7]' (FDRE) to 'UDP/ip_complete_inst/arp_inst/outgoing_arp_oper_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[16]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[24]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_type_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/m_eth_type_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_type_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/m_eth_type_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[32]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[40]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_fragment_offset_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_fragment_offset_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_identification_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_identification_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[16]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[24]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[16]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[24]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[32]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[40]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_oper_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_ptype_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_ptype_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_htype_reg_reg[0]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_htype_reg_reg[8]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[17]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[25]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_type_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/m_eth_type_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_type_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/m_eth_type_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[33]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[41]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_fragment_offset_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_fragment_offset_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_identification_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_identification_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[17]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[25]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[17]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[25]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[33]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_sha_reg_reg[41]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_oper_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_ptype_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_ptype_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_htype_reg_reg[1]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_htype_reg_reg[9]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[2]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[10]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[18]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_src_mac_reg_reg[26]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/m_eth_type_reg_reg[2]' (FDE) to 'UDP/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_flags_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/m_eth_type_reg_reg[2]' (FDE) to 'UDP/ip_complete_inst/arp_inst/arp_eth_tx_inst/arp_spa_reg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|ip          | ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|arp_cache:       | ip_addr_mem_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|arp_cache:       | mac_addr_mem_reg | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_fifo:       | mem_reg          | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_async_fifo: | mem_reg          | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_async_fifo: | mem_reg          | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                    | RTL Object                                             | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|UDP/ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                          | Implied   | 512 x 1              | RAM128X1D x 4   | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_dscp_mem_reg         | Implied   | 8 x 6                | RAM32M x 1      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_ecn_mem_reg          | Implied   | 8 x 2                | RAM16X1D x 2    | 
+-----------------------------------------------+--------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance UDP/ip_complete_inst/arp_inst/arp_cache_inst/i_7/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance UDP/ip_complete_inst/arp_inst/arp_cache_inst/i_11/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 175 ; free virtual = 4946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|arp_cache:       | ip_addr_mem_reg  | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|arp_cache:       | mac_addr_mem_reg | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_fifo:       | mem_reg          | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axis_async_fifo: | mem_reg          | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|axis_async_fifo: | mem_reg          | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                    | RTL Object                                             | Inference | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------+--------------------------------------------------------+-----------+----------------------+-----------------+
|UDP/ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                          | Implied   | 512 x 1              | RAM128X1D x 4   | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_dscp_mem_reg         | Implied   | 8 x 6                | RAM32M x 1      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3      | 
|UDP                                            | udp_inst/udp_checksum_gen_inst/ip_ecn_mem_reg          | Implied   | 8 x 2                | RAM16X1D x 2    | 
+-----------------------------------------------+--------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_121) is unused and will be removed from module EtherNetTopLevel.
WARNING: [Synth 8-3332] Sequential element (i_132) is unused and will be removed from module EtherNetTopLevel.
WARNING: [Synth 8-3332] Sequential element (i_133) is unused and will be removed from module EtherNetTopLevel.
WARNING: [Synth 8-3332] Sequential element (i_134) is unused and will be removed from module EtherNetTopLevel.
INFO: [Synth 8-6837] The timing for the instance UDP/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance UDP/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 177 ; free virtual = 4948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4948
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin phy_tx_clk_OBUF with 1st driver pin 'eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/clk_oddr_inst/q_reg_reg[0]/Q' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/oddr.v:134]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin phy_tx_clk_OBUF with 2nd driver pin 'eth_mac/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/clk_oddr_inst/q_reg_reg[0]__0/Q' [/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.srcs/sources_1/imports/rtl/oddr.v:130]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   137|
|3     |LUT1      |   160|
|4     |LUT2      |   280|
|5     |LUT3      |   346|
|6     |LUT4      |   180|
|7     |LUT5      |   335|
|8     |LUT6      |   588|
|9     |MUXF7     |     8|
|10    |RAM128X1D |     4|
|11    |RAM16X1D  |     1|
|12    |RAM32M    |     1|
|13    |RAMB18E1  |     3|
|14    |RAMB36E1  |     4|
|15    |FDPE      |    20|
|16    |FDRE      |  2024|
|17    |FDSE      |   169|
|18    |IBUF      |    14|
|19    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------+----------------------------------------+------+
|      |Instance                    |Module                                  |Cells |
+------+----------------------------+----------------------------------------+------+
|1     |top                         |                                        |  4288|
|2     |  AXIS_RX                   |eth_axis_rx                             |   165|
|3     |  AXIS_TX                   |eth_axis_tx                             |   158|
|4     |  UDP                       |udp_complete                            |  2827|
|5     |    ip_arb_mux_inst         |ip_arb_mux                              |    72|
|6     |      arb_inst              |arbiter_2                               |     9|
|7     |    ip_complete_inst        |ip_complete                             |  2358|
|8     |      arp_inst              |arp                                     |  1333|
|9     |        arp_cache_inst      |arp_cache                               |   282|
|10    |        arp_eth_rx_inst     |arp_eth_rx                              |   397|
|11    |        arp_eth_tx_inst     |arp_eth_tx                              |   242|
|12    |      eth_arb_mux_inst      |eth_arb_mux                             |   117|
|13    |        arb_inst            |arbiter                                 |    38|
|14    |      ip_inst               |ip                                      |   905|
|15    |        ip_eth_rx_inst      |ip_eth_rx                               |   291|
|16    |        ip_eth_tx_inst      |ip_eth_tx                               |   553|
|17    |    udp_inst                |udp                                     |   395|
|18    |      udp_checksum_gen_inst |udp_checksum_gen                        |    78|
|19    |        payload_fifo        |axis_fifo                               |    57|
|20    |      udp_ip_rx_inst        |udp_ip_rx                               |   117|
|21    |      udp_ip_tx_inst        |udp_ip_tx                               |   200|
|22    |  eth_mac                   |eth_mac_1g_gmii_fifo                    |  1108|
|23    |    eth_mac_1g_gmii_inst    |eth_mac_1g_gmii                         |   479|
|24    |      eth_mac_1g_inst       |eth_mac_1g                              |   401|
|25    |        axis_gmii_rx_inst   |axis_gmii_rx                            |   188|
|26    |          eth_crc_8         |lfsr__parameterized0_1                  |    43|
|27    |        axis_gmii_tx_inst   |axis_gmii_tx                            |   213|
|28    |          eth_crc_8         |lfsr__parameterized0                    |    41|
|29    |      gmii_phy_if_inst      |gmii_phy_if                             |    42|
|30    |        rx_ssio_sdr_inst    |ssio_sdr_in                             |    19|
|31    |        tx_ssio_sdr_inst    |ssio_sdr_out                            |    13|
|32    |          clk_oddr_inst     |oddr                                    |     3|
|33    |    rx_fifo                 |axis_async_fifo_adapter__parameterized0 |   316|
|34    |      fifo_inst             |axis_async_fifo_0                       |   316|
|35    |    tx_fifo                 |axis_async_fifo_adapter                 |   313|
|36    |      fifo_inst             |axis_async_fifo                         |   313|
+------+----------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 176 ; free virtual = 4947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 643 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.914 ; gain = 428.035 ; free physical = 179 ; free virtual = 4950
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1829.922 ; gain = 428.035 ; free physical = 179 ; free virtual = 4950
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1917.660 ; gain = 0.000 ; free physical = 198 ; free virtual = 4954
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
441 Infos, 204 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 1917.660 ; gain = 515.891 ; free physical = 297 ; free virtual = 5052
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.660 ; gain = 0.000 ; free physical = 297 ; free virtual = 5052
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/IpRepository/EtherNetComponent/EtherNetComponent.runs/synth_1/EtherNetTopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file EtherNetTopLevel_utilization_synth.rpt -pb EtherNetTopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 19:39:31 2019...
