(wiring 
# Wiring file created by Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
 (resolution MM 100000)
# Net 0 
# Net 3V3 
# Net INT 
 (wire (path TOP 20320  100000 -185470 -687530 -185470 -1000000 127000))
 (wire (path TOP 20320  100000 -185470 100000 -207860 270930 -207860
     308270 -245200 448860 -245200))
 (wire (path TOP 20320  100000 -137490 100000 -185470))
# Net N00220 
# Net N00540 
# Net N00816 
   (wire (poly TOP 0  80000 80000 80000 -80000 -80000 -80000
     -80000 80000 80000 80000 (viapop on))
    (net Orphan_net )
    (type protect)
   )
# Net SCL 
 (wire (path TOP 20320  -716990 795480 -839520 795480 -1000000 635000))
 (wire (path TOP 20320  -59990 137490 -59990 226110 -701180 226110
     -784570 309500 -784570 615560))
 (wire (path TOP 20320  -784570 615560 -980560 615560 -1000000 635000))
 (wire (path TOP 20320  -276370 731040 -276370 615560 -784570 615560))
# Net SDA 
 (wire (path TOP 20320  -1000000 381000 -804470 185470 -100000 185470
     -100000 137490))
 (wire (path TOP 20320  -706590 452120 -706590 394470 -659080 394470
     -659080 343300))
 (wire (path BOTTOM 20320  -659080 343300 -962300 343300 -1000000 381000))
 (wire (path TOP 20320  -276370 401040 -276370 516520 -452170 516520))
 (wire (path BOTTOM 20320  -452170 516520 -864480 516520 -1000000 381000))
   (via VIA_LPKF -659080 343300)
   (via VIA_LPKF -452170 516520)
)
