{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:41:45 2018 " "Info: Processing started: Tue May 29 16:41:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compon.vhd 18 4 " "Info: Found 18 design units, including 4 entities, in source file compon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compon-som " "Info: Found design unit 1: compon-som" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compon-subt " "Info: Found design unit 2: compon-subt" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 aritimetica " "Info: Found design unit 3: aritimetica" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 compon-decod " "Info: Found design unit 4: compon-decod" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 decodificador " "Info: Found design unit 5: decodificador" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 compon-not_1 " "Info: Found design unit 6: compon-not_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 106 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compon-and_1 " "Info: Found design unit 7: compon-and_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 118 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 compon-nand_1 " "Info: Found design unit 8: compon-nand_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 130 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 compon-or_1 " "Info: Found design unit 9: compon-or_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 142 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 compon-or_2 " "Info: Found design unit 10: compon-or_2" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 154 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 compon-nor_1 " "Info: Found design unit 11: compon-nor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 166 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 compon-xor_1 " "Info: Found design unit 12: compon-xor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 178 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 compon-xnor_1 " "Info: Found design unit 13: compon-xnor_1" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 190 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 logica " "Info: Found design unit 14: logica" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 202 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compon " "Info: Found entity 1: compon" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 arithm " "Info: Found entity 2: arithm" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 decodif " "Info: Found entity 3: decodif" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 logic " "Info: Found entity 4: logic" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1BIT-des " "Info: Found design unit 1: ULA1BIT-des" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/ULA1BIT.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA1BIT " "Info: Found entity 1: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "compon " "Info: Elaborating entity \"compon\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "res\[0\] GND " "Warning (13410): Pin \"res\[0\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "res\[1\] GND " "Warning (13410): Pin \"res\[1\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "reso\[0\] GND " "Warning (13410): Pin \"reso\[0\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "reso\[1\] GND " "Warning (13410): Pin \"reso\[1\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[0\] GND " "Warning (13410): Pin \"dataout\[0\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[1\] GND " "Warning (13410): Pin \"dataout\[1\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[2\] GND " "Warning (13410): Pin \"dataout\[2\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[3\] GND " "Warning (13410): Pin \"dataout\[3\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[4\] GND " "Warning (13410): Pin \"dataout\[4\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[5\] GND " "Warning (13410): Pin \"dataout\[5\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[6\] GND " "Warning (13410): Pin \"dataout\[6\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dataout\[7\] GND " "Warning (13410): Pin \"dataout\[7\]\" is stuck at GND" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en\[0\] " "Warning (15610): No output dependent on input pin \"en\[0\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en\[1\] " "Warning (15610): No output dependent on input pin \"en\[1\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en\[2\] " "Warning (15610): No output dependent on input pin \"en\[2\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "Warning (15610): No output dependent on input pin \"sel\[0\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "Warning (15610): No output dependent on input pin \"sel\[1\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "Warning (15610): No output dependent on input pin \"sel\[2\]\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "Warning (15610): No output dependent on input pin \"a\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "Warning (15610): No output dependent on input pin \"b\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "Warning (15610): No output dependent on input pin \"c\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "Warning (15610): No output dependent on input pin \"d\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e " "Warning (15610): No output dependent on input pin \"e\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f " "Warning (15610): No output dependent on input pin \"f\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "g " "Warning (15610): No output dependent on input pin \"g\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "h " "Warning (15610): No output dependent on input pin \"h\"" {  } { { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Info: Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "13 " "Info: Implemented 13 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ULA1BIT.vhd " "Warning: Ignored assignments for entity \"ULA1BIT.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity ULA1BIT.vhd " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity ULA1BIT.vhd was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ULA1BIT.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "components.vhd " "Warning: Ignored assignments for entity \"components.vhd\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity components.vhd " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL LeonardoSpectrum -entity components.vhd was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity components.vhd -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity components.vhd -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:41:48 2018 " "Info: Processing ended: Tue May 29 16:41:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:41:49 2018 " "Info: Processing started: Tue May 29 16:41:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA1BIT EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design \"ULA1BIT\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:41:50 2018 " "Info: Processing ended: Tue May 29 16:41:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:41:51 2018 " "Info: Processing started: Tue May 29 16:41:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:41:52 2018 " "Info: Processing ended: Tue May 29 16:41:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:41:53 2018 " "Info: Processing started: Tue May 29 16:41:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "x z 7.500 ns Longest " "Info: Longest tpd from source pin \"x\" to destination pin \"z\" is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns x 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'x'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.500 ns process_0~1 2 COMB LC3 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.500 ns; Loc. = LC3; Fanout = 1; COMB Node = 'process_0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { x process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.500 ns z 3 PIN PIN_12 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.500 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { process_0~1 z } "NODE_NAME" } } { "compon.vhd" "" { Text "F:/CDII/TRABALHO 1/ULA 1 BIT/compon.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.500 ns ( 86.67 % ) " "Info: Total cell delay = 6.500 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 13.33 % ) " "Info: Total interconnect delay = 1.000 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { x process_0~1 z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { x {} x~out {} process_0~1 {} z {} } { 0.000ns 0.000ns 1.000ns 0.000ns } { 0.000ns 0.500ns 4.000ns 2.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:41:54 2018 " "Info: Processing ended: Tue May 29 16:41:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:41:55 2018 " "Info: Processing started: Tue May 29 16:41:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ULA1BIT.vo ULA1BIT_v.sdo F:/CDII/TRABALHO 1/ULA 1 BIT/simulation/modelsim/ simulation " "Info: Generated files \"ULA1BIT.vo\" and \"ULA1BIT_v.sdo\" in directory \"F:/CDII/TRABALHO 1/ULA 1 BIT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ULA1BIT.vo ULA1BIT_v.sdo F:/CDII/TRABALHO 1/ULA 1 BIT/timing/primetime/ timing analysis " "Info: Generated files \"ULA1BIT.vo\" and \"ULA1BIT_v.sdo\" in directory \"F:/CDII/TRABALHO 1/ULA 1 BIT/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file F:/CDII/TRABALHO 1/ULA 1 BIT/timing/primetime/ULA1BIT_pt_v.tcl " "Info: Generated PrimeTime Tcl script file F:/CDII/TRABALHO 1/ULA 1 BIT/timing/primetime/ULA1BIT_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:41:56 2018 " "Info: Processing ended: Tue May 29 16:41:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II " "Info: Running Quartus II Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 16:41:57 2018 " "Info: Processing started: Tue May 29 16:41:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb ULA1BIT -c ULA1BIT --vqm=\"F:/CDII/TRABALHO 1/ULA 1 BIT/atom_netlists/ULA1BIT.vqm\" " "Info: Command: quartus_cdb ULA1BIT -c ULA1BIT --vqm=\"F:/CDII/TRABALHO 1/ULA 1 BIT/atom_netlists/ULA1BIT.vqm\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVQMO_GENERATE_LOGICLOCK_FILES_FOR_POSTFIT_NETLIST" "" "Info: Generated Verilog Quartus Mapping File using post-fit netlist" {  } {  } 0 0 "Generated Verilog Quartus Mapping File using post-fit netlist" 0 0 "" 0 -1}
{ "Info" "IQATM_GENERATED_VQM_FILE" "F:/CDII/TRABALHO 1/ULA 1 BIT/atom_netlists/ULA1BIT.vqm " "Info: Generated Verilog Quartus Mapping File F:/CDII/TRABALHO 1/ULA 1 BIT/atom_netlists/ULA1BIT.vqm" {  } {  } 0 0 "Generated Verilog Quartus Mapping File %1!s!" 0 0 "" 0 -1}
{ "Info" "IQATM_QSF_NOT_WRITTEN" "" "Info: Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus II Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" {  } {  } 0 0 "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus II Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus II " "Info: Quartus II Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 16:41:58 2018 " "Info: Processing ended: Tue May 29 16:41:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Info: Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
