vhdl isim_temp "count_bench.vhd"
verilog isim_temp "/srv/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
