// Seed: 3830438911
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_18;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_1 = 32'd19,
    parameter id_2 = 32'd36,
    parameter id_4 = 32'd32,
    parameter id_7 = 32'd55
) (
    output tri _id_0,
    input uwire _id_1,
    input wor _id_2,
    output uwire id_3,
    input uwire _id_4,
    input supply1 id_5
);
  wire _id_7;
  integer [id_1 : (  -1  )] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [id_0 : id_0  #  (
      .  id_7(  -1 'b0 -  1  ),
      .  id_0(  id_4  ),
      .  id_2(  id_4  ),
      .  id_7(  1  )
)  >  -1] id_9;
  ;
endmodule
