{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528438838881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528438838881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 03:20:38 2018 " "Processing started: Fri Jun 08 03:20:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528438838881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528438838881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_Simples -c LCD_Simples " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_Simples -c LCD_Simples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528438838881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528438839328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528438839421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528438839421 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lcdlab3.v " "Can't analyze file -- file lcdlab3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1528438839427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" LCD_Display.v(495) " "Verilog HDL syntax error at LCD_Display.v(495) near text \"end\";  expecting \"endcase\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/LCD_Display.v" 495 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528438839431 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" LCD_Display.v(506) " "Verilog HDL syntax error at LCD_Display.v(506) near text \"\}\";  expecting \":\", or \",\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/LCD_Display.v" 506 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528438839432 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" LCD_Display.v(508) " "Verilog HDL syntax error at LCD_Display.v(508) near text \"\}\";  expecting \":\", or \",\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/LCD_Display.v" 508 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528438839432 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  LCD_Display.v(523) " "Verilog HDL syntax error at LCD_Display.v(523) near text \"end\"; \"end\" without \"begin\" " {  } { { "LCD_Display.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/LCD_Display.v" 523 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528438839432 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" LCD_Display.v(559) " "Verilog HDL syntax error at LCD_Display.v(559) near text \"endmodule\";  expecting \"end\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/LCD_Display.v" 559 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528438839432 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \"end\" LCD_Display.v(565) " "Verilog HDL syntax error at LCD_Display.v(565) near text \"input\";  expecting \"end\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/Joan Vitor/Desktop/LCD_Simples_Eudis/LCD_Simples_Eudis/LCD_Display.v" 565 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1528438839432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 0 0 " "Found 0 design units, including 0 entities, in source file lcd_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528438839432 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528438839634 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 08 03:20:39 2018 " "Processing ended: Fri Jun 08 03:20:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528438839634 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528438839634 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528438839634 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528438839634 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528438840256 ""}
