Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/fpga/Vivado201803/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ffe3850158841c68844396e6275d1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot asyn_reset_syn_enDFF_tb_behav xil_defaultlib.asyn_reset_syn_enDFF_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/0_basic_circuits/0_basic_circuits.srcs/sources_1/new/chapter4_asyn_rst_syn_enDFF.v" Line 2. Module chapter4_asyn_rst_syn_enDFF doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.chapter4_asyn_rst_syn_enDFF
Compiling module xil_defaultlib.asyn_reset_syn_enDFF_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot asyn_reset_syn_enDFF_tb_behav
