#set_clock_pin -device_clock clk[0] -design_clock GJC33.clk_design

#set_property mode Mode_BP_SDR_A_RX HP_2_10_5P
#set_pin_loc clk HP_2_10_5P

set_property mode Mode_BP_SDR_A_RX HR_2_6_3P
set_pin_loc data_i HR_2_6_3P

set_property mode Mode_BP_SDR_A_TX HR_5_12_6P
set_pin_loc data_o HR_5_12_6P

set_property mode Mode_BP_SDR_A_RX HR_1_6_3P
set_pin_loc enable HR_1_6_3P
