#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0217c6d0 .scope module, "testSystem" "testSystem" 2 1;
 .timescale 0 0;
v021b8af0_0 .var/i "A", 31 0;
v021b8150_0 .var/i "B", 31 0;
RS_0218a164 .resolv tri, v0217c070_0, v0217bf10_0;
v021b8518_0 .net8 "SevenSegA", 6 0, RS_0218a164;  2 drivers
RS_0218a1c4 .resolv tri, v0217bc50_0, v0217c228_0;
v021b80f8_0 .net8 "SevenSegB", 6 0, RS_0218a1c4;  2 drivers
o0218a26c .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v021b8570_0 .net "SevenSegOne", 6 0, o0218a26c;  0 drivers
o0218a284 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v021b86d0_0 .net "SevenSegTen", 6 0, o0218a284;  0 drivers
v021b8048_0 .var "inA", 4 0;
v021b8728_0 .var "inB", 4 0;
v021b8780_0 .var "sel", 2 0;
v021b8938_0 .net "signal", 0 0, L_021b88e0;  1 drivers
S_0217c7a0 .scope module, "s0" "system" 2 10, 3 1 0, S_0217c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "inA"
    .port_info 2 /INPUT 5 "inB"
    .port_info 3 /INPUT 3 "sel"
    .port_info 4 /OUTPUT 7 "SevenSegA"
    .port_info 5 /OUTPUT 7 "SevenSegB"
    .port_info 6 /OUTPUT 7 "SevenSegOne"
    .port_info 7 /OUTPUT 7 "SevenSegTen"
    .port_info 8 /OUTPUT 1 "signal"
v0217bd58_0 .net "ALUOut0", 4 0, v0217c0c8_0;  1 drivers
v0217bba0_0 .net "BCDOutA", 3 0, v0217c178_0;  1 drivers
v0217bbf8_0 .net "BCDOutB", 3 0, v0217bca8_0;  1 drivers
v0217be08_0 .net8 "SevenSegA", 6 0, RS_0218a164;  alias, 2 drivers
v0217beb8_0 .net8 "SevenSegB", 6 0, RS_0218a1c4;  alias, 2 drivers
v021b85c8_0 .net "SevenSegOne", 6 0, o0218a26c;  alias, 0 drivers
v021b8468_0 .net "SevenSegTen", 6 0, o0218a284;  alias, 0 drivers
v021b8678_0 .net "absValOut0", 3 0, v0217c1d0_0;  1 drivers
o0218a29c .functor BUFZ 1, C4<z>; HiZ drive
v021b8888_0 .net "clk", 0 0, o0218a29c;  0 drivers
v021b89e8_0 .net "inA", 4 0, v021b8048_0;  1 drivers
v021b84c0_0 .net "inB", 4 0, v021b8728_0;  1 drivers
v021b8258_0 .net "sel", 2 0, v021b8780_0;  1 drivers
v021b8620_0 .net "signal", 0 0, L_021b88e0;  alias, 1 drivers
L_021b87d8 .part v021b8048_0, 0, 4;
L_021b8830 .part v021b8728_0, 0, 4;
L_021b88e0 .part v0217c0c8_0, 4, 1;
S_02186828 .scope module, "ABS0" "absVal" 3 18, 4 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in"
    .port_info 1 /OUTPUT 4 "out"
v0217bf68_0 .net "in", 4 0, v0217c0c8_0;  alias, 1 drivers
v0217c1d0_0 .var "out", 3 0;
E_02179860 .event edge, v0217bf68_0;
S_009deb08 .scope module, "ALU0" "fiveBitALU" 3 16, 5 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inA"
    .port_info 1 /INPUT 5 "inB"
    .port_info 2 /INPUT 3 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_009debd8 .param/l "ADD" 0 5 8, C4<000>;
P_009debf8 .param/l "AND" 0 5 10, C4<010>;
P_009dec18 .param/l "CMP" 0 5 15, C4<111>;
P_009dec38 .param/l "OR" 0 5 11, C4<011>;
P_009dec58 .param/l "SHL" 0 5 14, C4<110>;
P_009dec78 .param/l "SHR" 0 5 13, C4<101>;
P_009dec98 .param/l "SUB" 0 5 9, C4<001>;
P_009decb8 .param/l "XOR" 0 5 12, C4<100>;
v0217bfc0_0 .net "inA", 4 0, v021b8048_0;  alias, 1 drivers
v0217c120_0 .net "inB", 4 0, v021b8728_0;  alias, 1 drivers
v0217c0c8_0 .var "out", 4 0;
v0217baf0_0 .net "sel", 2 0, v021b8780_0;  alias, 1 drivers
E_02179950 .event edge, v0217baf0_0, v0217bfc0_0, v0217c120_0;
S_009dc9e8 .scope module, "BTB0" "binToBCD" 3 22, 6 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 4 "outA"
    .port_info 2 /OUTPUT 4 "outB"
v0217bd00_0 .net "in", 3 0, v0217c1d0_0;  alias, 1 drivers
v0217c178_0 .var "outA", 3 0;
v0217bca8_0 .var "outB", 3 0;
E_02179978 .event edge, v0217c1d0_0;
S_009dcab8 .scope module, "SS0" "fourBitBCD" 3 13, 7 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
v0217c018_0 .net "in", 3 0, L_021b87d8;  1 drivers
v0217c070_0 .var "out", 6 0;
E_02179810 .event edge, v0217c018_0;
S_02181b68 .scope module, "SS1" "fourBitBCD" 3 14, 7 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
v0217be60_0 .net "in", 3 0, L_021b8830;  1 drivers
v0217bc50_0 .var "out", 6 0;
E_021796d0 .event edge, v0217be60_0;
S_02181c38 .scope module, "SS2" "fourBitBCD" 3 24, 7 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
v0217bdb0_0 .net "in", 3 0, v0217c178_0;  alias, 1 drivers
v0217bf10_0 .var "out", 6 0;
E_021799f0 .event edge, v0217c178_0;
S_009d41c0 .scope module, "SS3" "fourBitBCD" 3 25, 7 1 0, S_0217c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
v0217bb48_0 .net "in", 3 0, v0217bca8_0;  alias, 1 drivers
v0217c228_0 .var "out", 6 0;
E_021798b0 .event edge, v0217bca8_0;
    .scope S_009dcab8;
T_0 ;
    %wait E_02179810;
    %load/vec4 v0217c018_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 94, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217c070_0, 0, 7;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_02181b68;
T_1 ;
    %wait E_021796d0;
    %load/vec4 v0217be60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 94, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217bc50_0, 0, 7;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_009deb08;
T_2 ;
    %wait E_02179950;
    %load/vec4 v0217baf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0217bfc0_0;
    %load/vec4 v0217c120_0;
    %add;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0217bfc0_0;
    %load/vec4 v0217c120_0;
    %sub;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0217bfc0_0;
    %load/vec4 v0217c120_0;
    %and;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0217bfc0_0;
    %load/vec4 v0217c120_0;
    %or;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0217bfc0_0;
    %load/vec4 v0217c120_0;
    %xor;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0217bfc0_0;
    %ix/getv 4, v0217c120_0;
    %shiftr 4;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0217bfc0_0;
    %ix/getv 4, v0217c120_0;
    %shiftl 4;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0217c120_0;
    %load/vec4 v0217bfc0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 5;
    %store/vec4 v0217c0c8_0, 0, 5;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_02186828;
T_3 ;
    %wait E_02179860;
    %load/vec4 v0217bf68_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0217bf68_0;
    %parti/s 4, 0, 2;
    %inv;
    %addi 1, 0, 4;
    %store/vec4 v0217c1d0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0217bf68_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0217c1d0_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_009dc9e8;
T_4 ;
    %wait E_02179978;
    %pushi/vec4 9, 0, 4;
    %load/vec4 v0217bd00_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0217c178_0, 0, 4;
    %load/vec4 v0217bd00_0;
    %subi 10, 0, 4;
    %store/vec4 v0217bca8_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0217c178_0, 0, 4;
    %load/vec4 v0217bd00_0;
    %store/vec4 v0217bca8_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_02181c38;
T_5 ;
    %wait E_021799f0;
    %load/vec4 v0217bdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.11 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.12 ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.13 ;
    %pushi/vec4 94, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.14 ;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.15 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217bf10_0, 0, 7;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_009d41c0;
T_6 ;
    %wait E_021798b0;
    %load/vec4 v0217bb48_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 124, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 94, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0217c228_0, 0, 7;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0217c6d0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v021b8af0_0, 0, 32;
T_7.0 ;
    %load/vec4 v021b8af0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v021b8150_0, 0, 32;
T_7.2 ;
    %load/vec4 v021b8150_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v021b8af0_0;
    %pad/s 5;
    %store/vec4 v021b8048_0, 0, 5;
    %load/vec4 v021b8150_0;
    %pad/s 5;
    %store/vec4 v021b8728_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v021b8780_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v021b8af0_0;
    %pad/s 5;
    %store/vec4 v021b8048_0, 0, 5;
    %load/vec4 v021b8150_0;
    %pad/s 5;
    %store/vec4 v021b8728_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v021b8780_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v021b8150_0;
    %addi 1, 0, 32;
    %store/vec4 v021b8150_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v021b8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v021b8af0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0217c6d0;
T_8 ;
    %vpi_call 2 23 "$monitor", "A:%d, AS:%b, B:%d, BS:%b, neg:%b, Ten:%b, One:%b", v021b8048_0, v021b8518_0, v021b8728_0, v021b80f8_0, v021b8938_0, v021b86d0_0, v021b86d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0217c6d0;
T_9 ;
    %vpi_call 2 27 "$dumpfile", "testSystem.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testSystem.v";
    "system.v";
    "absVal.v";
    "fiveBitALU.v";
    "binToBCD.v";
    "fourBitBCD.v";
