-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "01/26/2021 05:41:25"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UART_TOP IS
    PORT (
	i_CLOCK : IN std_logic;
	i_DATA : IN std_logic_vector(7 DOWNTO 0);
	i_SEND : IN std_logic;
	o_TX : BUFFER std_logic;
	i_RX : IN std_logic;
	i_log_ADDR : IN std_logic_vector(7 DOWNTO 0);
	o_sig_CRRP_DATA : BUFFER std_logic;
	o_sig_RX_BUSY : BUFFER std_logic;
	o_sig_TX_BUSY : BUFFER std_logic;
	o_DATA_OUT : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END UART_TOP;

-- Design Ports Information
-- o_TX	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_sig_CRRP_DATA	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_sig_RX_BUSY	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_sig_TX_BUSY	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- o_DATA_OUT[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- i_log_ADDR[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_log_ADDR[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_CLOCK	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_RX	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[7]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_SEND	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- i_DATA[1]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[3]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_DATA[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF UART_TOP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_CLOCK : std_logic;
SIGNAL ww_i_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_i_SEND : std_logic;
SIGNAL ww_o_TX : std_logic;
SIGNAL ww_i_RX : std_logic;
SIGNAL ww_i_log_ADDR : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_sig_CRRP_DATA : std_logic;
SIGNAL ww_o_sig_RX_BUSY : std_logic;
SIGNAL ww_o_sig_TX_BUSY : std_logic;
SIGNAL ww_o_DATA_OUT : std_logic_vector(7 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \i_CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \o_TX~output_o\ : std_logic;
SIGNAL \o_sig_CRRP_DATA~output_o\ : std_logic;
SIGNAL \o_sig_RX_BUSY~output_o\ : std_logic;
SIGNAL \o_sig_TX_BUSY~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[0]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[1]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[2]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[3]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[4]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[5]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[6]~output_o\ : std_logic;
SIGNAL \o_DATA_OUT[7]~output_o\ : std_logic;
SIGNAL \i_CLOCK~input_o\ : std_logic;
SIGNAL \i_CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_TX|r_INDEX~3_combout\ : std_logic;
SIGNAL \u_TX|LessThan1~0_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[0]~13_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[2]~18\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[3]~19_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[3]~20\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[4]~21_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[4]~22\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[5]~23_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[5]~24\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[6]~25_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[6]~26\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[7]~27_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[7]~28\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[8]~29_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[8]~30\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[9]~31_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[9]~32\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[10]~33_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[10]~34\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[11]~35_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[11]~36\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[12]~37_combout\ : std_logic;
SIGNAL \u_TX|LessThan0~0_combout\ : std_logic;
SIGNAL \u_TX|LessThan0~1_combout\ : std_logic;
SIGNAL \u_TX|LessThan0~2_combout\ : std_logic;
SIGNAL \u_TX|LessThan0~3_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[0]~14\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[1]~15_combout\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[1]~16\ : std_logic;
SIGNAL \u_TX|r_PRESCALER[2]~17_combout\ : std_logic;
SIGNAL \u_TX|Equal0~1_combout\ : std_logic;
SIGNAL \u_TX|Equal0~2_combout\ : std_logic;
SIGNAL \u_TX|Equal0~0_combout\ : std_logic;
SIGNAL \u_TX|Equal0~3_combout\ : std_logic;
SIGNAL \u_TX|o_BUSY~0_combout\ : std_logic;
SIGNAL \i_SEND~input_o\ : std_logic;
SIGNAL \p_TRANSMIT~0_combout\ : std_logic;
SIGNAL \s_TX_START~q\ : std_logic;
SIGNAL \u_TX|o_BUSY~q\ : std_logic;
SIGNAL \u_TX|r_INDEX[0]~0_combout\ : std_logic;
SIGNAL \u_TX|r_INDEX~2_combout\ : std_logic;
SIGNAL \u_TX|r_INDEX~4_combout\ : std_logic;
SIGNAL \u_TX|r_INDEX~1_combout\ : std_logic;
SIGNAL \i_DATA[4]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[4]~4_combout\ : std_logic;
SIGNAL \u_TX|r_DATA_BUFFER[5]~feeder_combout\ : std_logic;
SIGNAL \u_TX|process_0~0_combout\ : std_logic;
SIGNAL \i_DATA[6]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[6]~7_combout\ : std_logic;
SIGNAL \i_DATA[5]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[5]~5_combout\ : std_logic;
SIGNAL \u_TX|r_DATA_BUFFER[6]~feeder_combout\ : std_logic;
SIGNAL \i_DATA[3]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[3]~6_combout\ : std_logic;
SIGNAL \u_TX|Mux0~4_combout\ : std_logic;
SIGNAL \u_TX|Mux0~5_combout\ : std_logic;
SIGNAL \i_DATA[1]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[1]~1_combout\ : std_logic;
SIGNAL \u_TX|r_DATA_BUFFER[2]~feeder_combout\ : std_logic;
SIGNAL \i_DATA[2]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[2]~3_combout\ : std_logic;
SIGNAL \u_TX|r_DATA_BUFFER[0]~feeder_combout\ : std_logic;
SIGNAL \i_DATA[0]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[0]~2_combout\ : std_logic;
SIGNAL \u_TX|Mux0~1_combout\ : std_logic;
SIGNAL \u_TX|Mux0~2_combout\ : std_logic;
SIGNAL \i_DATA[7]~input_o\ : std_logic;
SIGNAL \r_TX_DATA[7]~0_combout\ : std_logic;
SIGNAL \u_TX|Mux0~0_combout\ : std_logic;
SIGNAL \u_TX|Mux0~3_combout\ : std_logic;
SIGNAL \u_TX|Mux0~6_combout\ : std_logic;
SIGNAL \u_TX|o_TX_LINE~q\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[0]~13_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[6]~19_combout\ : std_logic;
SIGNAL \u_RX|LessThan0~0_combout\ : std_logic;
SIGNAL \u_RX|LessThan0~1_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[6]~20_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[6]~21_combout\ : std_logic;
SIGNAL \i_RX~input_o\ : std_logic;
SIGNAL \u_RX|r_PRESCALER~22_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[0]~14\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[1]~15_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[1]~16\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[2]~17_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[2]~18\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[3]~23_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[3]~24\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[4]~25_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[4]~26\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[5]~27_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[5]~28\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[6]~29_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[6]~30\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[7]~31_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[7]~32\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[8]~33_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[8]~34\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[9]~35_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[9]~36\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[10]~37_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[10]~38\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[11]~39_combout\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[11]~40\ : std_logic;
SIGNAL \u_RX|r_PRESCALER[12]~41_combout\ : std_logic;
SIGNAL \u_RX|Equal0~0_combout\ : std_logic;
SIGNAL \u_RX|Equal0~1_combout\ : std_logic;
SIGNAL \u_RX|Equal0~2_combout\ : std_logic;
SIGNAL \u_RX|Equal0~3_combout\ : std_logic;
SIGNAL \u_RX|r_INDEX[3]~2_combout\ : std_logic;
SIGNAL \u_RX|r_INDEX[1]~3_combout\ : std_logic;
SIGNAL \u_RX|Add1~0_combout\ : std_logic;
SIGNAL \u_RX|r_INDEX[2]~4_combout\ : std_logic;
SIGNAL \u_RX|Add1~1_combout\ : std_logic;
SIGNAL \u_RX|r_INDEX[3]~5_combout\ : std_logic;
SIGNAL \u_RX|LessThan1~0_combout\ : std_logic;
SIGNAL \u_RX|r_INDEX~0_combout\ : std_logic;
SIGNAL \u_RX|r_INDEX[0]~1_combout\ : std_logic;
SIGNAL \u_RX|Decoder0~0_combout\ : std_logic;
SIGNAL \u_RX|o_BUSY~0_combout\ : std_logic;
SIGNAL \u_RX|o_BUSY~feeder_combout\ : std_logic;
SIGNAL \i_RX~_wirecell_combout\ : std_logic;
SIGNAL \u_RX|o_BUSY~q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3721_combout\ : std_logic;
SIGNAL \u_RX|Decoder0~1_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[0]~0_combout\ : std_logic;
SIGNAL \u_RX|Decoder0~2_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[9]~1_combout\ : std_logic;
SIGNAL \u_RX|o_sig_CRRP_DATA~0_combout\ : std_logic;
SIGNAL \u_RX|o_sig_CRRP_DATA~q\ : std_logic;
SIGNAL \i_log_ADDR[2]~input_o\ : std_logic;
SIGNAL \i_log_ADDR[3]~input_o\ : std_logic;
SIGNAL \u_RX|Decoder0~3_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[1]~2_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1953feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4012_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[0]~8_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3724_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3725_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[0]~9\ : std_logic;
SIGNAL \u_RX|r_COUNTER[1]~10_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[1]~11\ : std_logic;
SIGNAL \u_RX|r_COUNTER[2]~12_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[2]~13\ : std_logic;
SIGNAL \u_RX|r_COUNTER[3]~14_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3773_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[3]~15\ : std_logic;
SIGNAL \u_RX|r_COUNTER[4]~16_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[4]~17\ : std_logic;
SIGNAL \u_RX|r_COUNTER[5]~18_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[5]~19\ : std_logic;
SIGNAL \u_RX|r_COUNTER[6]~20_combout\ : std_logic;
SIGNAL \u_RX|r_COUNTER[6]~21\ : std_logic;
SIGNAL \u_RX|r_COUNTER[7]~22_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3995_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4004_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1953_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1945feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3768_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4005_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1945_q\ : std_logic;
SIGNAL \i_log_ADDR[0]~input_o\ : std_logic;
SIGNAL \u_RX|MEM_UART~3778_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4006_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1937_q\ : std_logic;
SIGNAL \i_log_ADDR[1]~input_o\ : std_logic;
SIGNAL \u_RX|MEM_UART~2523_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3783_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4007_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1961_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2524_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3750_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4000_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1977_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3754_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4003_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1993_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1985feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3748_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4001_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1985_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3752_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4002_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1969_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2521_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2522_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2525_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2041feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3790_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4008_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2041_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3794_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4011_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2057_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2049feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3788_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4009_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2049_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3792_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~4010_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2033_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2526_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2527_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2017feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3723_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3996_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2017_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3743_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3999_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2025_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3738_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3998_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2001_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2009feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3733_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3997_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2009_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2519_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2520_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2528_combout\ : std_logic;
SIGNAL \i_log_ADDR[4]~input_o\ : std_logic;
SIGNAL \u_RX|MEM_UART~1849feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3961_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3962_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1849_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3965_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1913_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1881feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3963_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1881_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3964_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1817_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2498_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2499_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1865feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3974_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1865_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3977_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1929_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3976_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1833_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3975_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1897_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2505_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2506_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1857feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3967_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1857_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3968_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1825_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2500_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3969_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1921_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1889feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3966_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1889_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2501_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1873feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3970_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1873_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3973_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1905_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1841feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3971_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1841_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1809feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3972_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1809_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2502_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2503_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2504_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2507_combout\ : std_logic;
SIGNAL \i_log_ADDR[5]~input_o\ : std_logic;
SIGNAL \u_RX|MEM_UART~1625feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3978_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3980_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1625_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3981_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1561_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2508_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3982_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1657_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1593feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3979_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1593_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2509_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1617feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3987_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1617_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3990_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1649_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3989_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1553_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1585feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3988_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1585_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2512_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2513_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3983_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1633_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1601feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3984_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1601_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3985_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1569_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2510_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3986_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1665_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2511_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2514_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3993_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1577_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1641feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3992_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1641_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2515_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1609feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3991_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1609_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3994_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1673_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2516_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2517_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2518_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3944_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3959_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1705_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1769feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3958_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1769_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2495_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3960_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1801_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1737feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3957_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1737_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2496_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1745feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3953_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1745_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3956_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1777_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3955_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1681_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1713feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3954_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1713_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2492_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2493_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3949_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1721_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3952_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1785_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3951_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1689_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1753feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3950_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1753_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2490_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2491_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2494_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3945_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1761_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1729feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3946_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1729_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3947_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1697_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2488_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3948_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1793_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2489_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2497_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2529_combout\ : std_logic;
SIGNAL \i_log_ADDR[7]~input_o\ : std_logic;
SIGNAL \u_RX|MEM_UART~3729_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3802_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1137_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1153feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3801_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1153_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2396_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3803_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1161_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3800_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1145_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2397_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3727_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3796_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1401_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3798_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1393_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3797_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1409_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2394_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3799_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1417_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2395_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2398_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3731_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3805_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1529_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3806_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1521_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2399_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3807_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1545_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3804_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1537_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2400_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3722_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3791_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1273_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3793_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1265_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2392_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3795_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1289_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1281feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3789_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1281_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2393_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2401_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3739_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1233_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3742_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1489_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1361feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3740_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1361_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3741_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1105_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2365_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2366_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1369feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3734_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1369_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3737_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1497_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1241feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3735_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1241_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3736_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1113_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2363_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2364_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2367_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1385feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3744_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1385_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3746_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1129_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1257feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3745_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1257_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2368_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3747_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1513_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2369_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1377feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3728_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1377_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3730_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1121_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2361_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3732_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1505_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3726_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1249_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2362_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2370_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3764_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1465_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3767_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1481_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3766_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1457_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3765_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1473_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2378_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2379_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3749_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1345_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3755_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1353_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3753_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1329_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3751_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1337_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2371_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2372_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3756_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1209_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3759_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1225_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3758_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1201_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1217feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3757_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1217_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2373_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2374_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3760_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1089_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1081feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3761_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1081_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3762_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1073_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2375_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3763_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1097_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2376_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2377_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2380_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1305feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3770_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1305_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3771_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1049_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2381_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1177feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3769_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1177_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3772_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1433_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2382_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1297feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3779_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1297_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3782_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1425_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3781_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1041_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1169feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3780_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1169_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2385_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2386_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3776_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1057_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1185feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3775_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1185_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2383_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3774_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1313_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3777_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1441_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2384_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2387_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1321feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3785_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1321_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3786_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1065_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2388_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3787_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1449_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1193feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3784_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1193_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2389_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2390_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2391_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2402_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~769feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3810_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3824_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~769_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3814_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3827_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1025_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~897feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3808_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3825_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~897_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3812_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3826_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~641_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2410_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2411_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~737feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3811_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~737_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3813_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~609_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2403_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3815_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~993_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3809_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~865_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2404_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3817_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~833_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3818_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~577_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2405_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3819_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~961_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3816_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~705_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2406_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3822_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~545_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3821_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~673_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2407_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3820_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~801_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~929feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3823_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~929_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2408_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2409_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2412_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3874_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~649_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~905feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3873_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~905_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2441_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3875_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1033_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~777feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3872_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~777_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2442_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3860_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~713_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3863_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~969_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~841feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3861_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~841_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3862_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~585_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2434_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2435_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~873feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3864_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~873_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3867_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1001_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3866_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~617_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~745feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3865_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~745_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2436_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2437_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3870_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~553_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~681feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3869_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~681_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2438_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3871_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~937_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~809feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3868_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~809_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2439_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2440_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2443_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3846_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~593_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~721feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3845_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~721_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2423_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3847_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~977_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~849feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3844_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~849_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2424_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3852_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~785_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3855_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~913_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3854_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~529_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~657feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3853_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~657_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2427_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2428_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~817feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3849_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~817_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3850_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~561_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2425_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~689feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3848_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~689_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3851_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~945_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2426_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2429_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~753feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3856_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~753_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3859_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1009_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~881feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3857_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~881_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3858_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~625_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2430_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2431_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2432_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3833_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~729_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3834_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~601_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2415_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3835_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~985_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~857feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3832_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~857_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2416_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3837_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~665_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~537feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3838_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~537_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2417_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3839_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~921_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3836_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~793_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2418_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2419_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3830_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~569_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~825feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3829_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~825_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2413_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3831_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~953_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~697feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3828_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~697_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2414_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~889feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3841_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~889_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3842_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~633_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2420_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~761feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3840_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~761_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3843_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1017_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2421_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2422_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2433_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2444_combout\ : std_logic;
SIGNAL \i_log_ADDR[6]~input_o\ : std_logic;
SIGNAL \u_RX|MEM_UART~449feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3927_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3928_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~449_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3931_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~457_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~441feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3929_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~441_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3930_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~433_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2476_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2477_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3940_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~513_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3942_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~497_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3941_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~505_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2483_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3943_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~521_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2484_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3938_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~401_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~417feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3937_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~417_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2480_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3939_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~425_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~409feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3936_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~409_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2481_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3934_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~465_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~481feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3933_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~481_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2478_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3935_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~489_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3932_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~473_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2479_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2482_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2485_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3876_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3882_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~313_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3883_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~281_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2447_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3884_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~377_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~345feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3881_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~345_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2448_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~337feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3886_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~337_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3887_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~273_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2449_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3885_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~305_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3888_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~369_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2450_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2451_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3891_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~297_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3890_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~329_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2452_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3892_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~393_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3889_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~361_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2453_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~321feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3877_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~321_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3880_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~385_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3878_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~353_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3879_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~289_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2445_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2446_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2454_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3893_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3900_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~177_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~193feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3899_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~193_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2457_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3898_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~185_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3901_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~201_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2458_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~161feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3902_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~161_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~153feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3903_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~153_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3904_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~145_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2459_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3905_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~169_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2460_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2461_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~217feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3895_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~217_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3896_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~209_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2455_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3897_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~233_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~225feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3894_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~225_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2456_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3908_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~241_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~257feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3907_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~257_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2462_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3909_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~265_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3906_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~249_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2463_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2464_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~89feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3910_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3912_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~89_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3913_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~25_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2465_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3914_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~121_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3911_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~57_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2466_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3919_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~81_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3922_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~113_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~17feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3921_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~17_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~49feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3920_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~49_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2469_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2470_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~97feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3915_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~97_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3918_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~129_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3917_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~33_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~65feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3916_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~65_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2467_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2468_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2471_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~105feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3924_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~105_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3925_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~41_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2472_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3926_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~137_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~73feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3923_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~73_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2473_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2474_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2475_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2486_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2487_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2530_combout\ : std_logic;
SIGNAL \u_RX|Decoder0~4_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[2]~3_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~586feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~586_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~618_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~554_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2678_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~650_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2679_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1578_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1642feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1642_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2685_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1610feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1610_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1674_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2686_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1130_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1162_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1066_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1098_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2680_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2681_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~74feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~74_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~42_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2682_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~106feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~106_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~138_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2683_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2684_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2687_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1418feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1418_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1930_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~906feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~906_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~394_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2675_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2676_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~298_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1322feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1322_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2672_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1834_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~810feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~810_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2673_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~330_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~842feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~842_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2670_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1866_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1354feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1354_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2671_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2674_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~874feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~874_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1898_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~362_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1386feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1386_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2668_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2669_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2677_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2688_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1514feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1514_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1450_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2691_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1546_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1482feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1482_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2692_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~426_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~490_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2693_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~522_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~458feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~458_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2694_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2695_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~970_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~938_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2689_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1034_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1002_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2690_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2026_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1962_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1994_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2696_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2058_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2697_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2698_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1258feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1258_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1290_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1194_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1226feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1226_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2658_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2659_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1738feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1738_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1802_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1706_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1770feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1770_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2665_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2666_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~746feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~746_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~682_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2660_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~778_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~714feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~714_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2661_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~170_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~202feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~202_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2662_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~266_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~234_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2663_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2664_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2667_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2699_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1538feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1538_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2050_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1026feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1026_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~514_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2569_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2570_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~386_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1410feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1410_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2562_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~898_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1922feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1922_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2563_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1154feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1154_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~130_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2566_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~642feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~642_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1666_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2567_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1282feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1282_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1794_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~770feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~770_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~258_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2564_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2565_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2568_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2571_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1250feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1250_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1122_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2531_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1506_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1378feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1378_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2532_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~98_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~226feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~226_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2535_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~482_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~354feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~354_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2536_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~738feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~738_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~866feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~866_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~610_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2533_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~994_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2534_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2537_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1634_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1890feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1890_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2538_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1762feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1762_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2018_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2539_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2540_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~162feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~162_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~34_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2555_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~290_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~418_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2556_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~802feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~802_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~546_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2553_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~930_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~674feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~674_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2554_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2557_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1314feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1314_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1442_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1058_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1186feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1186_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2551_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2552_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1570_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1826feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1826_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2558_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1954_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1698_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2559_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2560_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~322feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~322_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~66_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~194feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~194_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2545_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~450_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2546_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1346feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1346_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1090_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1218_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2543_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1474_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2544_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2547_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1730feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1730_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1986_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1602_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1858feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1858_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2548_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2549_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~706feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~706_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~962_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~834feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~834_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~578_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2541_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2542_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2550_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2561_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2572_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1082feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1082_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1594_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~570_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~58_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2593_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2594_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~90_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1114feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1114_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2595_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1626_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~602_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2596_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~26_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1050_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2597_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~538feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~538_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1562_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2598_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2599_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1146feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1146_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1658_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~634feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~634_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~122_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2600_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2601_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2602_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~730feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~730_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1754_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1242feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1242_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~218_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2583_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2584_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~762feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~762_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~250_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2590_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1786_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1274feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1274_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2591_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~186_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~698feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~698_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2585_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1722_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1210feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1210_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2586_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~666feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~666_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1690_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~154_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1178feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1178_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2587_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2588_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2589_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2592_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2603_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1978feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1978_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2042_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2010feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2010_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1946_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2611_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2612_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~442feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~442_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~410_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2608_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~474feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~474_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~506_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2609_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1498feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1498_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1530_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1466feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1466_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1434_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2606_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2607_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2610_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~922_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~986_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2604_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1018_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~954_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2605_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2613_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~826feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~826_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~314feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~314_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2573_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1338feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1338_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1850feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1850_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2574_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1402feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1402_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1914_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~378_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~890feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~890_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2580_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2581_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~794feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~794_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1818_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1306feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1306_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~282_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2577_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2578_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~346_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1370feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1370_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2575_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1882_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~858feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~858_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2576_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2579_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2582_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2614_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~402_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~914_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2642_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1938_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1426feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1426_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2643_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1170feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1170_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1682_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~146_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~658feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~658_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2637_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2638_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~530_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1554_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~18_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1042_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2639_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2640_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2641_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~786feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~786_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1810_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1298feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1298_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~274_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2635_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2636_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2644_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~338_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1362feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1362_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2625_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1874_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~850feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~850_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2626_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1490feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1490_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~978feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~978_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~466_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2632_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2002_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2633_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1234feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1234_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1746_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~722feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~722_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~210_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2627_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2628_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~594feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~594_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1618_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1106feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1106_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~82_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2629_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2630_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2631_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2634_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2645_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1394feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1394_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~370_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2648_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~882feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~882_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1906feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1906_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2649_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~114_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1138_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2650_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1650_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~626_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2651_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2652_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~242_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~754feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~754_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2646_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1778feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1778_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1266feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1266_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2647_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1010_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~498_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2653_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2034_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1522_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2654_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2655_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~818feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~818_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1842_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~306_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1330feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1330_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2617_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2618_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~562feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~562_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1586_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1074_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~50_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2619_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2620_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2621_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1458feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1458_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1970_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~434_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~946_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2622_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2623_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1202_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1714_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~178_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~690feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~690_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2615_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2616_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2624_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2656_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2657_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2700_combout\ : std_logic;
SIGNAL \u_RX|Decoder0~5_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[3]~4_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1811_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1827feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1827_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2792_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1835_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1819_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2793_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1299_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1307feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1307_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2785_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1315feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1315_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1323_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2786_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~795feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~795_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~811_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~787_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~803feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~803_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2787_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2788_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~275_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~283_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2789_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~291feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~291_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~299_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2790_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2791_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2794_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1691_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1707_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1699feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1699_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1683_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2802_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2803_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1171_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1179feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1179_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2797_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1187feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1187_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1195_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2798_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~163feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~163_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~171_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~155feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~155_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~147_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2799_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2800_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2801_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~667feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~667_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~683_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~659_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~675feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~675_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2795_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2796_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2804_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1043_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1051feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1051_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2805_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1067_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1059_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2806_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~539feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~539_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~547feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~547_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~531_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2807_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~555_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2808_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~19_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~27feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~27_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2809_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~43_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~35_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2810_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2811_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1563_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1579_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1555_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1571feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1571_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2812_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2813_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2814_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2815_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~923feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~923_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~939_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~915_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~931feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~931_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2816_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2817_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~419feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~419_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~427_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~403_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~411feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~411_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2820_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2821_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1443feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1443_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1451_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1427_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1435_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2818_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2819_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2822_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1947feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1947_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1955feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1955_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1939_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2823_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1963_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2824_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2825_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2826_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~947_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~955feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~955_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2776_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~971_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~963_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2777_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~443feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~443_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~459_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~451_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~435_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2778_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2779_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2780_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1475feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1475_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1459_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2774_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1483_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1467feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1467_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2775_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1979feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1979_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1971_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2781_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1995_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1987feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1987_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2782_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2783_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~331_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1355feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1355_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2760_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1867_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~843feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~843_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2761_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~323_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~835feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~835_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2753_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1859_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1347feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1347_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2754_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1339feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1339_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~315_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2755_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~827feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~827_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1851feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1851_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2756_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~307_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~819feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~819_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2757_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1843_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1331feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1331_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2758_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2759_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2762_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~51_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~59feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~59_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2767_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~75_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~67feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~67_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2768_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~571feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~571_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~587_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~563_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~579feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~579_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2765_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2766_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2769_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1587_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1603feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1603_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2770_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1611_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1595feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1595_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2771_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1083feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1083_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1075_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2763_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1091feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1091_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1099_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2764_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2772_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2773_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1731feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1731_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1715_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2750_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1739_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1723feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1723_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2751_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1219feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1219_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1211feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1211_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1203_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2745_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1227_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2746_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~179_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~187feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~187_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2747_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~195feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~195_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~203_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2748_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2749_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~699feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~699_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~715_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~707feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~707_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~691_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2743_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2744_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2752_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2784_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2827_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1027feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1027_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~515_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2861_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2051_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1539feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1539_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2862_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1011feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1011_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~499_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2863_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2035_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1523feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1523_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2864_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2865_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1035_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2059_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~523_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1547feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1547_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2866_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2867_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1019feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1019_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2043_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1531feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1531_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~507_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2859_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2860_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2868_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1923feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1923_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1931_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1915_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1907_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2835_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2836_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1411feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1411_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1395_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2830_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1419_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1403feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1403_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2831_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~379feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~379_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~395_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~387feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~387_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~371_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2832_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2833_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2834_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~883_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~891feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~891_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2828_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~907_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~899feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~899_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2829_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2837_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~627feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~627_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1139feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1139_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~115_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2852_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1651_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2853_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~643feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~643_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1155feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1155_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~131_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2850_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1667_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2851_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2854_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1163feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1163_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1675_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~651_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~139_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2855_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2856_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1147feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1147_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~635feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~635_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~123_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2848_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1659_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2849_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2857_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~763feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~763_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~251_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2840_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1787_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1275feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1275_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2841_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~755feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~755_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~243_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1267feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1267_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2842_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1779feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1779_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2843_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2844_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~771feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~771_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1795_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~259_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1283feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1283_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2838_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2839_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1291feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1291_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~779feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~779_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~267_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2845_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1803_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2846_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2847_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2858_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2869_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~875feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~875_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1003_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~619_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~747feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~747_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2718_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2719_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~739feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~739_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~867feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~867_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~611_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2711_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~995_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2712_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~603_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~731feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~731_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2713_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~987_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~859feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~859_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2714_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~851feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~851_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~595_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2715_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~723feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~723_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~979_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2716_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2717_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2720_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~211_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~467_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~339feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~339_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~83_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2725_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2726_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~99_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~355feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~355_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2723_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~483_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~227feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~227_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2724_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2727_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~347feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~347_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~475_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~91feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~91_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~219feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~219_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2721_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2722_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~363feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~363_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~235feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~235_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~107_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2728_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~491_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2729_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2730_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2731_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1387feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1387_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1131_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1259feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1259_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2708_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1515_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2709_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1371feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1371_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1499_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1243feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1243_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1115_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2701_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2702_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1123_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1379feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1379_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2703_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1507_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1251feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1251_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2704_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1235feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1235_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1491_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1363feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1363_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1107_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2705_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2706_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2707_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2710_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1635_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1891feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1891_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2732_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2019_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1763feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1763_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2733_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1899feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1899_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2027_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1771feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1771_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1643_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2739_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2740_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1875feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1875_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1619_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2736_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1747feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1747_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2003_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2737_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1755feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1755_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1627_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2734_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2011_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1883feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1883_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2735_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2738_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2741_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2742_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2870_combout\ : std_logic;
SIGNAL \u_RX|Decoder0~6_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[4]~5_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~620feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~620_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~652_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~588feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~588_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~556_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2962_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2963_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~596feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~596_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~532_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2959_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~628_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~564feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~564_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2960_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~580feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~580_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~644_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~548_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~612feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~612_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2957_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2958_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2961_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~572feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~572_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~540_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2955_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~636_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~604feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~604_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2956_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2964_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1588feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1588_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1652_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1556_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1620feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1620_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2990_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2991_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1636feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1636_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1572_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2988_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1668_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1604feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1604_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2989_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2992_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1644feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1644_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1676_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1580_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1612feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1612_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2993_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2994_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1628feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1628_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1660_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1564_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1596feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1596_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2986_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2987_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2995_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1060_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1124feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1124_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2965_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1156_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1092feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1092_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2966_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1132feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1132_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1164_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1068_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1100feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1100_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2972_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2973_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1108feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1108_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1044_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2969_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1140_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1076feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1076_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2970_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1084feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1084_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1052_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2967_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1148_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1116feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1116_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2968_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2971_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2974_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~68feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~68_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~132_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~36_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~100feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~100_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2975_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2976_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~84feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~84_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~20_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2979_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~116_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~52feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~52_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2980_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~124feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~124_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~92feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~92_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~60feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~60_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~28_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2977_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2978_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2981_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~108feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~108_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~76_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~44_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2982_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~140_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2983_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2984_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2985_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2996_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1732feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1732_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1700_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2930_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1796_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1764_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2931_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~164_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~228feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~228_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2927_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~260_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~196feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~196_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2928_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~740feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~740_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~676_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~708feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~708_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2925_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~772feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~772_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2926_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2929_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1188_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1252feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1252_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2923_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1284_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1220feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1220_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2924_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2932_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1684_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1716feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1716_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2940_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1780feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1780_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1748feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1748_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2941_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~692feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~692_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~660_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2935_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~756_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~724feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~724_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2936_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~148_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~212feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~212_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2937_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~244_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~180_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2938_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2939_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1172_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1236feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1236_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2933_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1268_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1204feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1204_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2934_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2942_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2943_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~684feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~684_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1708_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1196feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1196_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~172_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2948_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2949_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~748feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~748_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1772_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1260feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1260_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~236_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2946_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2947_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2950_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1228feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1228_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1740_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~716feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~716_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~204_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2944_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2945_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1292feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1292_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~780feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~780_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~268feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~268_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2951_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1804_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2952_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2953_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~732feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~732_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~764_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~668_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~700feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~700_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2913_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2914_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1692_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1724feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1724_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2920_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1788_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1756feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1756_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2921_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1180_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1244feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1244_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2915_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1276_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1212feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1212_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2916_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~188feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~188_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~252_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~156_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~220feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~220_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2917_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2918_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2919_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2922_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2954_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2997_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~852feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~852_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~788_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2885_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~884_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~820feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~820_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2886_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~860feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~860_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~796_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~828feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~828_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2883_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~892_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2884_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2887_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~844feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~844_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~812_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2888_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~908_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~876feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~876_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2889_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~836feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~836_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~868feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~868_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~804_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2881_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~900_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2882_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2890_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~380feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~380_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~396_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~388feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~388_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~372_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2898_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2899_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~356feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~356_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~364_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~348feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~348_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~340_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2891_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2892_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~292feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~292_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~284feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~284_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~276_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2895_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~300_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2896_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~324feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~324_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~308_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2893_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~316feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~316_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~332_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2894_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2897_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2900_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2901_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1372feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1372_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1388_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1364feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1364_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1380feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1380_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2873_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2874_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1308feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1308_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1324_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1300_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1316feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1316_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2875_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2876_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2877_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1332_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1340feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1340_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2871_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1356_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1348feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1348_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2872_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1412feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1412_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1404feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1404_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1396_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2878_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1420_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2879_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2880_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1884feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1884_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1820_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2902_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1916_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1852feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1852_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2903_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1876feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1876_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1908_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1812_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1844feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1844_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2906_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2907_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1860feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1860_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1828_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2904_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1924_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1892feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1892_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2905_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2908_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1836_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1900feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1900_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2909_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1932_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1868feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1868_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2910_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2911_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2912_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1020feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1020_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~508_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3015_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2044_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1532feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1532_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3016_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~956feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~956_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~444_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3008_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1980_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1468feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1468_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3009_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~988feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~988_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2012_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1500feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1500_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~476_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3010_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3011_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~924feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~924_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1948_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1436feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1436_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~412_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3012_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3013_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3014_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3017_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1524feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1524_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2036_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1012feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1012_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~500_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3025_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3026_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1460feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1460_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1972_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~436_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~948feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~948_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3020_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3021_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~916feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~916_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1940_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~404_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1428feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1428_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3022_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3023_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3024_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~980feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~980_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2004_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~468_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1492feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1492_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3018_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3019_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3027_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3028_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~516_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1028feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1028_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3005_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2052_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1540feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1540_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3006_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~996_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2020_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~484_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1508feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1508_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2998_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2999_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~420_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1444feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1444_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3002_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1956_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~932feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~932_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3003_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~964feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~964_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~452_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3000_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1988_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1476feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1476_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3001_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3004_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3007_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~972feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~972_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~940_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3029_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1036_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1004feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1004_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3030_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1996feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1996_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1964_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3036_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2060_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2028feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2028_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3037_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1484feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1484_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1548_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1452_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1516feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1516_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3031_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3032_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~460feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~460_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~524_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~428_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~492feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~492_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3033_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3034_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3035_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3038_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3039_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3040_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[5]~6_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1757feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1757_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1773_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1765_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1749_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3168_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3169_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2013feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2013_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2029_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2005_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2021feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2021_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3175_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3176_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1885feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1885_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1877_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3170_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1901_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1893feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1893_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3171_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1637feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1637_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1629feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1629_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1621_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3172_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1645_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3173_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3174_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3177_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1605feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1605_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1613_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1589_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1597feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1597_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3182_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3183_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1717_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1733feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1733_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3180_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1741_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1725feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1725_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3181_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3184_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1853feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1853_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1845_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3178_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1869_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1861feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1861_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3179_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1989feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1989_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1973_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3185_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1997_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1981feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1981_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3186_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3187_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1949feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1949_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1957feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1957_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1941_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3195_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1965_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3196_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1693feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1693_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1709_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1701feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1701_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1685_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3188_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3189_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1829feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1829_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1837_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1813_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1821feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1821_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3190_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3191_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1573feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1573_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1557_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1565feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1565_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3192_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1581_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3193_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3194_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3197_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3198_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2045feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2045_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2061_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2037_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2053_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3206_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3207_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1925feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1925_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1933_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1917feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1917_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1909_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3199_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3200_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1669_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1661_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1653_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3203_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1677_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3204_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1781_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1797_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3201_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1805_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1789_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3202_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3205_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3208_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3209_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1237feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1237_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1493_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1365feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1365_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1109_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3105_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3106_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1173feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1173_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1045_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1301feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1301_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3107_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1429_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3108_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3109_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1077_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1205feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1205_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3103_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1461_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1333feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1333_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3104_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1397feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1397_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1525_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1141_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1269feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1269_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3110_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3111_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3112_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1181feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1181_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1437_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1309feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1309_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1053_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3097_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3098_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1341feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1341_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1469_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1213feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1213_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1085_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3095_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3096_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3099_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1149_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1277feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1277_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3100_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1533_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1405feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1405_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3101_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1373feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1373_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1117_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3093_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1501_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1245feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1245_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3094_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3102_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3113_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1133_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1389feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1389_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3114_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1517_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1261feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1261_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3115_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1357feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1357_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1485_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1229feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1229_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1101_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3116_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3117_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1197_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1453_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1325feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1325_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1069_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3118_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3119_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3120_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1549feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1549_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1293feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1293_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1165_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3121_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1421feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1421_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3122_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3123_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1253feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1253_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1509_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1125_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1381feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1381_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3085_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3086_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1189feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1189_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1061_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1317feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1317_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3087_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1445_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3088_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3089_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1413feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1413_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1541_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1157_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1285feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1285_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3090_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3091_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1093_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1221feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1221_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3083_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1349feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1349_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1477_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3084_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3092_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3124_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~269feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~269_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~141_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3163_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~525_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~397feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~397_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3164_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~301_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~45_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3160_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~429_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~173feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~173_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3161_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~205feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~205_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~77_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3158_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~461_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~333feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~333_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3159_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3162_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~237feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~237_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~493_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~365feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~365_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~109_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3156_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3157_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3165_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~317feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~317_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~445_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~61_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~189feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~189_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3127_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3128_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~29_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~285feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~285_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3129_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~413_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~157feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~157_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3130_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3131_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~381feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~381_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~509_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~125_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~253feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~253_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3132_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3133_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~221feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~221_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~477_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~93_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~349feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~349_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3125_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3126_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3134_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~149feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~149_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~405_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~277_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~21_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3149_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3150_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~341feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~341_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~85_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3147_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~469_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~213feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~213_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3148_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3151_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~181feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~181_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~53feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~53_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3145_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~437_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~309feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~309_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3146_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~117_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~245feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~245_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3152_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~501_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~373feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~373_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3153_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3154_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~133_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~261feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~261_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3142_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~517_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~389feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~389_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3143_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~197feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~197_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~69_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3135_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~325feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~325_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~453_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3136_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~101_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~357feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~357_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3137_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~485_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~229feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~229_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3138_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~165feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~165_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~421_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~293feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~293_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~37_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3139_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3140_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3141_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3144_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3155_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3166_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3167_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~773feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~773_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1029_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~645_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~901feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~901_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3074_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3075_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~757feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~757_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1013_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~885feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~885_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~629_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3076_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3077_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3078_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~765feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~765_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~637_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3072_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1021_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~893feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~893_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3073_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~653_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~781feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~781_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3079_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1037_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~909feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~909_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3080_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3081_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~813feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~813_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~941_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~557_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~685feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~685_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3068_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3069_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~533_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~789feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~789_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3065_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~917_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~661feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~661_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3066_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~797feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~797_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~541_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~669feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~669_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3063_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~925_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3064_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3067_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~549_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~805feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~805_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3061_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~933_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~677feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~677_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3062_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3070_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~869feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~869_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~613_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3051_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~997_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~741feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~741_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3052_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~877feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~877_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1005_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~621_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~749feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~749_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3058_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3059_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~597_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~853feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~853_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3055_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~981_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~725feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~725_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3056_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~861feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~861_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~989_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~605_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~733feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~733_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3053_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3054_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3057_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3060_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3071_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~717feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~717_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~589_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3048_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~973_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~845feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~845_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3049_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~573_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~701feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~701_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3041_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~957_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~829feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~829_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3042_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~693feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~693_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~821feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~821_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~565_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3045_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~949_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3046_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~709feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~709_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~965_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~837feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~837_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~581_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3043_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3044_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3047_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3050_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3082_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3210_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[6]~7_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~382_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1406feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1406_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3244_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1918_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~894feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~894_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3245_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~638feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~638_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1150feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1150_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~126_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3246_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1662_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3247_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3248_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1534feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1534_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2046_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1022feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1022_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~510_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3249_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3250_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~766feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~766_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~254_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3242_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1790_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1278feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1278_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3243_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3251_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~830feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~830_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~318_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3221_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1854feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1854_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1342feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1342_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3222_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1470feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1470_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~446_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3228_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1982_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~958feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~958_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3229_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~574feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~574_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~62_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3225_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1598_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1086feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1086_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3226_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~190_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1214feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1214_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3223_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1726_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~702feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~702_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3224_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3227_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3230_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1310feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1310_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1822_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~798feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~798_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~286_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3233_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3234_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~30_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~542feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~542_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3235_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1566_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1054feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1054_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3236_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3237_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~926feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~926_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1950_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1438feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1438_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~414_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3238_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3239_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~158_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1182feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1182_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3231_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~670feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~670_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1694_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3232_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3240_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3241_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1886feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1886_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1758feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1758_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1630_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3218_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2014_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3219_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~862feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~862_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~990_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~606_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~734feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~734_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3213_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3214_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~94_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~350feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~350_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3215_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~478_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~222feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~222_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3216_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3217_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1374feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1374_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1118_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3211_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1502_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1246feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1246_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3212_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3220_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3252_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1166feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1166_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1678_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~654feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~654_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~142_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3373_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3374_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~782feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~782_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~270_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1294feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1294_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3371_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1806_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3372_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3375_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1038feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1038_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2062_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~526_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1550feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1550_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3376_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3377_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1422feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1422_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1934_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~910feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~910_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~398_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3369_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3370_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3378_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1582_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1838feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1838_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3365_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1966_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1710_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3366_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~558_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~814feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~814_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3358_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~942_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~686feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~686_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3359_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~46_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~174feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~174_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3362_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~430_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~302feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~302_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3363_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1326feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1326_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1454_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1070_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1198feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1198_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3360_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3361_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3364_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3367_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~622_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~878feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~878_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3348_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1006_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~750feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~750_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3349_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1134_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1262feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1262_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3350_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1390feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1390_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1518_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3351_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~366feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~366_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~494_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~238feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~238_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~110_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3352_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3353_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3354_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1774feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1774_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2030_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1646_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1902feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1902_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3355_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3356_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3357_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3368_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~334feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~334_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~462_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~206feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~206_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~78_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3342_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3343_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~718feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~718_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~846feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~846_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~590_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3340_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~974_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3341_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3344_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1230feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1230_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1102_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3338_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1358_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1486feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1486_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3339_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1742feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1742_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1998_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1614_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1870feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1870_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3345_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3346_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3347_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3379_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1478feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1478_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1542_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1446_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1510feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1510_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3284_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3285_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~998feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~998_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1030_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~934_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~966feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~966_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3286_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3287_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~454feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~454_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~518_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~486feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~486_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~422_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3288_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3289_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3290_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2022feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2022_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2054_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1958feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1958_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1990feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1990_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3291_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3292_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3293_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~550_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~582feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~582_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3273_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~646_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~614feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~614_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3274_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~102feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~102_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~38_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3277_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~70feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~70_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~134_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3278_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1062_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1126feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1126_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3275_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1094feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1094_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1158_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3276_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3279_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1606feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1606_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1574_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3280_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1670_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1638feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1638_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3281_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3282_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~358feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~358_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~294_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3267_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~390_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~326feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~326_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3268_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1318_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1382feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1382_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3265_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1414_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1350feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1350_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3266_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3269_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~838feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~838_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~806_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3263_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~902_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~870feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~870_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3264_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1894feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1894_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1926_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1862feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1862_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1830_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3270_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3271_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3272_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3283_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~678_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~710feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~710_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3255_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~742feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~742_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~774feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~774_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3256_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~166_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~230feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~230_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3257_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~262_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~198feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~198_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3258_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3259_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1766_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1798_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1734feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1734_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1702_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3260_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3261_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1254feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1254_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1190_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3253_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1286_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1222feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1222_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3254_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3262_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3294_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1334feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1334_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1846_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~310_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~822feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~822_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3295_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3296_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~182_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1206feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1206_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3297_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~694feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~694_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1718_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3298_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1078feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1078_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~54feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~54_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~566feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~566_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3299_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1590_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3300_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3301_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~950feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~950_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1462feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1462_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~438_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3302_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1974_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3303_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3304_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~150_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1174feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1174_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3315_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~662feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~662_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1686_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3316_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~918feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~918_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1942_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~406_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1430feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1430_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3322_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3323_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~22_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~534feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~534_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3319_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1558feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1558_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1046feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1046_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3320_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1302feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1302_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1814_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~790feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~790_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~278_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3317_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3318_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3321_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3324_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~598feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~598_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~86_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3309_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1622_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1110feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1110_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3310_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1366feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1366_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1878_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~854feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~854_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~342_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3307_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3308_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3311_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~726feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~726_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1750_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1238feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1238_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~214_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3305_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3306_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~982feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~982_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2006_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~470_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1494feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1494_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3312_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3313_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3314_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3325_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1014feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1014_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1526feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1526_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~502_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3333_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2038feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2038_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3334_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~886feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~886_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~374_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3326_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1398feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1398_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1910feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1910_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3327_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~630feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~630_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~118_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3330_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1654_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1142feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1142_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3331_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~758feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~758_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1270feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1270_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~246_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3328_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1782feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1782_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3329_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3332_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3335_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3336_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3337_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3380_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[7]~8_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1799feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1799_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2055_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1927feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1927_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1671_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3541_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3542_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1655_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1911feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1911_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3543_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1783feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1783_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2039_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3544_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3545_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1679_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1807_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3546_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2063_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1935_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3547_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1919feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1919_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2047_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1663_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1791feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1791_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3539_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3540_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3548_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~775feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~775_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1031_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~647_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~903feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~903_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3520_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3521_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~759feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~759_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~887feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~887_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~631_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3522_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1015_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3523_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3524_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~895feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~895_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1023_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~767feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~767_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~639_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3518_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3519_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~783feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~783_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~655_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3525_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1039_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~911feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~911_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3526_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3527_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~255feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~255_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~127_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3530_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~511_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~383feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~383_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3531_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~119_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~375feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~375_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3532_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~503_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~247feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~247_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3533_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3534_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~263feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~263_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~519_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~391feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~391_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~135_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3528_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3529_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~271feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~271_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~143_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3535_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~527_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~399feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~399_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3536_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3537_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3538_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1279feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1279_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1151_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3510_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1535_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1407feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1407_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3511_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1271feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1271_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1527_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1143_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1399feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1399_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3512_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3513_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3514_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1287feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1287_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1543_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1159_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1415feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1415_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3508_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3509_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1423feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1423_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1551_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1295feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1295_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1167_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3515_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3516_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3517_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3549_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1983feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1983_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1999_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1991feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1991_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1975_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3419_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3420_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1855feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1855_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1847_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3412_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1863_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1871feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1871_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3413_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1735feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1735_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1719_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3414_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1743_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1727feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1727_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3415_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1591_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1599feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1599_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3416_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1615_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1607feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1607_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3417_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3418_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3421_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~455feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~455_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~439_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3408_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~463_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~447feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~447_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3409_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~183_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~199feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~199_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3401_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~207_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~191feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~191_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3402_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~55_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~63feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~63_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3405_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~79_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~71feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~71_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3406_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~327feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~327_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~335_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~319feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~319_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~311_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3403_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3404_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3407_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3410_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1463_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1479feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1479_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3398_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1487_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1471feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1471_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3399_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1215feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1215_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1231_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1207_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1223feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1223_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3391_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3392_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1343feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1343_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1335_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3393_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1351feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1351_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1359_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3394_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1095feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1095_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1103_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1079_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1087feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1087_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3395_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3396_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3397_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3400_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3411_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~583feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~583_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~591_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~567_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~575feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~575_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3385_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3386_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~711feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~711_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~695_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3383_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~703feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~703_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~719_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3384_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3387_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~951_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~967feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~967_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3388_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~975_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~959feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~959_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3389_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~831feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~831_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~823_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3381_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~847_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~839feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~839_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3382_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3390_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3422_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1375feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1375_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1887_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~351_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~863feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~863_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3433_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3434_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~367_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~879feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~879_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3440_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1903_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1391feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1391_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3441_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~855feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~855_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1879_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1367feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1367_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~343_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3437_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3438_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1383feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1383_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~359_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3435_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1895_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~871feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~871_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3436_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3439_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3442_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1127feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1127_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1639_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~103_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~615feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~615_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3443_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3444_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1135feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1135_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~111feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~111_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3450_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1647_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~623feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~623_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3451_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1119feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1119_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~95_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3445_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~607feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~607_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1631_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3446_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~599feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~599_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~87_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3447_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1623_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1111feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1111_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3448_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3449_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3452_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3453_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1759feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1759_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1751_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3430_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1775_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1767_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3431_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~215_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~231feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~231_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3427_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~239_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~223feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~223_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3428_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~743feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~743_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~751_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~727_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~735feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~735_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3425_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3426_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3429_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1255feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1255_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1239_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3423_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1263_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1247feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1247_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3424_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3432_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~991feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~991_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1007_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~983_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~999feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~999_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3454_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3455_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~487feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~487_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~495_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~471_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~479feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~479_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3458_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3459_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1495_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1503feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1503_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3456_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1519_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1511feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1511_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3457_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3460_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2015feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2015_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2031_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2007feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2007_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2023feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2023_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3461_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3462_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3463_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3464_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1063feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1063_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1047_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1055feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1055_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3485_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1071_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3486_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1575feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1575_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1559_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3492_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1583_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1567feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1567_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3493_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~551feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~551_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~535_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3487_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~559_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~543_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3488_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~39feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~39_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~47_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~31feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~31_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~23_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3489_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3490_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3491_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3494_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~671feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~671_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~663_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~679feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~679_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3475_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~687_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3476_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~167feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~167_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~151_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~159feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~159_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3479_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~175_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3480_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1191feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1191_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1199_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1183_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1175_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3477_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3478_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3481_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1703feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1703_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1687_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3482_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1711_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1695feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1695_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3483_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3484_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3495_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1303_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1311feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1311_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3465_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1319feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1319_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1327_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3466_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1815_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1831feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1831_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3472_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1839_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1823feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1823_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3473_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~799feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~799_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~815_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~791_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~807feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~807_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3467_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3468_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~295feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~295_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~303_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~279_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~287feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~287_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3469_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3470_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3471_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3474_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1959feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1959_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1943_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3503_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1967_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1951feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1951_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3504_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1439feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1439_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1431_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3498_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1455_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1447feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1447_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3499_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~423feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~423_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~431_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~407_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~415feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~415_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3500_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3501_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3502_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~927feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~927_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~943_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~919_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~935feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~935_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3496_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3497_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3505_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3506_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3507_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3550_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER[8]~9_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~488_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1000feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1000_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3678_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1512feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1512_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2024_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3679_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1032feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1032_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2056_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~520_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1544feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1544_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3685_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3686_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1480feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1480_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~456_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3680_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1992_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~968feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~968_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3681_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~936feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~936_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~424_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3682_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1960feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1960_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1448feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1448_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3683_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3684_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3687_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~976feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~976_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1488feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1488_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~464_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3709_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2000_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3710_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1040feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1040_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~528_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1552feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1552_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3716_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2064_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3717_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1456_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~944_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~432_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3713_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1968_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3714_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1520feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1520_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2032_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1008feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1008_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~496_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3711_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3712_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3715_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3718_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~952feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~952_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1976_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~440_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1464feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1464_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3700_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3701_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~408_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~920feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~920_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3702_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1944_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1432feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1432_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3703_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3704_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1016feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1016_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1528feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1528_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~504_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3705_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2040feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2040_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3706_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~472_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~984feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~984_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3698_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1496feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1496_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2008_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3699_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3707_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~960feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~960_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1984_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1472feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1472_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~448_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3688_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3689_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1504feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1504_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~992feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~992_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~480_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3690_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~2016_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3691_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1440feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1440_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1952_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~928feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~928_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~416_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3692_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3693_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3694_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1024feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1024_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~2048_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1536feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1536_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~512_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3695_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3696_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3697_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3708_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3719_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1904feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1904_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1840_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3631_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1936_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1872feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1872_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3632_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1880feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1880_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1912_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1816_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1848feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1848_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3628_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3629_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1856feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1856_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1920_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1888feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1888_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1824_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3626_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3627_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3630_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1896feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1896_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1928_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1864feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1864_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1832_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3624_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3625_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3633_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1384feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1384_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1392_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1376feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1376_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1368feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1368_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3595_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3596_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1312feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1312_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1304feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1304_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3597_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1328_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1320feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1320_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3598_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3599_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1408feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1408_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1416feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1416_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1400_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3600_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1424_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3601_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1344feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1344_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1360_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1352feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1352_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1336_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3593_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3594_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3602_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~840feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~840_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~904_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~872feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~872_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~808_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3605_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3606_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~856feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~856_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~792_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3607_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~888_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~824feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~824_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3608_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3609_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~800_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~832feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~832_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3603_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~864feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~864_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~896_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3604_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~880feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~880_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~912_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~848feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~848_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~816_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3610_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3611_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3612_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~344feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~344_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~280_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3617_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~376_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~312feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~312_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3618_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~352feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~352_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~384_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~288_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~320feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~320_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3615_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3616_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3619_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~336feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~336_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~304_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3620_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~400_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~368feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~368_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3621_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~296_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~360feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~360_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3613_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~328_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~392feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~392_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3614_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3622_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3623_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3634_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1648feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1648_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1680_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1584_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1616feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1616_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3673_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3674_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1600feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1600_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1568_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3666_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1664_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1632feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1632_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3667_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1624feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1624_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1560_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3670_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1656_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1592feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1592_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3671_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1608feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1608_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1672_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1640feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1640_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1576_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3668_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3669_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3672_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3675_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~568feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~568_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~632_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~600feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~600_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~536_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3639_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3640_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~616feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~616_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~552feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~552_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3637_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~648_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~584feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~584_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3638_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3641_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~624feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~624_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~656_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~592feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~592_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~560_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3642_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3643_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~608feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~608_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~640_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~576feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~576_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~544_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3635_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3636_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3644_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1112feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1112_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1048_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3649_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1144_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1080feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1080_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3650_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1088feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1088_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1056_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3647_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1152_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1120feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1120_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3648_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3651_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1064_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1128feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1128_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3645_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1160_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1096feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1096_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3646_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1136feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1136_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1168_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1072_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1104feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1104_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3652_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3653_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3654_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~80feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~80_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~48_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3662_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~112feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~112_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~144_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3663_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~72feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~72_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~136_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~40_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~104feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~104_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3655_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3656_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~64feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~64_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~32_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3657_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~96feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~96_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~128feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~128_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3658_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~56feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~56_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~120_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~88feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~88_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~24_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3659_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3660_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3661_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3664_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3665_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3676_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3677_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~168feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~168_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~232feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~232_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3565_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~264_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~200feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~200_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3566_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~744feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~744_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~776feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~776_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~680_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~712feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~712_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3563_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3564_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3567_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1768_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1800_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1736feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1736_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1704_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3568_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3569_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1224feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1224_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1192_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1256feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1256_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3561_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1288_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3562_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3570_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~216feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~216_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~152_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3575_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~248_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~184feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~184_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3576_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~696feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~696_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~664_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3573_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~760_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~728feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~728_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3574_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3577_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1688_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1720feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1720_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3578_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1784_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1752feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1752_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3579_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1176_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1240feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1240_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3571_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1272_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1208feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1208_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3572_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3580_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3581_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1264feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1264_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1200_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3584_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1296_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1232feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1232_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3585_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~176_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~240feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~240_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3586_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~272_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~208feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~208_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3587_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3588_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1776feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1776_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1808_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1712_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1744feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1744_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3589_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3590_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~752feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~752_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~784_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~720feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~720_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~688_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3582_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3583_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3591_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~736feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~736_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~768_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~672_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~704feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~704_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3551_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3552_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1216feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1216_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1280_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1184_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1248feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1248_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3553_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3554_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~160_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~224feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~224_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3555_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~256_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~192feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~192_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3556_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3557_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1760feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1760_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1792_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1696_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~1728feeder_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~1728_q\ : std_logic;
SIGNAL \u_RX|MEM_UART~3558_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3559_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3560_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3592_combout\ : std_logic;
SIGNAL \u_RX|MEM_UART~3720_combout\ : std_logic;
SIGNAL \u_RX|r_DATA_BUFFER\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_TX|r_PRESCALER\ : std_logic_vector(12 DOWNTO 0);
SIGNAL r_TX_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_RX|r_PRESCALER\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_TX|r_INDEX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_RX|r_COUNTER\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_TX|r_DATA_BUFFER\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_RX|r_INDEX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_TX|ALT_INV_o_BUSY~q\ : std_logic;
SIGNAL \u_RX|ALT_INV_o_BUSY~q\ : std_logic;
SIGNAL \u_TX|ALT_INV_o_TX_LINE~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_i_CLOCK <= i_CLOCK;
ww_i_DATA <= i_DATA;
ww_i_SEND <= i_SEND;
o_TX <= ww_o_TX;
ww_i_RX <= i_RX;
ww_i_log_ADDR <= i_log_ADDR;
o_sig_CRRP_DATA <= ww_o_sig_CRRP_DATA;
o_sig_RX_BUSY <= ww_o_sig_RX_BUSY;
o_sig_TX_BUSY <= ww_o_sig_TX_BUSY;
o_DATA_OUT <= ww_o_DATA_OUT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\i_CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_CLOCK~input_o\);
\u_TX|ALT_INV_o_BUSY~q\ <= NOT \u_TX|o_BUSY~q\;
\u_RX|ALT_INV_o_BUSY~q\ <= NOT \u_RX|o_BUSY~q\;
\u_TX|ALT_INV_o_TX_LINE~q\ <= NOT \u_TX|o_TX_LINE~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y41_N24
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X56_Y0_N2
\o_TX~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_TX|ALT_INV_o_TX_LINE~q\,
	devoe => ww_devoe,
	o => \o_TX~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\o_sig_CRRP_DATA~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|o_sig_CRRP_DATA~q\,
	devoe => ww_devoe,
	o => \o_sig_CRRP_DATA~output_o\);

-- Location: IOOBUF_X49_Y54_N9
\o_sig_RX_BUSY~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|o_BUSY~q\,
	devoe => ww_devoe,
	o => \o_sig_RX_BUSY~output_o\);

-- Location: IOOBUF_X78_Y36_N2
\o_sig_TX_BUSY~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \o_sig_TX_BUSY~output_o\);

-- Location: IOOBUF_X46_Y54_N2
\o_DATA_OUT[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~2530_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[0]~output_o\);

-- Location: IOOBUF_X46_Y54_N23
\o_DATA_OUT[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~2700_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[1]~output_o\);

-- Location: IOOBUF_X51_Y54_N16
\o_DATA_OUT[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~2870_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[2]~output_o\);

-- Location: IOOBUF_X46_Y54_N9
\o_DATA_OUT[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~3040_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[3]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\o_DATA_OUT[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~3210_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[4]~output_o\);

-- Location: IOOBUF_X58_Y54_N23
\o_DATA_OUT[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~3380_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[5]~output_o\);

-- Location: IOOBUF_X66_Y54_N23
\o_DATA_OUT[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~3550_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[6]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\o_DATA_OUT[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_RX|MEM_UART~3720_combout\,
	devoe => ww_devoe,
	o => \o_DATA_OUT[7]~output_o\);

-- Location: IOIBUF_X34_Y0_N29
\i_CLOCK~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_CLOCK,
	o => \i_CLOCK~input_o\);

-- Location: CLKCTRL_G19
\i_CLOCK~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_CLOCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X31_Y35_N18
\u_TX|r_INDEX~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_INDEX~3_combout\ = (!\u_TX|r_INDEX\(3) & (\u_TX|r_INDEX\(0) $ (\u_TX|r_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(0),
	datac => \u_TX|r_INDEX\(1),
	datad => \u_TX|r_INDEX\(3),
	combout => \u_TX|r_INDEX~3_combout\);

-- Location: LCCOMB_X31_Y35_N30
\u_TX|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|LessThan1~0_combout\ = ((!\u_TX|r_INDEX\(2) & (!\u_TX|r_INDEX\(1) & !\u_TX|r_INDEX\(0)))) # (!\u_TX|r_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(2),
	datab => \u_TX|r_INDEX\(1),
	datac => \u_TX|r_INDEX\(0),
	datad => \u_TX|r_INDEX\(3),
	combout => \u_TX|LessThan1~0_combout\);

-- Location: LCCOMB_X32_Y35_N0
\u_TX|r_PRESCALER[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[0]~13_combout\ = \u_TX|r_PRESCALER\(0) $ (VCC)
-- \u_TX|r_PRESCALER[0]~14\ = CARRY(\u_TX|r_PRESCALER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(0),
	datad => VCC,
	combout => \u_TX|r_PRESCALER[0]~13_combout\,
	cout => \u_TX|r_PRESCALER[0]~14\);

-- Location: LCCOMB_X32_Y35_N4
\u_TX|r_PRESCALER[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[2]~17_combout\ = (\u_TX|r_PRESCALER\(2) & (\u_TX|r_PRESCALER[1]~16\ $ (GND))) # (!\u_TX|r_PRESCALER\(2) & (!\u_TX|r_PRESCALER[1]~16\ & VCC))
-- \u_TX|r_PRESCALER[2]~18\ = CARRY((\u_TX|r_PRESCALER\(2) & !\u_TX|r_PRESCALER[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(2),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[1]~16\,
	combout => \u_TX|r_PRESCALER[2]~17_combout\,
	cout => \u_TX|r_PRESCALER[2]~18\);

-- Location: LCCOMB_X32_Y35_N6
\u_TX|r_PRESCALER[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[3]~19_combout\ = (\u_TX|r_PRESCALER\(3) & (!\u_TX|r_PRESCALER[2]~18\)) # (!\u_TX|r_PRESCALER\(3) & ((\u_TX|r_PRESCALER[2]~18\) # (GND)))
-- \u_TX|r_PRESCALER[3]~20\ = CARRY((!\u_TX|r_PRESCALER[2]~18\) # (!\u_TX|r_PRESCALER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(3),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[2]~18\,
	combout => \u_TX|r_PRESCALER[3]~19_combout\,
	cout => \u_TX|r_PRESCALER[3]~20\);

-- Location: FF_X32_Y35_N7
\u_TX|r_PRESCALER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[3]~19_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(3));

-- Location: LCCOMB_X32_Y35_N8
\u_TX|r_PRESCALER[4]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[4]~21_combout\ = (\u_TX|r_PRESCALER\(4) & (\u_TX|r_PRESCALER[3]~20\ $ (GND))) # (!\u_TX|r_PRESCALER\(4) & (!\u_TX|r_PRESCALER[3]~20\ & VCC))
-- \u_TX|r_PRESCALER[4]~22\ = CARRY((\u_TX|r_PRESCALER\(4) & !\u_TX|r_PRESCALER[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(4),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[3]~20\,
	combout => \u_TX|r_PRESCALER[4]~21_combout\,
	cout => \u_TX|r_PRESCALER[4]~22\);

-- Location: FF_X32_Y35_N9
\u_TX|r_PRESCALER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[4]~21_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(4));

-- Location: LCCOMB_X32_Y35_N10
\u_TX|r_PRESCALER[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[5]~23_combout\ = (\u_TX|r_PRESCALER\(5) & (!\u_TX|r_PRESCALER[4]~22\)) # (!\u_TX|r_PRESCALER\(5) & ((\u_TX|r_PRESCALER[4]~22\) # (GND)))
-- \u_TX|r_PRESCALER[5]~24\ = CARRY((!\u_TX|r_PRESCALER[4]~22\) # (!\u_TX|r_PRESCALER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(5),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[4]~22\,
	combout => \u_TX|r_PRESCALER[5]~23_combout\,
	cout => \u_TX|r_PRESCALER[5]~24\);

-- Location: FF_X32_Y35_N11
\u_TX|r_PRESCALER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[5]~23_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(5));

-- Location: LCCOMB_X32_Y35_N12
\u_TX|r_PRESCALER[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[6]~25_combout\ = (\u_TX|r_PRESCALER\(6) & (\u_TX|r_PRESCALER[5]~24\ $ (GND))) # (!\u_TX|r_PRESCALER\(6) & (!\u_TX|r_PRESCALER[5]~24\ & VCC))
-- \u_TX|r_PRESCALER[6]~26\ = CARRY((\u_TX|r_PRESCALER\(6) & !\u_TX|r_PRESCALER[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(6),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[5]~24\,
	combout => \u_TX|r_PRESCALER[6]~25_combout\,
	cout => \u_TX|r_PRESCALER[6]~26\);

-- Location: FF_X32_Y35_N13
\u_TX|r_PRESCALER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[6]~25_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(6));

-- Location: LCCOMB_X32_Y35_N14
\u_TX|r_PRESCALER[7]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[7]~27_combout\ = (\u_TX|r_PRESCALER\(7) & (!\u_TX|r_PRESCALER[6]~26\)) # (!\u_TX|r_PRESCALER\(7) & ((\u_TX|r_PRESCALER[6]~26\) # (GND)))
-- \u_TX|r_PRESCALER[7]~28\ = CARRY((!\u_TX|r_PRESCALER[6]~26\) # (!\u_TX|r_PRESCALER\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(7),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[6]~26\,
	combout => \u_TX|r_PRESCALER[7]~27_combout\,
	cout => \u_TX|r_PRESCALER[7]~28\);

-- Location: FF_X32_Y35_N15
\u_TX|r_PRESCALER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[7]~27_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(7));

-- Location: LCCOMB_X32_Y35_N16
\u_TX|r_PRESCALER[8]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[8]~29_combout\ = (\u_TX|r_PRESCALER\(8) & (\u_TX|r_PRESCALER[7]~28\ $ (GND))) # (!\u_TX|r_PRESCALER\(8) & (!\u_TX|r_PRESCALER[7]~28\ & VCC))
-- \u_TX|r_PRESCALER[8]~30\ = CARRY((\u_TX|r_PRESCALER\(8) & !\u_TX|r_PRESCALER[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(8),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[7]~28\,
	combout => \u_TX|r_PRESCALER[8]~29_combout\,
	cout => \u_TX|r_PRESCALER[8]~30\);

-- Location: FF_X32_Y35_N17
\u_TX|r_PRESCALER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[8]~29_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(8));

-- Location: LCCOMB_X32_Y35_N18
\u_TX|r_PRESCALER[9]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[9]~31_combout\ = (\u_TX|r_PRESCALER\(9) & (!\u_TX|r_PRESCALER[8]~30\)) # (!\u_TX|r_PRESCALER\(9) & ((\u_TX|r_PRESCALER[8]~30\) # (GND)))
-- \u_TX|r_PRESCALER[9]~32\ = CARRY((!\u_TX|r_PRESCALER[8]~30\) # (!\u_TX|r_PRESCALER\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(9),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[8]~30\,
	combout => \u_TX|r_PRESCALER[9]~31_combout\,
	cout => \u_TX|r_PRESCALER[9]~32\);

-- Location: FF_X32_Y35_N19
\u_TX|r_PRESCALER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[9]~31_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(9));

-- Location: LCCOMB_X32_Y35_N20
\u_TX|r_PRESCALER[10]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[10]~33_combout\ = (\u_TX|r_PRESCALER\(10) & (\u_TX|r_PRESCALER[9]~32\ $ (GND))) # (!\u_TX|r_PRESCALER\(10) & (!\u_TX|r_PRESCALER[9]~32\ & VCC))
-- \u_TX|r_PRESCALER[10]~34\ = CARRY((\u_TX|r_PRESCALER\(10) & !\u_TX|r_PRESCALER[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(10),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[9]~32\,
	combout => \u_TX|r_PRESCALER[10]~33_combout\,
	cout => \u_TX|r_PRESCALER[10]~34\);

-- Location: FF_X32_Y35_N21
\u_TX|r_PRESCALER[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[10]~33_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(10));

-- Location: LCCOMB_X32_Y35_N22
\u_TX|r_PRESCALER[11]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[11]~35_combout\ = (\u_TX|r_PRESCALER\(11) & (!\u_TX|r_PRESCALER[10]~34\)) # (!\u_TX|r_PRESCALER\(11) & ((\u_TX|r_PRESCALER[10]~34\) # (GND)))
-- \u_TX|r_PRESCALER[11]~36\ = CARRY((!\u_TX|r_PRESCALER[10]~34\) # (!\u_TX|r_PRESCALER\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(11),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[10]~34\,
	combout => \u_TX|r_PRESCALER[11]~35_combout\,
	cout => \u_TX|r_PRESCALER[11]~36\);

-- Location: FF_X32_Y35_N23
\u_TX|r_PRESCALER[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[11]~35_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(11));

-- Location: LCCOMB_X32_Y35_N24
\u_TX|r_PRESCALER[12]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[12]~37_combout\ = \u_TX|r_PRESCALER[11]~36\ $ (!\u_TX|r_PRESCALER\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_TX|r_PRESCALER\(12),
	cin => \u_TX|r_PRESCALER[11]~36\,
	combout => \u_TX|r_PRESCALER[12]~37_combout\);

-- Location: FF_X32_Y35_N25
\u_TX|r_PRESCALER[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[12]~37_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(12));

-- Location: LCCOMB_X32_Y35_N28
\u_TX|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|LessThan0~0_combout\ = (!\u_TX|r_PRESCALER\(3) & (((!\u_TX|r_PRESCALER\(0) & !\u_TX|r_PRESCALER\(1))) # (!\u_TX|r_PRESCALER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(3),
	datab => \u_TX|r_PRESCALER\(0),
	datac => \u_TX|r_PRESCALER\(2),
	datad => \u_TX|r_PRESCALER\(1),
	combout => \u_TX|LessThan0~0_combout\);

-- Location: LCCOMB_X31_Y35_N16
\u_TX|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|LessThan0~1_combout\ = ((!\u_TX|r_PRESCALER\(5) & ((\u_TX|LessThan0~0_combout\) # (!\u_TX|r_PRESCALER\(4))))) # (!\u_TX|r_PRESCALER\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(6),
	datab => \u_TX|r_PRESCALER\(4),
	datac => \u_TX|r_PRESCALER\(5),
	datad => \u_TX|LessThan0~0_combout\,
	combout => \u_TX|LessThan0~1_combout\);

-- Location: LCCOMB_X31_Y35_N14
\u_TX|LessThan0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|LessThan0~2_combout\ = (!\u_TX|r_PRESCALER\(9) & (!\u_TX|r_PRESCALER\(8) & (!\u_TX|r_PRESCALER\(7) & \u_TX|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(9),
	datab => \u_TX|r_PRESCALER\(8),
	datac => \u_TX|r_PRESCALER\(7),
	datad => \u_TX|LessThan0~1_combout\,
	combout => \u_TX|LessThan0~2_combout\);

-- Location: LCCOMB_X32_Y35_N26
\u_TX|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|LessThan0~3_combout\ = (\u_TX|r_PRESCALER\(12) & ((\u_TX|r_PRESCALER\(11)) # ((\u_TX|r_PRESCALER\(10) & !\u_TX|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(12),
	datab => \u_TX|r_PRESCALER\(10),
	datac => \u_TX|r_PRESCALER\(11),
	datad => \u_TX|LessThan0~2_combout\,
	combout => \u_TX|LessThan0~3_combout\);

-- Location: FF_X32_Y35_N1
\u_TX|r_PRESCALER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[0]~13_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(0));

-- Location: LCCOMB_X32_Y35_N2
\u_TX|r_PRESCALER[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_PRESCALER[1]~15_combout\ = (\u_TX|r_PRESCALER\(1) & (!\u_TX|r_PRESCALER[0]~14\)) # (!\u_TX|r_PRESCALER\(1) & ((\u_TX|r_PRESCALER[0]~14\) # (GND)))
-- \u_TX|r_PRESCALER[1]~16\ = CARRY((!\u_TX|r_PRESCALER[0]~14\) # (!\u_TX|r_PRESCALER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|r_PRESCALER\(1),
	datad => VCC,
	cin => \u_TX|r_PRESCALER[0]~14\,
	combout => \u_TX|r_PRESCALER[1]~15_combout\,
	cout => \u_TX|r_PRESCALER[1]~16\);

-- Location: FF_X32_Y35_N3
\u_TX|r_PRESCALER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[1]~15_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(1));

-- Location: FF_X32_Y35_N5
\u_TX|r_PRESCALER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_PRESCALER[2]~17_combout\,
	sclr => \u_TX|LessThan0~3_combout\,
	ena => \u_TX|o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_PRESCALER\(2));

-- Location: LCCOMB_X31_Y35_N10
\u_TX|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Equal0~1_combout\ = (\u_TX|r_PRESCALER\(2) & (\u_TX|r_PRESCALER\(5) & (!\u_TX|r_PRESCALER\(4) & \u_TX|r_PRESCALER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(2),
	datab => \u_TX|r_PRESCALER\(5),
	datac => \u_TX|r_PRESCALER\(4),
	datad => \u_TX|r_PRESCALER\(3),
	combout => \u_TX|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y35_N30
\u_TX|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Equal0~2_combout\ = (!\u_TX|r_PRESCALER\(6) & (\u_TX|r_PRESCALER\(9) & (\u_TX|r_PRESCALER\(11) & !\u_TX|r_PRESCALER\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(6),
	datab => \u_TX|r_PRESCALER\(9),
	datac => \u_TX|r_PRESCALER\(11),
	datad => \u_TX|r_PRESCALER\(10),
	combout => \u_TX|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y35_N12
\u_TX|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Equal0~0_combout\ = (\u_TX|r_PRESCALER\(1) & (\u_TX|r_PRESCALER\(0) & (!\u_TX|r_PRESCALER\(7) & !\u_TX|r_PRESCALER\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_PRESCALER\(1),
	datab => \u_TX|r_PRESCALER\(0),
	datac => \u_TX|r_PRESCALER\(7),
	datad => \u_TX|r_PRESCALER\(8),
	combout => \u_TX|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y35_N2
\u_TX|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Equal0~3_combout\ = (\u_TX|Equal0~1_combout\ & (!\u_TX|r_PRESCALER\(12) & (\u_TX|Equal0~2_combout\ & \u_TX|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|Equal0~1_combout\,
	datab => \u_TX|r_PRESCALER\(12),
	datac => \u_TX|Equal0~2_combout\,
	datad => \u_TX|Equal0~0_combout\,
	combout => \u_TX|Equal0~3_combout\);

-- Location: LCCOMB_X31_Y35_N28
\u_TX|o_BUSY~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|o_BUSY~0_combout\ = (\u_TX|LessThan1~0_combout\) # (!\u_TX|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|LessThan1~0_combout\,
	datad => \u_TX|Equal0~3_combout\,
	combout => \u_TX|o_BUSY~0_combout\);

-- Location: IOIBUF_X46_Y54_N29
\i_SEND~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_SEND,
	o => \i_SEND~input_o\);

-- Location: LCCOMB_X31_Y35_N4
\p_TRANSMIT~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \p_TRANSMIT~0_combout\ = (!\i_SEND~input_o\ & !\u_TX|o_BUSY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_SEND~input_o\,
	datad => \u_TX|o_BUSY~q\,
	combout => \p_TRANSMIT~0_combout\);

-- Location: FF_X31_Y35_N5
s_TX_START : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_TX_START~q\);

-- Location: FF_X31_Y35_N29
\u_TX|o_BUSY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|o_BUSY~0_combout\,
	asdata => \s_TX_START~q\,
	sload => \u_TX|ALT_INV_o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|o_BUSY~q\);

-- Location: LCCOMB_X31_Y35_N24
\u_TX|r_INDEX[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_INDEX[0]~0_combout\ = (\u_TX|o_BUSY~q\ & \u_TX|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_TX|o_BUSY~q\,
	datad => \u_TX|Equal0~3_combout\,
	combout => \u_TX|r_INDEX[0]~0_combout\);

-- Location: FF_X31_Y35_N19
\u_TX|r_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_INDEX~3_combout\,
	ena => \u_TX|r_INDEX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_INDEX\(1));

-- Location: LCCOMB_X31_Y35_N22
\u_TX|r_INDEX~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_INDEX~2_combout\ = (!\u_TX|r_INDEX\(0) & (((!\u_TX|r_INDEX\(2) & !\u_TX|r_INDEX\(1))) # (!\u_TX|r_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(2),
	datab => \u_TX|r_INDEX\(1),
	datac => \u_TX|r_INDEX\(0),
	datad => \u_TX|r_INDEX\(3),
	combout => \u_TX|r_INDEX~2_combout\);

-- Location: FF_X31_Y35_N23
\u_TX|r_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_INDEX~2_combout\,
	ena => \u_TX|r_INDEX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_INDEX\(0));

-- Location: LCCOMB_X31_Y35_N26
\u_TX|r_INDEX~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_INDEX~4_combout\ = (!\u_TX|r_INDEX\(3) & (\u_TX|r_INDEX\(2) $ (((\u_TX|r_INDEX\(0) & \u_TX|r_INDEX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(0),
	datab => \u_TX|r_INDEX\(1),
	datac => \u_TX|r_INDEX\(2),
	datad => \u_TX|r_INDEX\(3),
	combout => \u_TX|r_INDEX~4_combout\);

-- Location: FF_X31_Y35_N27
\u_TX|r_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_INDEX~4_combout\,
	ena => \u_TX|r_INDEX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_INDEX\(2));

-- Location: LCCOMB_X31_Y35_N6
\u_TX|r_INDEX~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_INDEX~1_combout\ = (\u_TX|r_INDEX\(2) & (\u_TX|r_INDEX\(0) & (!\u_TX|r_INDEX\(3) & \u_TX|r_INDEX\(1)))) # (!\u_TX|r_INDEX\(2) & (!\u_TX|r_INDEX\(0) & (\u_TX|r_INDEX\(3) & !\u_TX|r_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(2),
	datab => \u_TX|r_INDEX\(0),
	datac => \u_TX|r_INDEX\(3),
	datad => \u_TX|r_INDEX\(1),
	combout => \u_TX|r_INDEX~1_combout\);

-- Location: FF_X31_Y35_N7
\u_TX|r_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_INDEX~1_combout\,
	ena => \u_TX|r_INDEX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_INDEX\(3));

-- Location: IOIBUF_X31_Y39_N1
\i_DATA[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(4),
	o => \i_DATA[4]~input_o\);

-- Location: LCCOMB_X30_Y35_N24
\r_TX_DATA[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[4]~4_combout\ = !\i_DATA[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_DATA[4]~input_o\,
	combout => \r_TX_DATA[4]~4_combout\);

-- Location: FF_X30_Y35_N25
\r_TX_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[4]~4_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(4));

-- Location: LCCOMB_X30_Y35_N22
\u_TX|r_DATA_BUFFER[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_DATA_BUFFER[5]~feeder_combout\ = r_TX_DATA(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => r_TX_DATA(4),
	combout => \u_TX|r_DATA_BUFFER[5]~feeder_combout\);

-- Location: LCCOMB_X31_Y35_N0
\u_TX|process_0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|process_0~0_combout\ = (\s_TX_START~q\ & !\u_TX|o_BUSY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_TX_START~q\,
	datad => \u_TX|o_BUSY~q\,
	combout => \u_TX|process_0~0_combout\);

-- Location: FF_X30_Y35_N23
\u_TX|r_DATA_BUFFER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_DATA_BUFFER[5]~feeder_combout\,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(5));

-- Location: IOIBUF_X31_Y39_N29
\i_DATA[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(6),
	o => \i_DATA[6]~input_o\);

-- Location: LCCOMB_X30_Y35_N4
\r_TX_DATA[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[6]~7_combout\ = !\i_DATA[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_DATA[6]~input_o\,
	combout => \r_TX_DATA[6]~7_combout\);

-- Location: FF_X30_Y35_N5
\r_TX_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[6]~7_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(6));

-- Location: FF_X30_Y35_N19
\u_TX|r_DATA_BUFFER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => r_TX_DATA(6),
	sload => VCC,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(7));

-- Location: IOIBUF_X34_Y39_N15
\i_DATA[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(5),
	o => \i_DATA[5]~input_o\);

-- Location: LCCOMB_X34_Y35_N28
\r_TX_DATA[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[5]~5_combout\ = !\i_DATA[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_DATA[5]~input_o\,
	combout => \r_TX_DATA[5]~5_combout\);

-- Location: FF_X34_Y35_N29
\r_TX_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[5]~5_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(5));

-- Location: LCCOMB_X30_Y35_N10
\u_TX|r_DATA_BUFFER[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_DATA_BUFFER[6]~feeder_combout\ = r_TX_DATA(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => r_TX_DATA(5),
	combout => \u_TX|r_DATA_BUFFER[6]~feeder_combout\);

-- Location: FF_X30_Y35_N11
\u_TX|r_DATA_BUFFER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_DATA_BUFFER[6]~feeder_combout\,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(6));

-- Location: IOIBUF_X29_Y39_N15
\i_DATA[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(3),
	o => \i_DATA[3]~input_o\);

-- Location: LCCOMB_X30_Y35_N8
\r_TX_DATA[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[3]~6_combout\ = !\i_DATA[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_DATA[3]~input_o\,
	combout => \r_TX_DATA[3]~6_combout\);

-- Location: FF_X30_Y35_N9
\r_TX_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[3]~6_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(3));

-- Location: FF_X30_Y35_N1
\u_TX|r_DATA_BUFFER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => r_TX_DATA(3),
	sload => VCC,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(4));

-- Location: LCCOMB_X30_Y35_N0
\u_TX|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~4_combout\ = (\u_TX|r_INDEX\(0) & (((\u_TX|r_INDEX\(1))))) # (!\u_TX|r_INDEX\(0) & ((\u_TX|r_INDEX\(1) & (!\u_TX|r_DATA_BUFFER\(6))) # (!\u_TX|r_INDEX\(1) & ((!\u_TX|r_DATA_BUFFER\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_DATA_BUFFER\(6),
	datab => \u_TX|r_INDEX\(0),
	datac => \u_TX|r_DATA_BUFFER\(4),
	datad => \u_TX|r_INDEX\(1),
	combout => \u_TX|Mux0~4_combout\);

-- Location: LCCOMB_X30_Y35_N18
\u_TX|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~5_combout\ = (\u_TX|r_INDEX\(0) & ((\u_TX|Mux0~4_combout\ & ((!\u_TX|r_DATA_BUFFER\(7)))) # (!\u_TX|Mux0~4_combout\ & (!\u_TX|r_DATA_BUFFER\(5))))) # (!\u_TX|r_INDEX\(0) & (((\u_TX|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_DATA_BUFFER\(5),
	datab => \u_TX|r_INDEX\(0),
	datac => \u_TX|r_DATA_BUFFER\(7),
	datad => \u_TX|Mux0~4_combout\,
	combout => \u_TX|Mux0~5_combout\);

-- Location: IOIBUF_X29_Y39_N1
\i_DATA[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(1),
	o => \i_DATA[1]~input_o\);

-- Location: LCCOMB_X30_Y35_N28
\r_TX_DATA[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[1]~1_combout\ = !\i_DATA[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_DATA[1]~input_o\,
	combout => \r_TX_DATA[1]~1_combout\);

-- Location: FF_X30_Y35_N29
\r_TX_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[1]~1_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(1));

-- Location: LCCOMB_X30_Y35_N12
\u_TX|r_DATA_BUFFER[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_DATA_BUFFER[2]~feeder_combout\ = r_TX_DATA(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => r_TX_DATA(1),
	combout => \u_TX|r_DATA_BUFFER[2]~feeder_combout\);

-- Location: FF_X30_Y35_N13
\u_TX|r_DATA_BUFFER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_DATA_BUFFER[2]~feeder_combout\,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(2));

-- Location: IOIBUF_X31_Y39_N15
\i_DATA[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(2),
	o => \i_DATA[2]~input_o\);

-- Location: LCCOMB_X30_Y35_N26
\r_TX_DATA[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[2]~3_combout\ = !\i_DATA[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_DATA[2]~input_o\,
	combout => \r_TX_DATA[2]~3_combout\);

-- Location: FF_X30_Y35_N27
\r_TX_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[2]~3_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(2));

-- Location: FF_X30_Y35_N7
\u_TX|r_DATA_BUFFER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => r_TX_DATA(2),
	sload => VCC,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(3));

-- Location: LCCOMB_X30_Y35_N16
\u_TX|r_DATA_BUFFER[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|r_DATA_BUFFER[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_TX|r_DATA_BUFFER[0]~feeder_combout\);

-- Location: FF_X30_Y35_N17
\u_TX|r_DATA_BUFFER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|r_DATA_BUFFER[0]~feeder_combout\,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(0));

-- Location: IOIBUF_X31_Y39_N22
\i_DATA[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(0),
	o => \i_DATA[0]~input_o\);

-- Location: LCCOMB_X30_Y35_N30
\r_TX_DATA[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[0]~2_combout\ = !\i_DATA[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_DATA[0]~input_o\,
	combout => \r_TX_DATA[0]~2_combout\);

-- Location: FF_X30_Y35_N31
\r_TX_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[0]~2_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(0));

-- Location: FF_X30_Y35_N21
\u_TX|r_DATA_BUFFER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => r_TX_DATA(0),
	sload => VCC,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(1));

-- Location: LCCOMB_X30_Y35_N20
\u_TX|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~1_combout\ = (\u_TX|r_INDEX\(0) & (((\u_TX|r_INDEX\(1)) # (!\u_TX|r_DATA_BUFFER\(1))))) # (!\u_TX|r_INDEX\(0) & (!\u_TX|r_DATA_BUFFER\(0) & ((!\u_TX|r_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_DATA_BUFFER\(0),
	datab => \u_TX|r_INDEX\(0),
	datac => \u_TX|r_DATA_BUFFER\(1),
	datad => \u_TX|r_INDEX\(1),
	combout => \u_TX|Mux0~1_combout\);

-- Location: LCCOMB_X30_Y35_N6
\u_TX|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~2_combout\ = (\u_TX|r_INDEX\(1) & ((\u_TX|Mux0~1_combout\ & ((!\u_TX|r_DATA_BUFFER\(3)))) # (!\u_TX|Mux0~1_combout\ & (!\u_TX|r_DATA_BUFFER\(2))))) # (!\u_TX|r_INDEX\(1) & (((\u_TX|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_DATA_BUFFER\(2),
	datab => \u_TX|r_INDEX\(1),
	datac => \u_TX|r_DATA_BUFFER\(3),
	datad => \u_TX|Mux0~1_combout\,
	combout => \u_TX|Mux0~2_combout\);

-- Location: IOIBUF_X29_Y39_N8
\i_DATA[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_DATA(7),
	o => \i_DATA[7]~input_o\);

-- Location: LCCOMB_X30_Y35_N14
\r_TX_DATA[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \r_TX_DATA[7]~0_combout\ = !\i_DATA[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_DATA[7]~input_o\,
	combout => \r_TX_DATA[7]~0_combout\);

-- Location: FF_X30_Y35_N15
\r_TX_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \r_TX_DATA[7]~0_combout\,
	ena => \p_TRANSMIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => r_TX_DATA(7));

-- Location: FF_X30_Y35_N3
\u_TX|r_DATA_BUFFER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => r_TX_DATA(7),
	sload => VCC,
	ena => \u_TX|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|r_DATA_BUFFER\(8));

-- Location: LCCOMB_X30_Y35_N2
\u_TX|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~0_combout\ = (\u_TX|r_INDEX\(3) & (!\u_TX|r_INDEX\(1) & ((\u_TX|r_INDEX\(0)) # (!\u_TX|r_DATA_BUFFER\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(3),
	datab => \u_TX|r_INDEX\(0),
	datac => \u_TX|r_DATA_BUFFER\(8),
	datad => \u_TX|r_INDEX\(1),
	combout => \u_TX|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y35_N20
\u_TX|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~3_combout\ = (!\u_TX|r_INDEX\(2) & ((\u_TX|Mux0~0_combout\) # ((!\u_TX|r_INDEX\(3) & \u_TX|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(3),
	datab => \u_TX|Mux0~2_combout\,
	datac => \u_TX|r_INDEX\(2),
	datad => \u_TX|Mux0~0_combout\,
	combout => \u_TX|Mux0~3_combout\);

-- Location: LCCOMB_X31_Y35_N8
\u_TX|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_TX|Mux0~6_combout\ = (!\u_TX|Mux0~3_combout\ & ((\u_TX|r_INDEX\(3)) # ((!\u_TX|r_INDEX\(2)) # (!\u_TX|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_TX|r_INDEX\(3),
	datab => \u_TX|Mux0~5_combout\,
	datac => \u_TX|r_INDEX\(2),
	datad => \u_TX|Mux0~3_combout\,
	combout => \u_TX|Mux0~6_combout\);

-- Location: FF_X31_Y35_N9
\u_TX|o_TX_LINE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_TX|Mux0~6_combout\,
	ena => \u_TX|r_INDEX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_TX|o_TX_LINE~q\);

-- Location: LCCOMB_X61_Y33_N2
\u_RX|r_PRESCALER[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[0]~13_combout\ = \u_RX|r_PRESCALER\(0) $ (VCC)
-- \u_RX|r_PRESCALER[0]~14\ = CARRY(\u_RX|r_PRESCALER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(0),
	datad => VCC,
	combout => \u_RX|r_PRESCALER[0]~13_combout\,
	cout => \u_RX|r_PRESCALER[0]~14\);

-- Location: LCCOMB_X60_Y33_N14
\u_RX|r_PRESCALER[6]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[6]~19_combout\ = (!\u_RX|r_PRESCALER\(9) & (!\u_RX|r_PRESCALER\(8) & !\u_RX|r_PRESCALER\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(9),
	datab => \u_RX|r_PRESCALER\(8),
	datad => \u_RX|r_PRESCALER\(7),
	combout => \u_RX|r_PRESCALER[6]~19_combout\);

-- Location: LCCOMB_X61_Y33_N30
\u_RX|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|LessThan0~0_combout\ = (!\u_RX|r_PRESCALER\(3) & (((!\u_RX|r_PRESCALER\(0)) # (!\u_RX|r_PRESCALER\(2))) # (!\u_RX|r_PRESCALER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(1),
	datab => \u_RX|r_PRESCALER\(2),
	datac => \u_RX|r_PRESCALER\(0),
	datad => \u_RX|r_PRESCALER\(3),
	combout => \u_RX|LessThan0~0_combout\);

-- Location: LCCOMB_X62_Y33_N4
\u_RX|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|LessThan0~1_combout\ = ((!\u_RX|r_PRESCALER\(5) & ((\u_RX|LessThan0~0_combout\) # (!\u_RX|r_PRESCALER\(4))))) # (!\u_RX|r_PRESCALER\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(6),
	datab => \u_RX|r_PRESCALER\(4),
	datac => \u_RX|LessThan0~0_combout\,
	datad => \u_RX|r_PRESCALER\(5),
	combout => \u_RX|LessThan0~1_combout\);

-- Location: LCCOMB_X62_Y33_N6
\u_RX|r_PRESCALER[6]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[6]~20_combout\ = (!\u_RX|r_PRESCALER\(11) & (((\u_RX|r_PRESCALER[6]~19_combout\ & \u_RX|LessThan0~1_combout\)) # (!\u_RX|r_PRESCALER\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER[6]~19_combout\,
	datab => \u_RX|r_PRESCALER\(10),
	datac => \u_RX|LessThan0~1_combout\,
	datad => \u_RX|r_PRESCALER\(11),
	combout => \u_RX|r_PRESCALER[6]~20_combout\);

-- Location: LCCOMB_X62_Y33_N16
\u_RX|r_PRESCALER[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[6]~21_combout\ = ((\u_RX|r_PRESCALER\(12) & !\u_RX|r_PRESCALER[6]~20_combout\)) # (!\u_RX|o_BUSY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|o_BUSY~q\,
	datac => \u_RX|r_PRESCALER\(12),
	datad => \u_RX|r_PRESCALER[6]~20_combout\,
	combout => \u_RX|r_PRESCALER[6]~21_combout\);

-- Location: IOIBUF_X62_Y0_N15
\i_RX~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_RX,
	o => \i_RX~input_o\);

-- Location: LCCOMB_X62_Y33_N14
\u_RX|r_PRESCALER~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER~22_combout\ = (\u_RX|o_BUSY~q\) # (!\i_RX~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|o_BUSY~q\,
	datad => \i_RX~input_o\,
	combout => \u_RX|r_PRESCALER~22_combout\);

-- Location: FF_X61_Y33_N3
\u_RX|r_PRESCALER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[0]~13_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(0));

-- Location: LCCOMB_X61_Y33_N4
\u_RX|r_PRESCALER[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[1]~15_combout\ = (\u_RX|r_PRESCALER\(1) & (!\u_RX|r_PRESCALER[0]~14\)) # (!\u_RX|r_PRESCALER\(1) & ((\u_RX|r_PRESCALER[0]~14\) # (GND)))
-- \u_RX|r_PRESCALER[1]~16\ = CARRY((!\u_RX|r_PRESCALER[0]~14\) # (!\u_RX|r_PRESCALER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(1),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[0]~14\,
	combout => \u_RX|r_PRESCALER[1]~15_combout\,
	cout => \u_RX|r_PRESCALER[1]~16\);

-- Location: FF_X61_Y33_N5
\u_RX|r_PRESCALER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[1]~15_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(1));

-- Location: LCCOMB_X61_Y33_N6
\u_RX|r_PRESCALER[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[2]~17_combout\ = (\u_RX|r_PRESCALER\(2) & (\u_RX|r_PRESCALER[1]~16\ $ (GND))) # (!\u_RX|r_PRESCALER\(2) & (!\u_RX|r_PRESCALER[1]~16\ & VCC))
-- \u_RX|r_PRESCALER[2]~18\ = CARRY((\u_RX|r_PRESCALER\(2) & !\u_RX|r_PRESCALER[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(2),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[1]~16\,
	combout => \u_RX|r_PRESCALER[2]~17_combout\,
	cout => \u_RX|r_PRESCALER[2]~18\);

-- Location: FF_X61_Y33_N7
\u_RX|r_PRESCALER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[2]~17_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(2));

-- Location: LCCOMB_X61_Y33_N8
\u_RX|r_PRESCALER[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[3]~23_combout\ = (\u_RX|r_PRESCALER\(3) & (!\u_RX|r_PRESCALER[2]~18\)) # (!\u_RX|r_PRESCALER\(3) & ((\u_RX|r_PRESCALER[2]~18\) # (GND)))
-- \u_RX|r_PRESCALER[3]~24\ = CARRY((!\u_RX|r_PRESCALER[2]~18\) # (!\u_RX|r_PRESCALER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(3),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[2]~18\,
	combout => \u_RX|r_PRESCALER[3]~23_combout\,
	cout => \u_RX|r_PRESCALER[3]~24\);

-- Location: FF_X61_Y33_N9
\u_RX|r_PRESCALER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[3]~23_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(3));

-- Location: LCCOMB_X61_Y33_N10
\u_RX|r_PRESCALER[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[4]~25_combout\ = (\u_RX|r_PRESCALER\(4) & (\u_RX|r_PRESCALER[3]~24\ $ (GND))) # (!\u_RX|r_PRESCALER\(4) & (!\u_RX|r_PRESCALER[3]~24\ & VCC))
-- \u_RX|r_PRESCALER[4]~26\ = CARRY((\u_RX|r_PRESCALER\(4) & !\u_RX|r_PRESCALER[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(4),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[3]~24\,
	combout => \u_RX|r_PRESCALER[4]~25_combout\,
	cout => \u_RX|r_PRESCALER[4]~26\);

-- Location: FF_X61_Y33_N11
\u_RX|r_PRESCALER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[4]~25_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(4));

-- Location: LCCOMB_X61_Y33_N12
\u_RX|r_PRESCALER[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[5]~27_combout\ = (\u_RX|r_PRESCALER\(5) & (!\u_RX|r_PRESCALER[4]~26\)) # (!\u_RX|r_PRESCALER\(5) & ((\u_RX|r_PRESCALER[4]~26\) # (GND)))
-- \u_RX|r_PRESCALER[5]~28\ = CARRY((!\u_RX|r_PRESCALER[4]~26\) # (!\u_RX|r_PRESCALER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(5),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[4]~26\,
	combout => \u_RX|r_PRESCALER[5]~27_combout\,
	cout => \u_RX|r_PRESCALER[5]~28\);

-- Location: FF_X61_Y33_N13
\u_RX|r_PRESCALER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[5]~27_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(5));

-- Location: LCCOMB_X61_Y33_N14
\u_RX|r_PRESCALER[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[6]~29_combout\ = (\u_RX|r_PRESCALER\(6) & (\u_RX|r_PRESCALER[5]~28\ $ (GND))) # (!\u_RX|r_PRESCALER\(6) & (!\u_RX|r_PRESCALER[5]~28\ & VCC))
-- \u_RX|r_PRESCALER[6]~30\ = CARRY((\u_RX|r_PRESCALER\(6) & !\u_RX|r_PRESCALER[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(6),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[5]~28\,
	combout => \u_RX|r_PRESCALER[6]~29_combout\,
	cout => \u_RX|r_PRESCALER[6]~30\);

-- Location: FF_X61_Y33_N15
\u_RX|r_PRESCALER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[6]~29_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(6));

-- Location: LCCOMB_X61_Y33_N16
\u_RX|r_PRESCALER[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[7]~31_combout\ = (\u_RX|r_PRESCALER\(7) & (!\u_RX|r_PRESCALER[6]~30\)) # (!\u_RX|r_PRESCALER\(7) & ((\u_RX|r_PRESCALER[6]~30\) # (GND)))
-- \u_RX|r_PRESCALER[7]~32\ = CARRY((!\u_RX|r_PRESCALER[6]~30\) # (!\u_RX|r_PRESCALER\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(7),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[6]~30\,
	combout => \u_RX|r_PRESCALER[7]~31_combout\,
	cout => \u_RX|r_PRESCALER[7]~32\);

-- Location: FF_X61_Y33_N17
\u_RX|r_PRESCALER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[7]~31_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(7));

-- Location: LCCOMB_X61_Y33_N18
\u_RX|r_PRESCALER[8]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[8]~33_combout\ = (\u_RX|r_PRESCALER\(8) & (\u_RX|r_PRESCALER[7]~32\ $ (GND))) # (!\u_RX|r_PRESCALER\(8) & (!\u_RX|r_PRESCALER[7]~32\ & VCC))
-- \u_RX|r_PRESCALER[8]~34\ = CARRY((\u_RX|r_PRESCALER\(8) & !\u_RX|r_PRESCALER[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(8),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[7]~32\,
	combout => \u_RX|r_PRESCALER[8]~33_combout\,
	cout => \u_RX|r_PRESCALER[8]~34\);

-- Location: FF_X61_Y33_N19
\u_RX|r_PRESCALER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[8]~33_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(8));

-- Location: LCCOMB_X61_Y33_N20
\u_RX|r_PRESCALER[9]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[9]~35_combout\ = (\u_RX|r_PRESCALER\(9) & (!\u_RX|r_PRESCALER[8]~34\)) # (!\u_RX|r_PRESCALER\(9) & ((\u_RX|r_PRESCALER[8]~34\) # (GND)))
-- \u_RX|r_PRESCALER[9]~36\ = CARRY((!\u_RX|r_PRESCALER[8]~34\) # (!\u_RX|r_PRESCALER\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(9),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[8]~34\,
	combout => \u_RX|r_PRESCALER[9]~35_combout\,
	cout => \u_RX|r_PRESCALER[9]~36\);

-- Location: FF_X61_Y33_N21
\u_RX|r_PRESCALER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[9]~35_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(9));

-- Location: LCCOMB_X61_Y33_N22
\u_RX|r_PRESCALER[10]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[10]~37_combout\ = (\u_RX|r_PRESCALER\(10) & (\u_RX|r_PRESCALER[9]~36\ $ (GND))) # (!\u_RX|r_PRESCALER\(10) & (!\u_RX|r_PRESCALER[9]~36\ & VCC))
-- \u_RX|r_PRESCALER[10]~38\ = CARRY((\u_RX|r_PRESCALER\(10) & !\u_RX|r_PRESCALER[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(10),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[9]~36\,
	combout => \u_RX|r_PRESCALER[10]~37_combout\,
	cout => \u_RX|r_PRESCALER[10]~38\);

-- Location: FF_X61_Y33_N23
\u_RX|r_PRESCALER[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[10]~37_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(10));

-- Location: LCCOMB_X61_Y33_N24
\u_RX|r_PRESCALER[11]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[11]~39_combout\ = (\u_RX|r_PRESCALER\(11) & (!\u_RX|r_PRESCALER[10]~38\)) # (!\u_RX|r_PRESCALER\(11) & ((\u_RX|r_PRESCALER[10]~38\) # (GND)))
-- \u_RX|r_PRESCALER[11]~40\ = CARRY((!\u_RX|r_PRESCALER[10]~38\) # (!\u_RX|r_PRESCALER\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_PRESCALER\(11),
	datad => VCC,
	cin => \u_RX|r_PRESCALER[10]~38\,
	combout => \u_RX|r_PRESCALER[11]~39_combout\,
	cout => \u_RX|r_PRESCALER[11]~40\);

-- Location: FF_X61_Y33_N25
\u_RX|r_PRESCALER[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[11]~39_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(11));

-- Location: LCCOMB_X61_Y33_N26
\u_RX|r_PRESCALER[12]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_PRESCALER[12]~41_combout\ = \u_RX|r_PRESCALER\(12) $ (!\u_RX|r_PRESCALER[11]~40\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(12),
	cin => \u_RX|r_PRESCALER[11]~40\,
	combout => \u_RX|r_PRESCALER[12]~41_combout\);

-- Location: FF_X61_Y33_N27
\u_RX|r_PRESCALER[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_PRESCALER[12]~41_combout\,
	sclr => \u_RX|r_PRESCALER[6]~21_combout\,
	ena => \u_RX|r_PRESCALER~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_PRESCALER\(12));

-- Location: LCCOMB_X61_Y33_N28
\u_RX|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Equal0~0_combout\ = (\u_RX|r_PRESCALER\(2) & (!\u_RX|r_PRESCALER\(3) & (!\u_RX|r_PRESCALER\(1) & !\u_RX|r_PRESCALER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(2),
	datab => \u_RX|r_PRESCALER\(3),
	datac => \u_RX|r_PRESCALER\(1),
	datad => \u_RX|r_PRESCALER\(0),
	combout => \u_RX|Equal0~0_combout\);

-- Location: LCCOMB_X61_Y33_N0
\u_RX|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Equal0~1_combout\ = (!\u_RX|r_PRESCALER\(5) & (!\u_RX|r_PRESCALER\(4) & (\u_RX|r_PRESCALER\(6) & \u_RX|r_PRESCALER\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(5),
	datab => \u_RX|r_PRESCALER\(4),
	datac => \u_RX|r_PRESCALER\(6),
	datad => \u_RX|r_PRESCALER\(7),
	combout => \u_RX|Equal0~1_combout\);

-- Location: LCCOMB_X60_Y33_N12
\u_RX|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Equal0~2_combout\ = (\u_RX|r_PRESCALER\(11) & (!\u_RX|r_PRESCALER\(10) & (!\u_RX|r_PRESCALER\(9) & \u_RX|r_PRESCALER\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(11),
	datab => \u_RX|r_PRESCALER\(10),
	datac => \u_RX|r_PRESCALER\(9),
	datad => \u_RX|r_PRESCALER\(8),
	combout => \u_RX|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y33_N16
\u_RX|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Equal0~3_combout\ = (!\u_RX|r_PRESCALER\(12) & (\u_RX|Equal0~0_combout\ & (\u_RX|Equal0~1_combout\ & \u_RX|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_PRESCALER\(12),
	datab => \u_RX|Equal0~0_combout\,
	datac => \u_RX|Equal0~1_combout\,
	datad => \u_RX|Equal0~2_combout\,
	combout => \u_RX|Equal0~3_combout\);

-- Location: LCCOMB_X59_Y33_N26
\u_RX|r_INDEX[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_INDEX[3]~2_combout\ = (\u_RX|o_BUSY~q\ & (((!\u_RX|Equal0~3_combout\) # (!\u_RX|LessThan1~0_combout\)))) # (!\u_RX|o_BUSY~q\ & (\i_RX~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RX~input_o\,
	datab => \u_RX|LessThan1~0_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|o_BUSY~q\,
	combout => \u_RX|r_INDEX[3]~2_combout\);

-- Location: LCCOMB_X59_Y33_N30
\u_RX|r_INDEX[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_INDEX[1]~3_combout\ = (\u_RX|r_INDEX\(1) & ((\u_RX|r_INDEX[3]~2_combout\) # ((\u_RX|r_INDEX~0_combout\ & !\u_RX|r_INDEX\(0))))) # (!\u_RX|r_INDEX\(1) & (((\u_RX|r_INDEX~0_combout\ & \u_RX|r_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX[3]~2_combout\,
	datab => \u_RX|r_INDEX~0_combout\,
	datac => \u_RX|r_INDEX\(1),
	datad => \u_RX|r_INDEX\(0),
	combout => \u_RX|r_INDEX[1]~3_combout\);

-- Location: FF_X59_Y33_N31
\u_RX|r_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_INDEX[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_INDEX\(1));

-- Location: LCCOMB_X60_Y33_N18
\u_RX|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Add1~0_combout\ = \u_RX|r_INDEX\(2) $ (((\u_RX|r_INDEX\(0) & \u_RX|r_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(0),
	datab => \u_RX|r_INDEX\(1),
	datad => \u_RX|r_INDEX\(2),
	combout => \u_RX|Add1~0_combout\);

-- Location: LCCOMB_X59_Y33_N4
\u_RX|r_INDEX[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_INDEX[2]~4_combout\ = (\u_RX|r_INDEX[3]~2_combout\ & ((\u_RX|r_INDEX\(2)) # ((\u_RX|r_INDEX~0_combout\ & \u_RX|Add1~0_combout\)))) # (!\u_RX|r_INDEX[3]~2_combout\ & (\u_RX|r_INDEX~0_combout\ & ((\u_RX|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX[3]~2_combout\,
	datab => \u_RX|r_INDEX~0_combout\,
	datac => \u_RX|r_INDEX\(2),
	datad => \u_RX|Add1~0_combout\,
	combout => \u_RX|r_INDEX[2]~4_combout\);

-- Location: FF_X59_Y33_N5
\u_RX|r_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_INDEX[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_INDEX\(2));

-- Location: LCCOMB_X59_Y33_N12
\u_RX|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Add1~1_combout\ = \u_RX|r_INDEX\(3) $ (((\u_RX|r_INDEX\(2) & (\u_RX|r_INDEX\(1) & \u_RX|r_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(3),
	datab => \u_RX|r_INDEX\(2),
	datac => \u_RX|r_INDEX\(1),
	datad => \u_RX|r_INDEX\(0),
	combout => \u_RX|Add1~1_combout\);

-- Location: LCCOMB_X59_Y33_N10
\u_RX|r_INDEX[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_INDEX[3]~5_combout\ = (\u_RX|r_INDEX[3]~2_combout\ & ((\u_RX|r_INDEX\(3)) # ((\u_RX|r_INDEX~0_combout\ & \u_RX|Add1~1_combout\)))) # (!\u_RX|r_INDEX[3]~2_combout\ & (\u_RX|r_INDEX~0_combout\ & ((\u_RX|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX[3]~2_combout\,
	datab => \u_RX|r_INDEX~0_combout\,
	datac => \u_RX|r_INDEX\(3),
	datad => \u_RX|Add1~1_combout\,
	combout => \u_RX|r_INDEX[3]~5_combout\);

-- Location: FF_X59_Y33_N11
\u_RX|r_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_INDEX[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_INDEX\(3));

-- Location: LCCOMB_X59_Y33_N16
\u_RX|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|LessThan1~0_combout\ = ((!\u_RX|r_INDEX\(1) & (!\u_RX|r_INDEX\(0) & !\u_RX|r_INDEX\(2)))) # (!\u_RX|r_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(1),
	datab => \u_RX|r_INDEX\(0),
	datac => \u_RX|r_INDEX\(2),
	datad => \u_RX|r_INDEX\(3),
	combout => \u_RX|LessThan1~0_combout\);

-- Location: LCCOMB_X59_Y33_N20
\u_RX|r_INDEX~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_INDEX~0_combout\ = (\u_RX|o_BUSY~q\ & (\u_RX|Equal0~3_combout\ & \u_RX|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|o_BUSY~q\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|LessThan1~0_combout\,
	combout => \u_RX|r_INDEX~0_combout\);

-- Location: LCCOMB_X59_Y33_N28
\u_RX|r_INDEX[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_INDEX[0]~1_combout\ = (\u_RX|r_INDEX~0_combout\ & (((!\u_RX|r_INDEX\(0))))) # (!\u_RX|r_INDEX~0_combout\ & (\u_RX|r_INDEX\(0) & ((\u_RX|o_BUSY~q\) # (\i_RX~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|o_BUSY~q\,
	datab => \u_RX|r_INDEX~0_combout\,
	datac => \u_RX|r_INDEX\(0),
	datad => \i_RX~input_o\,
	combout => \u_RX|r_INDEX[0]~1_combout\);

-- Location: FF_X59_Y33_N29
\u_RX|r_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_INDEX[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_INDEX\(0));

-- Location: LCCOMB_X60_Y33_N28
\u_RX|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~0_combout\ = (!\u_RX|r_INDEX\(1) & !\u_RX|r_INDEX\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_INDEX\(1),
	datad => \u_RX|r_INDEX\(2),
	combout => \u_RX|Decoder0~0_combout\);

-- Location: LCCOMB_X60_Y33_N2
\u_RX|o_BUSY~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|o_BUSY~0_combout\ = (((!\u_RX|r_INDEX\(0) & \u_RX|Decoder0~0_combout\)) # (!\u_RX|Equal0~3_combout\)) # (!\u_RX|r_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(0),
	datab => \u_RX|Decoder0~0_combout\,
	datac => \u_RX|r_INDEX\(3),
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|o_BUSY~0_combout\);

-- Location: LCCOMB_X59_Y33_N8
\u_RX|o_BUSY~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|o_BUSY~feeder_combout\ = \u_RX|o_BUSY~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|o_BUSY~0_combout\,
	combout => \u_RX|o_BUSY~feeder_combout\);

-- Location: LCCOMB_X60_Y33_N30
\i_RX~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \i_RX~_wirecell_combout\ = !\i_RX~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RX~input_o\,
	combout => \i_RX~_wirecell_combout\);

-- Location: FF_X59_Y33_N9
\u_RX|o_BUSY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|o_BUSY~feeder_combout\,
	asdata => \i_RX~_wirecell_combout\,
	sload => \u_RX|ALT_INV_o_BUSY~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|o_BUSY~q\);

-- Location: LCCOMB_X59_Y33_N6
\u_RX|MEM_UART~3721\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3721_combout\ = (\u_RX|o_BUSY~q\ & (\u_RX|Equal0~3_combout\ & !\u_RX|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|o_BUSY~q\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|LessThan1~0_combout\,
	combout => \u_RX|MEM_UART~3721_combout\);

-- Location: LCCOMB_X60_Y33_N6
\u_RX|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~1_combout\ = (!\u_RX|r_INDEX\(0) & (!\u_RX|r_INDEX\(3) & \u_RX|o_BUSY~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(0),
	datab => \u_RX|r_INDEX\(3),
	datad => \u_RX|o_BUSY~q\,
	combout => \u_RX|Decoder0~1_combout\);

-- Location: LCCOMB_X60_Y33_N20
\u_RX|r_DATA_BUFFER[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[0]~0_combout\ = (\u_RX|Decoder0~1_combout\ & ((\u_RX|Decoder0~0_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~0_combout\ & ((\u_RX|r_DATA_BUFFER\(0)))))) # (!\u_RX|Decoder0~1_combout\ & (((\u_RX|r_DATA_BUFFER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Decoder0~1_combout\,
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(0),
	datad => \u_RX|Decoder0~0_combout\,
	combout => \u_RX|r_DATA_BUFFER[0]~0_combout\);

-- Location: FF_X60_Y33_N21
\u_RX|r_DATA_BUFFER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(0));

-- Location: LCCOMB_X62_Y33_N20
\u_RX|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~2_combout\ = (\u_RX|r_INDEX\(3) & (\u_RX|o_BUSY~q\ & (!\u_RX|r_INDEX\(2) & !\u_RX|r_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(3),
	datab => \u_RX|o_BUSY~q\,
	datac => \u_RX|r_INDEX\(2),
	datad => \u_RX|r_INDEX\(1),
	combout => \u_RX|Decoder0~2_combout\);

-- Location: LCCOMB_X60_Y33_N26
\u_RX|r_DATA_BUFFER[9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[9]~1_combout\ = (\u_RX|r_INDEX\(0) & ((\u_RX|Decoder0~2_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~2_combout\ & ((\u_RX|r_DATA_BUFFER\(9)))))) # (!\u_RX|r_INDEX\(0) & (((\u_RX|r_DATA_BUFFER\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(0),
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(9),
	datad => \u_RX|Decoder0~2_combout\,
	combout => \u_RX|r_DATA_BUFFER[9]~1_combout\);

-- Location: FF_X60_Y33_N27
\u_RX|r_DATA_BUFFER[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(9));

-- Location: LCCOMB_X59_Y33_N2
\u_RX|o_sig_CRRP_DATA~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|o_sig_CRRP_DATA~0_combout\ = (\u_RX|MEM_UART~3721_combout\ & ((\u_RX|r_DATA_BUFFER\(0)) # ((!\u_RX|r_DATA_BUFFER\(9))))) # (!\u_RX|MEM_UART~3721_combout\ & (((\u_RX|o_sig_CRRP_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3721_combout\,
	datab => \u_RX|r_DATA_BUFFER\(0),
	datac => \u_RX|o_sig_CRRP_DATA~q\,
	datad => \u_RX|r_DATA_BUFFER\(9),
	combout => \u_RX|o_sig_CRRP_DATA~0_combout\);

-- Location: FF_X59_Y33_N3
\u_RX|o_sig_CRRP_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|o_sig_CRRP_DATA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|o_sig_CRRP_DATA~q\);

-- Location: IOIBUF_X51_Y54_N1
\i_log_ADDR[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(2),
	o => \i_log_ADDR[2]~input_o\);

-- Location: IOIBUF_X54_Y54_N29
\i_log_ADDR[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(3),
	o => \i_log_ADDR[3]~input_o\);

-- Location: LCCOMB_X62_Y33_N30
\u_RX|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~3_combout\ = (!\u_RX|r_INDEX\(3) & (\u_RX|o_BUSY~q\ & \u_RX|r_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(3),
	datab => \u_RX|o_BUSY~q\,
	datad => \u_RX|r_INDEX\(0),
	combout => \u_RX|Decoder0~3_combout\);

-- Location: LCCOMB_X60_Y33_N22
\u_RX|r_DATA_BUFFER[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[1]~2_combout\ = (\u_RX|Decoder0~3_combout\ & ((\u_RX|Decoder0~0_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~0_combout\ & ((\u_RX|r_DATA_BUFFER\(1)))))) # (!\u_RX|Decoder0~3_combout\ & (((\u_RX|r_DATA_BUFFER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Decoder0~3_combout\,
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(1),
	datad => \u_RX|Decoder0~0_combout\,
	combout => \u_RX|r_DATA_BUFFER[1]~2_combout\);

-- Location: FF_X60_Y33_N23
\u_RX|r_DATA_BUFFER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(1));

-- Location: LCCOMB_X64_Y32_N22
\u_RX|MEM_UART~1953feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1953feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1953feeder_combout\);

-- Location: LCCOMB_X59_Y33_N18
\u_RX|MEM_UART~4012\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4012_combout\ = (\u_RX|o_BUSY~q\ & (\u_RX|r_DATA_BUFFER\(9) & (!\u_RX|r_DATA_BUFFER\(0) & !\u_RX|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|o_BUSY~q\,
	datab => \u_RX|r_DATA_BUFFER\(9),
	datac => \u_RX|r_DATA_BUFFER\(0),
	datad => \u_RX|LessThan1~0_combout\,
	combout => \u_RX|MEM_UART~4012_combout\);

-- Location: LCCOMB_X55_Y36_N8
\u_RX|r_COUNTER[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[0]~8_combout\ = \u_RX|r_COUNTER\(0) $ (VCC)
-- \u_RX|r_COUNTER[0]~9\ = CARRY(\u_RX|r_COUNTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_COUNTER\(0),
	datad => VCC,
	combout => \u_RX|r_COUNTER[0]~8_combout\,
	cout => \u_RX|r_COUNTER[0]~9\);

-- Location: LCCOMB_X60_Y33_N24
\u_RX|MEM_UART~3724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3724_combout\ = (\u_RX|r_DATA_BUFFER\(9) & !\u_RX|r_DATA_BUFFER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_DATA_BUFFER\(9),
	datad => \u_RX|r_DATA_BUFFER\(0),
	combout => \u_RX|MEM_UART~3724_combout\);

-- Location: LCCOMB_X60_Y33_N0
\u_RX|MEM_UART~3725\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3725_combout\ = (\u_RX|o_BUSY~q\ & (\u_RX|MEM_UART~3724_combout\ & (!\u_RX|LessThan1~0_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|o_BUSY~q\,
	datab => \u_RX|MEM_UART~3724_combout\,
	datac => \u_RX|LessThan1~0_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3725_combout\);

-- Location: FF_X55_Y36_N9
\u_RX|r_COUNTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[0]~8_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(0));

-- Location: LCCOMB_X55_Y36_N10
\u_RX|r_COUNTER[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[1]~10_combout\ = (\u_RX|r_COUNTER\(1) & (!\u_RX|r_COUNTER[0]~9\)) # (!\u_RX|r_COUNTER\(1) & ((\u_RX|r_COUNTER[0]~9\) # (GND)))
-- \u_RX|r_COUNTER[1]~11\ = CARRY((!\u_RX|r_COUNTER[0]~9\) # (!\u_RX|r_COUNTER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(1),
	datad => VCC,
	cin => \u_RX|r_COUNTER[0]~9\,
	combout => \u_RX|r_COUNTER[1]~10_combout\,
	cout => \u_RX|r_COUNTER[1]~11\);

-- Location: FF_X55_Y36_N11
\u_RX|r_COUNTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[1]~10_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(1));

-- Location: LCCOMB_X55_Y36_N12
\u_RX|r_COUNTER[2]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[2]~12_combout\ = (\u_RX|r_COUNTER\(2) & (\u_RX|r_COUNTER[1]~11\ $ (GND))) # (!\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER[1]~11\ & VCC))
-- \u_RX|r_COUNTER[2]~13\ = CARRY((\u_RX|r_COUNTER\(2) & !\u_RX|r_COUNTER[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datad => VCC,
	cin => \u_RX|r_COUNTER[1]~11\,
	combout => \u_RX|r_COUNTER[2]~12_combout\,
	cout => \u_RX|r_COUNTER[2]~13\);

-- Location: FF_X55_Y36_N13
\u_RX|r_COUNTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[2]~12_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(2));

-- Location: LCCOMB_X55_Y36_N14
\u_RX|r_COUNTER[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[3]~14_combout\ = (\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER[2]~13\)) # (!\u_RX|r_COUNTER\(3) & ((\u_RX|r_COUNTER[2]~13\) # (GND)))
-- \u_RX|r_COUNTER[3]~15\ = CARRY((!\u_RX|r_COUNTER[2]~13\) # (!\u_RX|r_COUNTER\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_COUNTER\(3),
	datad => VCC,
	cin => \u_RX|r_COUNTER[2]~13\,
	combout => \u_RX|r_COUNTER[3]~14_combout\,
	cout => \u_RX|r_COUNTER[3]~15\);

-- Location: FF_X55_Y36_N15
\u_RX|r_COUNTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[3]~14_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(3));

-- Location: LCCOMB_X55_Y36_N4
\u_RX|MEM_UART~3773\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3773_combout\ = (!\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(0) & \u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3773_combout\);

-- Location: LCCOMB_X55_Y36_N16
\u_RX|r_COUNTER[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[4]~16_combout\ = (\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER[3]~15\ $ (GND))) # (!\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER[3]~15\ & VCC))
-- \u_RX|r_COUNTER[4]~17\ = CARRY((\u_RX|r_COUNTER\(4) & !\u_RX|r_COUNTER[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_COUNTER\(4),
	datad => VCC,
	cin => \u_RX|r_COUNTER[3]~15\,
	combout => \u_RX|r_COUNTER[4]~16_combout\,
	cout => \u_RX|r_COUNTER[4]~17\);

-- Location: FF_X55_Y36_N17
\u_RX|r_COUNTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[4]~16_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(4));

-- Location: LCCOMB_X55_Y36_N18
\u_RX|r_COUNTER[5]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[5]~18_combout\ = (\u_RX|r_COUNTER\(5) & (!\u_RX|r_COUNTER[4]~17\)) # (!\u_RX|r_COUNTER\(5) & ((\u_RX|r_COUNTER[4]~17\) # (GND)))
-- \u_RX|r_COUNTER[5]~19\ = CARRY((!\u_RX|r_COUNTER[4]~17\) # (!\u_RX|r_COUNTER\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_COUNTER\(5),
	datad => VCC,
	cin => \u_RX|r_COUNTER[4]~17\,
	combout => \u_RX|r_COUNTER[5]~18_combout\,
	cout => \u_RX|r_COUNTER[5]~19\);

-- Location: FF_X55_Y36_N19
\u_RX|r_COUNTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[5]~18_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(5));

-- Location: LCCOMB_X55_Y36_N20
\u_RX|r_COUNTER[6]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[6]~20_combout\ = (\u_RX|r_COUNTER\(6) & (\u_RX|r_COUNTER[5]~19\ $ (GND))) # (!\u_RX|r_COUNTER\(6) & (!\u_RX|r_COUNTER[5]~19\ & VCC))
-- \u_RX|r_COUNTER[6]~21\ = CARRY((\u_RX|r_COUNTER\(6) & !\u_RX|r_COUNTER[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|r_COUNTER\(6),
	datad => VCC,
	cin => \u_RX|r_COUNTER[5]~19\,
	combout => \u_RX|r_COUNTER[6]~20_combout\,
	cout => \u_RX|r_COUNTER[6]~21\);

-- Location: FF_X55_Y36_N21
\u_RX|r_COUNTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[6]~20_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(6));

-- Location: LCCOMB_X55_Y36_N22
\u_RX|r_COUNTER[7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_COUNTER[7]~22_combout\ = \u_RX|r_COUNTER\(7) $ (\u_RX|r_COUNTER[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(7),
	cin => \u_RX|r_COUNTER[6]~21\,
	combout => \u_RX|r_COUNTER[7]~22_combout\);

-- Location: FF_X55_Y36_N23
\u_RX|r_COUNTER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_COUNTER[7]~22_combout\,
	ena => \u_RX|MEM_UART~3725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_COUNTER\(7));

-- Location: LCCOMB_X56_Y36_N22
\u_RX|MEM_UART~3995\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3995_combout\ = (\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(5) & (\u_RX|r_COUNTER\(7) & \u_RX|r_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(5),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(6),
	combout => \u_RX|MEM_UART~3995_combout\);

-- Location: LCCOMB_X64_Y32_N30
\u_RX|MEM_UART~4004\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4004_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3773_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3995_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3773_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3995_combout\,
	combout => \u_RX|MEM_UART~4004_combout\);

-- Location: FF_X64_Y32_N23
\u_RX|MEM_UART~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1953feeder_combout\,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1953_q\);

-- Location: LCCOMB_X59_Y38_N24
\u_RX|MEM_UART~1945feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1945feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1945feeder_combout\);

-- Location: LCCOMB_X56_Y36_N14
\u_RX|MEM_UART~3768\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3768_combout\ = (\u_RX|r_COUNTER\(0) & (!\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(2) & !\u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(0),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(2),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3768_combout\);

-- Location: LCCOMB_X59_Y38_N6
\u_RX|MEM_UART~4005\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4005_combout\ = (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3768_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3995_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3768_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~4005_combout\);

-- Location: FF_X59_Y38_N25
\u_RX|MEM_UART~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1945feeder_combout\,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1945_q\);

-- Location: IOIBUF_X51_Y54_N29
\i_log_ADDR[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(0),
	o => \i_log_ADDR[0]~input_o\);

-- Location: LCCOMB_X56_Y36_N0
\u_RX|MEM_UART~3778\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3778_combout\ = (!\u_RX|r_COUNTER\(0) & (!\u_RX|r_COUNTER\(1) & (!\u_RX|r_COUNTER\(2) & !\u_RX|r_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(0),
	datab => \u_RX|r_COUNTER\(1),
	datac => \u_RX|r_COUNTER\(2),
	datad => \u_RX|r_COUNTER\(3),
	combout => \u_RX|MEM_UART~3778_combout\);

-- Location: LCCOMB_X63_Y36_N30
\u_RX|MEM_UART~4006\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4006_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3995_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3778_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3995_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3778_combout\,
	combout => \u_RX|MEM_UART~4006_combout\);

-- Location: FF_X63_Y36_N5
\u_RX|MEM_UART~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1937_q\);

-- Location: IOIBUF_X51_Y54_N22
\i_log_ADDR[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(1),
	o => \i_log_ADDR[1]~input_o\);

-- Location: LCCOMB_X63_Y36_N4
\u_RX|MEM_UART~2523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2523_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1945_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~1937_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1945_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1937_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2523_combout\);

-- Location: LCCOMB_X55_Y36_N30
\u_RX|MEM_UART~3783\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3783_combout\ = (!\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(3) & (\u_RX|r_COUNTER\(0) & \u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3783_combout\);

-- Location: LCCOMB_X60_Y40_N22
\u_RX|MEM_UART~4007\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4007_combout\ = (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3995_combout\,
	datab => \u_RX|MEM_UART~3783_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~4007_combout\);

-- Location: FF_X60_Y38_N13
\u_RX|MEM_UART~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1961_q\);

-- Location: LCCOMB_X60_Y38_N12
\u_RX|MEM_UART~2524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2524_combout\ = (\u_RX|MEM_UART~2523_combout\ & (((\u_RX|MEM_UART~1961_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2523_combout\ & (\u_RX|MEM_UART~1953_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1953_q\,
	datab => \u_RX|MEM_UART~2523_combout\,
	datac => \u_RX|MEM_UART~1961_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2524_combout\);

-- Location: LCCOMB_X55_Y36_N2
\u_RX|MEM_UART~3750\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3750_combout\ = (\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(3) & (\u_RX|r_COUNTER\(0) & !\u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3750_combout\);

-- Location: LCCOMB_X61_Y38_N18
\u_RX|MEM_UART~4000\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4000_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3995_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3995_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~4000_combout\);

-- Location: FF_X61_Y38_N19
\u_RX|MEM_UART~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1977_q\);

-- Location: LCCOMB_X55_Y36_N6
\u_RX|MEM_UART~3754\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3754_combout\ = (\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(3) & (\u_RX|r_COUNTER\(0) & \u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3754_combout\);

-- Location: LCCOMB_X62_Y38_N20
\u_RX|MEM_UART~4003\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4003_combout\ = (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~3754_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3995_combout\,
	datab => \u_RX|MEM_UART~3754_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~4003_combout\);

-- Location: FF_X62_Y38_N9
\u_RX|MEM_UART~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1993_q\);

-- Location: LCCOMB_X67_Y37_N24
\u_RX|MEM_UART~1985feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1985feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1985feeder_combout\);

-- Location: LCCOMB_X55_Y36_N24
\u_RX|MEM_UART~3748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3748_combout\ = (\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(0) & \u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3748_combout\);

-- Location: LCCOMB_X67_Y37_N28
\u_RX|MEM_UART~4001\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4001_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~3748_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3995_combout\,
	datac => \u_RX|MEM_UART~3748_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~4001_combout\);

-- Location: FF_X67_Y37_N25
\u_RX|MEM_UART~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1985feeder_combout\,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1985_q\);

-- Location: LCCOMB_X55_Y36_N28
\u_RX|MEM_UART~3752\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3752_combout\ = (\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(0) & !\u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3752_combout\);

-- Location: LCCOMB_X66_Y37_N10
\u_RX|MEM_UART~4002\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4002_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3995_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_RX|MEM_UART~3752_combout\,
	datac => \u_RX|MEM_UART~3995_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~4002_combout\);

-- Location: FF_X66_Y37_N1
\u_RX|MEM_UART~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1969_q\);

-- Location: LCCOMB_X66_Y37_N0
\u_RX|MEM_UART~2521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2521_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1985_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1969_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1985_q\,
	datac => \u_RX|MEM_UART~1969_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2521_combout\);

-- Location: LCCOMB_X62_Y38_N8
\u_RX|MEM_UART~2522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2522_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2521_combout\ & ((\u_RX|MEM_UART~1993_q\))) # (!\u_RX|MEM_UART~2521_combout\ & (\u_RX|MEM_UART~1977_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~1977_q\,
	datac => \u_RX|MEM_UART~1993_q\,
	datad => \u_RX|MEM_UART~2521_combout\,
	combout => \u_RX|MEM_UART~2522_combout\);

-- Location: LCCOMB_X57_Y35_N4
\u_RX|MEM_UART~2525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2525_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~2522_combout\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2524_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2524_combout\,
	datad => \u_RX|MEM_UART~2522_combout\,
	combout => \u_RX|MEM_UART~2525_combout\);

-- Location: LCCOMB_X51_Y41_N14
\u_RX|MEM_UART~2041feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2041feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~2041feeder_combout\);

-- Location: LCCOMB_X54_Y36_N6
\u_RX|MEM_UART~3790\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3790_combout\ = (\u_RX|r_COUNTER\(0) & (\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(1) & \u_RX|r_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(0),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(1),
	datad => \u_RX|r_COUNTER\(2),
	combout => \u_RX|MEM_UART~3790_combout\);

-- Location: LCCOMB_X50_Y41_N6
\u_RX|MEM_UART~4008\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4008_combout\ = (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3995_combout\,
	datab => \u_RX|MEM_UART~3790_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~4008_combout\);

-- Location: FF_X51_Y41_N15
\u_RX|MEM_UART~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2041feeder_combout\,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2041_q\);

-- Location: LCCOMB_X56_Y36_N12
\u_RX|MEM_UART~3794\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3794_combout\ = (\u_RX|r_COUNTER\(3) & (\u_RX|r_COUNTER\(1) & (\u_RX|r_COUNTER\(2) & \u_RX|r_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(3),
	datab => \u_RX|r_COUNTER\(1),
	datac => \u_RX|r_COUNTER\(2),
	datad => \u_RX|r_COUNTER\(0),
	combout => \u_RX|MEM_UART~3794_combout\);

-- Location: LCCOMB_X59_Y33_N22
\u_RX|MEM_UART~4011\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4011_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|MEM_UART~3995_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|MEM_UART~3995_combout\,
	combout => \u_RX|MEM_UART~4011_combout\);

-- Location: FF_X51_Y33_N23
\u_RX|MEM_UART~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2057_q\);

-- Location: LCCOMB_X60_Y35_N2
\u_RX|MEM_UART~2049feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2049feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~2049feeder_combout\);

-- Location: LCCOMB_X56_Y36_N30
\u_RX|MEM_UART~3788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3788_combout\ = (!\u_RX|r_COUNTER\(0) & (\u_RX|r_COUNTER\(1) & (\u_RX|r_COUNTER\(2) & \u_RX|r_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(0),
	datab => \u_RX|r_COUNTER\(1),
	datac => \u_RX|r_COUNTER\(2),
	datad => \u_RX|r_COUNTER\(3),
	combout => \u_RX|MEM_UART~3788_combout\);

-- Location: LCCOMB_X60_Y35_N18
\u_RX|MEM_UART~4009\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4009_combout\ = (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3995_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3788_combout\,
	datab => \u_RX|MEM_UART~3995_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~4009_combout\);

-- Location: FF_X60_Y35_N3
\u_RX|MEM_UART~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2049feeder_combout\,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2049_q\);

-- Location: LCCOMB_X57_Y36_N4
\u_RX|MEM_UART~3792\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3792_combout\ = (!\u_RX|r_COUNTER\(1) & (\u_RX|r_COUNTER\(2) & (\u_RX|r_COUNTER\(3) & !\u_RX|r_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(1),
	datab => \u_RX|r_COUNTER\(2),
	datac => \u_RX|r_COUNTER\(3),
	datad => \u_RX|r_COUNTER\(0),
	combout => \u_RX|MEM_UART~3792_combout\);

-- Location: LCCOMB_X51_Y33_N16
\u_RX|MEM_UART~4010\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~4010_combout\ = (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~3995_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3792_combout\,
	datab => \u_RX|MEM_UART~3995_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~4010_combout\);

-- Location: FF_X51_Y33_N25
\u_RX|MEM_UART~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2033_q\);

-- Location: LCCOMB_X51_Y33_N24
\u_RX|MEM_UART~2526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2526_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2049_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2033_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2049_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2033_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2526_combout\);

-- Location: LCCOMB_X51_Y33_N22
\u_RX|MEM_UART~2527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2527_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2526_combout\ & ((\u_RX|MEM_UART~2057_q\))) # (!\u_RX|MEM_UART~2526_combout\ & (\u_RX|MEM_UART~2041_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2041_q\,
	datac => \u_RX|MEM_UART~2057_q\,
	datad => \u_RX|MEM_UART~2526_combout\,
	combout => \u_RX|MEM_UART~2527_combout\);

-- Location: LCCOMB_X57_Y34_N12
\u_RX|MEM_UART~2017feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2017feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~2017feeder_combout\);

-- Location: LCCOMB_X55_Y36_N0
\u_RX|MEM_UART~3723\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3723_combout\ = (\u_RX|r_COUNTER\(1) & (\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(0) & !\u_RX|r_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(1),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(2),
	combout => \u_RX|MEM_UART~3723_combout\);

-- Location: LCCOMB_X57_Y34_N26
\u_RX|MEM_UART~3996\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3996_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3995_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3995_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3996_combout\);

-- Location: FF_X57_Y34_N13
\u_RX|MEM_UART~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2017feeder_combout\,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2017_q\);

-- Location: LCCOMB_X54_Y36_N0
\u_RX|MEM_UART~3743\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3743_combout\ = (\u_RX|r_COUNTER\(0) & (\u_RX|r_COUNTER\(1) & (\u_RX|r_COUNTER\(3) & !\u_RX|r_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(0),
	datab => \u_RX|r_COUNTER\(1),
	datac => \u_RX|r_COUNTER\(3),
	datad => \u_RX|r_COUNTER\(2),
	combout => \u_RX|MEM_UART~3743_combout\);

-- Location: LCCOMB_X55_Y38_N2
\u_RX|MEM_UART~3999\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3999_combout\ = (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3995_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3999_combout\);

-- Location: FF_X55_Y38_N23
\u_RX|MEM_UART~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2025_q\);

-- Location: LCCOMB_X56_Y35_N12
\u_RX|MEM_UART~3738\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3738_combout\ = (\u_RX|r_COUNTER\(3) & (!\u_RX|r_COUNTER\(2) & (!\u_RX|r_COUNTER\(0) & !\u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(3),
	datab => \u_RX|r_COUNTER\(2),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3738_combout\);

-- Location: LCCOMB_X50_Y38_N10
\u_RX|MEM_UART~3998\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3998_combout\ = (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3738_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3995_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3738_combout\,
	combout => \u_RX|MEM_UART~3998_combout\);

-- Location: FF_X50_Y38_N29
\u_RX|MEM_UART~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2001_q\);

-- Location: LCCOMB_X52_Y38_N8
\u_RX|MEM_UART~2009feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2009feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~2009feeder_combout\);

-- Location: LCCOMB_X55_Y36_N26
\u_RX|MEM_UART~3733\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3733_combout\ = (!\u_RX|r_COUNTER\(2) & (\u_RX|r_COUNTER\(3) & (\u_RX|r_COUNTER\(0) & !\u_RX|r_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(2),
	datab => \u_RX|r_COUNTER\(3),
	datac => \u_RX|r_COUNTER\(0),
	datad => \u_RX|r_COUNTER\(1),
	combout => \u_RX|MEM_UART~3733_combout\);

-- Location: LCCOMB_X52_Y38_N14
\u_RX|MEM_UART~3997\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3997_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3995_combout\ & (\u_RX|MEM_UART~3733_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3995_combout\,
	datac => \u_RX|MEM_UART~3733_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3997_combout\);

-- Location: FF_X52_Y38_N9
\u_RX|MEM_UART~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2009feeder_combout\,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2009_q\);

-- Location: LCCOMB_X50_Y38_N28
\u_RX|MEM_UART~2519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2519_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2009_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2001_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2001_q\,
	datad => \u_RX|MEM_UART~2009_q\,
	combout => \u_RX|MEM_UART~2519_combout\);

-- Location: LCCOMB_X55_Y38_N22
\u_RX|MEM_UART~2520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2520_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2519_combout\ & ((\u_RX|MEM_UART~2025_q\))) # (!\u_RX|MEM_UART~2519_combout\ & (\u_RX|MEM_UART~2017_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2017_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2025_q\,
	datad => \u_RX|MEM_UART~2519_combout\,
	combout => \u_RX|MEM_UART~2520_combout\);

-- Location: LCCOMB_X58_Y38_N30
\u_RX|MEM_UART~2528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2528_combout\ = (\u_RX|MEM_UART~2525_combout\ & (((\u_RX|MEM_UART~2527_combout\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2525_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2525_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2527_combout\,
	datad => \u_RX|MEM_UART~2520_combout\,
	combout => \u_RX|MEM_UART~2528_combout\);

-- Location: IOIBUF_X54_Y54_N22
\i_log_ADDR[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(4),
	o => \i_log_ADDR[4]~input_o\);

-- Location: LCCOMB_X58_Y42_N8
\u_RX|MEM_UART~1849feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1849feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1849feeder_combout\);

-- Location: LCCOMB_X56_Y36_N18
\u_RX|MEM_UART~3961\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3961_combout\ = (!\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(5) & (\u_RX|r_COUNTER\(7) & \u_RX|r_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(5),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(6),
	combout => \u_RX|MEM_UART~3961_combout\);

-- Location: LCCOMB_X58_Y42_N26
\u_RX|MEM_UART~3962\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3962_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3961_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3961_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3962_combout\);

-- Location: FF_X58_Y42_N9
\u_RX|MEM_UART~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1849feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1849_q\);

-- Location: LCCOMB_X54_Y37_N14
\u_RX|MEM_UART~3965\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3965_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3961_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3961_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3965_combout\);

-- Location: FF_X54_Y37_N11
\u_RX|MEM_UART~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1913_q\);

-- Location: LCCOMB_X52_Y37_N18
\u_RX|MEM_UART~1881feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1881feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1881feeder_combout\);

-- Location: LCCOMB_X51_Y37_N4
\u_RX|MEM_UART~3963\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3963_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3961_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datac => \u_RX|MEM_UART~3961_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3963_combout\);

-- Location: FF_X52_Y37_N19
\u_RX|MEM_UART~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1881feeder_combout\,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1881_q\);

-- Location: LCCOMB_X56_Y38_N18
\u_RX|MEM_UART~3964\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3964_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3768_combout\ & \u_RX|MEM_UART~3961_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3768_combout\,
	datad => \u_RX|MEM_UART~3961_combout\,
	combout => \u_RX|MEM_UART~3964_combout\);

-- Location: FF_X56_Y38_N31
\u_RX|MEM_UART~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1817_q\);

-- Location: LCCOMB_X56_Y38_N30
\u_RX|MEM_UART~2498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2498_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1881_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1817_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1881_q\,
	datac => \u_RX|MEM_UART~1817_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2498_combout\);

-- Location: LCCOMB_X54_Y37_N10
\u_RX|MEM_UART~2499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2499_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2498_combout\ & ((\u_RX|MEM_UART~1913_q\))) # (!\u_RX|MEM_UART~2498_combout\ & (\u_RX|MEM_UART~1849_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1849_q\,
	datac => \u_RX|MEM_UART~1913_q\,
	datad => \u_RX|MEM_UART~2498_combout\,
	combout => \u_RX|MEM_UART~2499_combout\);

-- Location: LCCOMB_X63_Y33_N26
\u_RX|MEM_UART~1865feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1865feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1865feeder_combout\);

-- Location: LCCOMB_X63_Y33_N10
\u_RX|MEM_UART~3974\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3974_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3961_combout\ & \u_RX|MEM_UART~3754_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3961_combout\,
	datad => \u_RX|MEM_UART~3754_combout\,
	combout => \u_RX|MEM_UART~3974_combout\);

-- Location: FF_X63_Y33_N27
\u_RX|MEM_UART~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1865feeder_combout\,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1865_q\);

-- Location: LCCOMB_X55_Y37_N30
\u_RX|MEM_UART~3977\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3977_combout\ = (\u_RX|MEM_UART~3961_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3961_combout\,
	datab => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3977_combout\);

-- Location: FF_X55_Y37_N29
\u_RX|MEM_UART~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1929_q\);

-- Location: LCCOMB_X57_Y36_N0
\u_RX|MEM_UART~3976\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3976_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~3961_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~3961_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3976_combout\);

-- Location: FF_X56_Y37_N19
\u_RX|MEM_UART~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1833_q\);

-- Location: LCCOMB_X50_Y37_N14
\u_RX|MEM_UART~3975\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3975_combout\ = (\u_RX|MEM_UART~3961_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3961_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3975_combout\);

-- Location: FF_X50_Y37_N15
\u_RX|MEM_UART~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1897_q\);

-- Location: LCCOMB_X56_Y37_N18
\u_RX|MEM_UART~2505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2505_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1897_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1833_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1833_q\,
	datad => \u_RX|MEM_UART~1897_q\,
	combout => \u_RX|MEM_UART~2505_combout\);

-- Location: LCCOMB_X55_Y37_N28
\u_RX|MEM_UART~2506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2506_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2505_combout\ & ((\u_RX|MEM_UART~1929_q\))) # (!\u_RX|MEM_UART~2505_combout\ & (\u_RX|MEM_UART~1865_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1865_q\,
	datac => \u_RX|MEM_UART~1929_q\,
	datad => \u_RX|MEM_UART~2505_combout\,
	combout => \u_RX|MEM_UART~2506_combout\);

-- Location: LCCOMB_X63_Y33_N28
\u_RX|MEM_UART~1857feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1857feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1857feeder_combout\);

-- Location: LCCOMB_X63_Y33_N8
\u_RX|MEM_UART~3967\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3967_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3961_combout\ & \u_RX|MEM_UART~3748_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3961_combout\,
	datad => \u_RX|MEM_UART~3748_combout\,
	combout => \u_RX|MEM_UART~3967_combout\);

-- Location: FF_X63_Y33_N29
\u_RX|MEM_UART~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1857feeder_combout\,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1857_q\);

-- Location: LCCOMB_X56_Y33_N14
\u_RX|MEM_UART~3968\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3968_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3961_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3961_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3968_combout\);

-- Location: FF_X56_Y33_N3
\u_RX|MEM_UART~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1825_q\);

-- Location: LCCOMB_X56_Y33_N2
\u_RX|MEM_UART~2500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2500_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1857_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1825_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1857_q\,
	datac => \u_RX|MEM_UART~1825_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2500_combout\);

-- Location: LCCOMB_X52_Y33_N26
\u_RX|MEM_UART~3969\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3969_combout\ = (\u_RX|MEM_UART~3788_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3961_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3788_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3961_combout\,
	combout => \u_RX|MEM_UART~3969_combout\);

-- Location: FF_X52_Y33_N5
\u_RX|MEM_UART~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1921_q\);

-- Location: LCCOMB_X52_Y32_N16
\u_RX|MEM_UART~1889feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1889feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1889feeder_combout\);

-- Location: LCCOMB_X56_Y33_N20
\u_RX|MEM_UART~3966\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3966_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3961_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3961_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3966_combout\);

-- Location: FF_X52_Y32_N17
\u_RX|MEM_UART~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1889feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1889_q\);

-- Location: LCCOMB_X52_Y33_N4
\u_RX|MEM_UART~2501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2501_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2500_combout\ & (\u_RX|MEM_UART~1921_q\)) # (!\u_RX|MEM_UART~2500_combout\ & ((\u_RX|MEM_UART~1889_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2500_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2500_combout\,
	datac => \u_RX|MEM_UART~1921_q\,
	datad => \u_RX|MEM_UART~1889_q\,
	combout => \u_RX|MEM_UART~2501_combout\);

-- Location: LCCOMB_X50_Y37_N16
\u_RX|MEM_UART~1873feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1873feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1873feeder_combout\);

-- Location: LCCOMB_X50_Y37_N10
\u_RX|MEM_UART~3970\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3970_combout\ = (\u_RX|MEM_UART~3961_combout\ & (\u_RX|MEM_UART~3738_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3961_combout\,
	datab => \u_RX|MEM_UART~3738_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3970_combout\);

-- Location: FF_X50_Y37_N17
\u_RX|MEM_UART~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1873feeder_combout\,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1873_q\);

-- Location: LCCOMB_X55_Y37_N26
\u_RX|MEM_UART~3973\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3973_combout\ = (\u_RX|MEM_UART~3961_combout\ & (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3961_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3973_combout\);

-- Location: FF_X55_Y37_N1
\u_RX|MEM_UART~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1905_q\);

-- Location: LCCOMB_X62_Y37_N8
\u_RX|MEM_UART~1841feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1841feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1841feeder_combout\);

-- Location: LCCOMB_X62_Y37_N2
\u_RX|MEM_UART~3971\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3971_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3961_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3961_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3971_combout\);

-- Location: FF_X62_Y37_N9
\u_RX|MEM_UART~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1841feeder_combout\,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1841_q\);

-- Location: LCCOMB_X57_Y37_N2
\u_RX|MEM_UART~1809feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1809feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1809feeder_combout\);

-- Location: LCCOMB_X57_Y37_N6
\u_RX|MEM_UART~3972\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3972_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3961_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3778_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3961_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3778_combout\,
	combout => \u_RX|MEM_UART~3972_combout\);

-- Location: FF_X57_Y37_N3
\u_RX|MEM_UART~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1809feeder_combout\,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1809_q\);

-- Location: LCCOMB_X56_Y37_N28
\u_RX|MEM_UART~2502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2502_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1841_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1809_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1841_q\,
	datad => \u_RX|MEM_UART~1809_q\,
	combout => \u_RX|MEM_UART~2502_combout\);

-- Location: LCCOMB_X55_Y37_N0
\u_RX|MEM_UART~2503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2503_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2502_combout\ & ((\u_RX|MEM_UART~1905_q\))) # (!\u_RX|MEM_UART~2502_combout\ & (\u_RX|MEM_UART~1873_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1873_q\,
	datac => \u_RX|MEM_UART~1905_q\,
	datad => \u_RX|MEM_UART~2502_combout\,
	combout => \u_RX|MEM_UART~2503_combout\);

-- Location: LCCOMB_X55_Y37_N14
\u_RX|MEM_UART~2504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2504_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2501_combout\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2503_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2501_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2503_combout\,
	combout => \u_RX|MEM_UART~2504_combout\);

-- Location: LCCOMB_X56_Y35_N8
\u_RX|MEM_UART~2507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2507_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2504_combout\ & ((\u_RX|MEM_UART~2506_combout\))) # (!\u_RX|MEM_UART~2504_combout\ & (\u_RX|MEM_UART~2499_combout\)))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~2504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2499_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2506_combout\,
	datad => \u_RX|MEM_UART~2504_combout\,
	combout => \u_RX|MEM_UART~2507_combout\);

-- Location: IOIBUF_X49_Y54_N1
\i_log_ADDR[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(5),
	o => \i_log_ADDR[5]~input_o\);

-- Location: LCCOMB_X51_Y41_N24
\u_RX|MEM_UART~1625feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1625feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1625feeder_combout\);

-- Location: LCCOMB_X56_Y36_N20
\u_RX|MEM_UART~3978\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3978_combout\ = (!\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(5) & (\u_RX|r_COUNTER\(7) & \u_RX|r_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(5),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(6),
	combout => \u_RX|MEM_UART~3978_combout\);

-- Location: LCCOMB_X51_Y41_N0
\u_RX|MEM_UART~3980\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3980_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3733_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3978_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3978_combout\,
	combout => \u_RX|MEM_UART~3980_combout\);

-- Location: FF_X51_Y41_N25
\u_RX|MEM_UART~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1625feeder_combout\,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1625_q\);

-- Location: LCCOMB_X60_Y41_N18
\u_RX|MEM_UART~3981\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3981_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3978_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3978_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3981_combout\);

-- Location: FF_X60_Y41_N3
\u_RX|MEM_UART~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1561_q\);

-- Location: LCCOMB_X60_Y41_N2
\u_RX|MEM_UART~2508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2508_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1625_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1625_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1561_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2508_combout\);

-- Location: LCCOMB_X56_Y43_N18
\u_RX|MEM_UART~3982\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3982_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3978_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3978_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3982_combout\);

-- Location: FF_X56_Y43_N27
\u_RX|MEM_UART~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1657_q\);

-- Location: LCCOMB_X57_Y41_N20
\u_RX|MEM_UART~1593feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1593feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1593feeder_combout\);

-- Location: LCCOMB_X57_Y41_N28
\u_RX|MEM_UART~3979\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3979_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3750_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3750_combout\,
	combout => \u_RX|MEM_UART~3979_combout\);

-- Location: FF_X57_Y41_N21
\u_RX|MEM_UART~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1593feeder_combout\,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1593_q\);

-- Location: LCCOMB_X56_Y43_N26
\u_RX|MEM_UART~2509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2509_combout\ = (\u_RX|MEM_UART~2508_combout\ & (((\u_RX|MEM_UART~1657_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2508_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1593_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2508_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1657_q\,
	datad => \u_RX|MEM_UART~1593_q\,
	combout => \u_RX|MEM_UART~2509_combout\);

-- Location: LCCOMB_X50_Y36_N14
\u_RX|MEM_UART~1617feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1617feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1617feeder_combout\);

-- Location: LCCOMB_X50_Y36_N2
\u_RX|MEM_UART~3987\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3987_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3738_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3738_combout\,
	combout => \u_RX|MEM_UART~3987_combout\);

-- Location: FF_X50_Y36_N15
\u_RX|MEM_UART~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1617feeder_combout\,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1617_q\);

-- Location: LCCOMB_X54_Y41_N10
\u_RX|MEM_UART~3990\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3990_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~3792_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3990_combout\);

-- Location: FF_X54_Y41_N1
\u_RX|MEM_UART~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1649_q\);

-- Location: LCCOMB_X55_Y41_N10
\u_RX|MEM_UART~3989\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3989_combout\ = (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3978_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3778_combout\,
	datab => \u_RX|MEM_UART~3978_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3989_combout\);

-- Location: FF_X55_Y41_N17
\u_RX|MEM_UART~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1553_q\);

-- Location: LCCOMB_X63_Y41_N26
\u_RX|MEM_UART~1585feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1585feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1585feeder_combout\);

-- Location: LCCOMB_X63_Y41_N2
\u_RX|MEM_UART~3988\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3988_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3978_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3978_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3988_combout\);

-- Location: FF_X63_Y41_N27
\u_RX|MEM_UART~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1585feeder_combout\,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1585_q\);

-- Location: LCCOMB_X55_Y41_N16
\u_RX|MEM_UART~2512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2512_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1585_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1553_q\,
	datad => \u_RX|MEM_UART~1585_q\,
	combout => \u_RX|MEM_UART~2512_combout\);

-- Location: LCCOMB_X54_Y41_N0
\u_RX|MEM_UART~2513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2513_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2512_combout\ & ((\u_RX|MEM_UART~1649_q\))) # (!\u_RX|MEM_UART~2512_combout\ & (\u_RX|MEM_UART~1617_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1617_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1649_q\,
	datad => \u_RX|MEM_UART~2512_combout\,
	combout => \u_RX|MEM_UART~2513_combout\);

-- Location: LCCOMB_X47_Y35_N4
\u_RX|MEM_UART~3983\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3983_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~3723_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|MEM_UART~3723_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3983_combout\);

-- Location: FF_X47_Y35_N5
\u_RX|MEM_UART~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1633_q\);

-- Location: LCCOMB_X63_Y35_N10
\u_RX|MEM_UART~1601feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1601feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1601feeder_combout\);

-- Location: LCCOMB_X63_Y35_N18
\u_RX|MEM_UART~3984\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3984_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3978_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3748_combout\,
	datac => \u_RX|MEM_UART~3978_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3984_combout\);

-- Location: FF_X63_Y35_N11
\u_RX|MEM_UART~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1601feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1601_q\);

-- Location: LCCOMB_X55_Y35_N2
\u_RX|MEM_UART~3985\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3985_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3978_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3978_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3985_combout\);

-- Location: FF_X55_Y35_N21
\u_RX|MEM_UART~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1569_q\);

-- Location: LCCOMB_X55_Y35_N20
\u_RX|MEM_UART~2510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2510_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1601_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1569_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1601_q\,
	datac => \u_RX|MEM_UART~1569_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2510_combout\);

-- Location: LCCOMB_X55_Y35_N8
\u_RX|MEM_UART~3986\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3986_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3986_combout\);

-- Location: FF_X55_Y35_N27
\u_RX|MEM_UART~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1665_q\);

-- Location: LCCOMB_X55_Y35_N26
\u_RX|MEM_UART~2511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2511_combout\ = (\u_RX|MEM_UART~2510_combout\ & (((\u_RX|MEM_UART~1665_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2510_combout\ & (\u_RX|MEM_UART~1633_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1633_q\,
	datab => \u_RX|MEM_UART~2510_combout\,
	datac => \u_RX|MEM_UART~1665_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2511_combout\);

-- Location: LCCOMB_X63_Y40_N4
\u_RX|MEM_UART~2514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2514_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\) # (\u_RX|MEM_UART~2511_combout\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2513_combout\ & (!\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2513_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2511_combout\,
	combout => \u_RX|MEM_UART~2514_combout\);

-- Location: LCCOMB_X55_Y41_N18
\u_RX|MEM_UART~3993\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3993_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~3978_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~3978_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3993_combout\);

-- Location: FF_X55_Y41_N3
\u_RX|MEM_UART~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1577_q\);

-- Location: LCCOMB_X55_Y38_N16
\u_RX|MEM_UART~1641feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1641feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1641feeder_combout\);

-- Location: LCCOMB_X55_Y38_N6
\u_RX|MEM_UART~3992\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3992_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3992_combout\);

-- Location: FF_X55_Y38_N17
\u_RX|MEM_UART~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1641feeder_combout\,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1641_q\);

-- Location: LCCOMB_X55_Y41_N2
\u_RX|MEM_UART~2515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2515_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1641_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1577_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1577_q\,
	datad => \u_RX|MEM_UART~1641_q\,
	combout => \u_RX|MEM_UART~2515_combout\);

-- Location: LCCOMB_X63_Y38_N14
\u_RX|MEM_UART~1609feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1609feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1609feeder_combout\);

-- Location: LCCOMB_X63_Y38_N26
\u_RX|MEM_UART~3991\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3991_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3978_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3991_combout\);

-- Location: FF_X63_Y38_N15
\u_RX|MEM_UART~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1609feeder_combout\,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1609_q\);

-- Location: LCCOMB_X58_Y41_N20
\u_RX|MEM_UART~3994\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3994_combout\ = (\u_RX|MEM_UART~3978_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3978_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3994_combout\);

-- Location: FF_X58_Y41_N17
\u_RX|MEM_UART~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1673_q\);

-- Location: LCCOMB_X58_Y41_N16
\u_RX|MEM_UART~2516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2516_combout\ = (\u_RX|MEM_UART~2515_combout\ & (((\u_RX|MEM_UART~1673_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~2515_combout\ & (\u_RX|MEM_UART~1609_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2515_combout\,
	datab => \u_RX|MEM_UART~1609_q\,
	datac => \u_RX|MEM_UART~1673_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2516_combout\);

-- Location: LCCOMB_X63_Y40_N26
\u_RX|MEM_UART~2517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2517_combout\ = (\u_RX|MEM_UART~2514_combout\ & (((\u_RX|MEM_UART~2516_combout\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2514_combout\ & (\u_RX|MEM_UART~2509_combout\ & (\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2509_combout\,
	datab => \u_RX|MEM_UART~2514_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2516_combout\,
	combout => \u_RX|MEM_UART~2517_combout\);

-- Location: LCCOMB_X55_Y32_N28
\u_RX|MEM_UART~2518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2518_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2507_combout\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2517_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2507_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~2517_combout\,
	combout => \u_RX|MEM_UART~2518_combout\);

-- Location: LCCOMB_X56_Y36_N4
\u_RX|MEM_UART~3944\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3944_combout\ = (\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(6) & (\u_RX|r_COUNTER\(7) & !\u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(6),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3944_combout\);

-- Location: LCCOMB_X60_Y42_N16
\u_RX|MEM_UART~3959\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3959_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~3944_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3959_combout\);

-- Location: FF_X60_Y42_N19
\u_RX|MEM_UART~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1705_q\);

-- Location: LCCOMB_X60_Y42_N24
\u_RX|MEM_UART~1769feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1769feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1769feeder_combout\);

-- Location: LCCOMB_X60_Y42_N30
\u_RX|MEM_UART~3958\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3958_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datac => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3958_combout\);

-- Location: FF_X60_Y42_N25
\u_RX|MEM_UART~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1769feeder_combout\,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1769_q\);

-- Location: LCCOMB_X60_Y42_N18
\u_RX|MEM_UART~2495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2495_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1769_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1705_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1705_q\,
	datad => \u_RX|MEM_UART~1769_q\,
	combout => \u_RX|MEM_UART~2495_combout\);

-- Location: LCCOMB_X59_Y40_N26
\u_RX|MEM_UART~3960\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3960_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3960_combout\);

-- Location: FF_X59_Y40_N23
\u_RX|MEM_UART~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1801_q\);

-- Location: LCCOMB_X62_Y41_N28
\u_RX|MEM_UART~1737feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1737feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1737feeder_combout\);

-- Location: LCCOMB_X62_Y41_N8
\u_RX|MEM_UART~3957\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3957_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3944_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3754_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3754_combout\,
	combout => \u_RX|MEM_UART~3957_combout\);

-- Location: FF_X62_Y41_N29
\u_RX|MEM_UART~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1737feeder_combout\,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1737_q\);

-- Location: LCCOMB_X59_Y40_N22
\u_RX|MEM_UART~2496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2496_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2495_combout\ & (\u_RX|MEM_UART~1801_q\)) # (!\u_RX|MEM_UART~2495_combout\ & ((\u_RX|MEM_UART~1737_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2495_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2495_combout\,
	datac => \u_RX|MEM_UART~1801_q\,
	datad => \u_RX|MEM_UART~1737_q\,
	combout => \u_RX|MEM_UART~2496_combout\);

-- Location: LCCOMB_X51_Y39_N10
\u_RX|MEM_UART~1745feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1745feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1745feeder_combout\);

-- Location: LCCOMB_X51_Y39_N24
\u_RX|MEM_UART~3953\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3953_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3738_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datac => \u_RX|MEM_UART~3738_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3953_combout\);

-- Location: FF_X51_Y39_N11
\u_RX|MEM_UART~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1745feeder_combout\,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1745_q\);

-- Location: LCCOMB_X59_Y40_N14
\u_RX|MEM_UART~3956\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3956_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3956_combout\);

-- Location: FF_X59_Y40_N29
\u_RX|MEM_UART~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1777_q\);

-- Location: LCCOMB_X61_Y40_N0
\u_RX|MEM_UART~3955\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3955_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3944_combout\ & \u_RX|MEM_UART~3778_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datad => \u_RX|MEM_UART~3778_combout\,
	combout => \u_RX|MEM_UART~3955_combout\);

-- Location: FF_X61_Y40_N15
\u_RX|MEM_UART~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1681_q\);

-- Location: LCCOMB_X62_Y39_N22
\u_RX|MEM_UART~1713feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1713feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1713feeder_combout\);

-- Location: LCCOMB_X62_Y39_N14
\u_RX|MEM_UART~3954\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3954_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3752_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3944_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3944_combout\,
	combout => \u_RX|MEM_UART~3954_combout\);

-- Location: FF_X62_Y39_N23
\u_RX|MEM_UART~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1713feeder_combout\,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1713_q\);

-- Location: LCCOMB_X61_Y40_N14
\u_RX|MEM_UART~2492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2492_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1713_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1681_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1681_q\,
	datad => \u_RX|MEM_UART~1713_q\,
	combout => \u_RX|MEM_UART~2492_combout\);

-- Location: LCCOMB_X59_Y40_N28
\u_RX|MEM_UART~2493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2493_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2492_combout\ & ((\u_RX|MEM_UART~1777_q\))) # (!\u_RX|MEM_UART~2492_combout\ & (\u_RX|MEM_UART~1745_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1745_q\,
	datac => \u_RX|MEM_UART~1777_q\,
	datad => \u_RX|MEM_UART~2492_combout\,
	combout => \u_RX|MEM_UART~2493_combout\);

-- Location: LCCOMB_X60_Y39_N18
\u_RX|MEM_UART~3949\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3949_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3944_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3949_combout\);

-- Location: FF_X60_Y39_N19
\u_RX|MEM_UART~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1721_q\);

-- Location: LCCOMB_X58_Y43_N4
\u_RX|MEM_UART~3952\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3952_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3790_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3790_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3952_combout\);

-- Location: FF_X58_Y43_N17
\u_RX|MEM_UART~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1785_q\);

-- Location: LCCOMB_X59_Y43_N14
\u_RX|MEM_UART~3951\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3951_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3768_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3768_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3951_combout\);

-- Location: FF_X59_Y43_N3
\u_RX|MEM_UART~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1689_q\);

-- Location: LCCOMB_X59_Y43_N24
\u_RX|MEM_UART~1753feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1753feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1753feeder_combout\);

-- Location: LCCOMB_X59_Y43_N6
\u_RX|MEM_UART~3950\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3950_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3944_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datac => \u_RX|MEM_UART~3944_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3950_combout\);

-- Location: FF_X59_Y43_N25
\u_RX|MEM_UART~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1753feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1753_q\);

-- Location: LCCOMB_X59_Y43_N2
\u_RX|MEM_UART~2490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2490_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1753_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1689_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1689_q\,
	datad => \u_RX|MEM_UART~1753_q\,
	combout => \u_RX|MEM_UART~2490_combout\);

-- Location: LCCOMB_X58_Y43_N16
\u_RX|MEM_UART~2491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2491_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2490_combout\ & ((\u_RX|MEM_UART~1785_q\))) # (!\u_RX|MEM_UART~2490_combout\ & (\u_RX|MEM_UART~1721_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1721_q\,
	datac => \u_RX|MEM_UART~1785_q\,
	datad => \u_RX|MEM_UART~2490_combout\,
	combout => \u_RX|MEM_UART~2491_combout\);

-- Location: LCCOMB_X59_Y39_N26
\u_RX|MEM_UART~2494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2494_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2491_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2493_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2491_combout\,
	combout => \u_RX|MEM_UART~2494_combout\);

-- Location: LCCOMB_X59_Y33_N0
\u_RX|MEM_UART~3945\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3945_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3723_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3944_combout\,
	datac => \u_RX|MEM_UART~3723_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3945_combout\);

-- Location: FF_X60_Y33_N31
\u_RX|MEM_UART~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1761_q\);

-- Location: LCCOMB_X64_Y36_N12
\u_RX|MEM_UART~1729feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1729feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1729feeder_combout\);

-- Location: LCCOMB_X64_Y36_N30
\u_RX|MEM_UART~3946\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3946_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3748_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3748_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3946_combout\);

-- Location: FF_X64_Y36_N13
\u_RX|MEM_UART~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1729feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1729_q\);

-- Location: LCCOMB_X64_Y36_N26
\u_RX|MEM_UART~3947\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3947_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3773_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3773_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3947_combout\);

-- Location: FF_X64_Y36_N23
\u_RX|MEM_UART~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1697_q\);

-- Location: LCCOMB_X64_Y36_N22
\u_RX|MEM_UART~2488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2488_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1729_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1697_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1729_q\,
	datac => \u_RX|MEM_UART~1697_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2488_combout\);

-- Location: LCCOMB_X61_Y32_N18
\u_RX|MEM_UART~3948\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3948_combout\ = (\u_RX|MEM_UART~3944_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3944_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3948_combout\);

-- Location: FF_X61_Y32_N27
\u_RX|MEM_UART~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1793_q\);

-- Location: LCCOMB_X61_Y32_N26
\u_RX|MEM_UART~2489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2489_combout\ = (\u_RX|MEM_UART~2488_combout\ & (((\u_RX|MEM_UART~1793_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2488_combout\ & (\u_RX|MEM_UART~1761_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1761_q\,
	datab => \u_RX|MEM_UART~2488_combout\,
	datac => \u_RX|MEM_UART~1793_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2489_combout\);

-- Location: LCCOMB_X56_Y32_N4
\u_RX|MEM_UART~2497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2497_combout\ = (\u_RX|MEM_UART~2494_combout\ & ((\u_RX|MEM_UART~2496_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2494_combout\ & (((\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~2489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2496_combout\,
	datab => \u_RX|MEM_UART~2494_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2489_combout\,
	combout => \u_RX|MEM_UART~2497_combout\);

-- Location: LCCOMB_X55_Y32_N22
\u_RX|MEM_UART~2529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2529_combout\ = (\u_RX|MEM_UART~2518_combout\ & ((\u_RX|MEM_UART~2528_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2518_combout\ & (((\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~2497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2528_combout\,
	datab => \u_RX|MEM_UART~2518_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2497_combout\,
	combout => \u_RX|MEM_UART~2529_combout\);

-- Location: IOIBUF_X58_Y54_N29
\i_log_ADDR[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(7),
	o => \i_log_ADDR[7]~input_o\);

-- Location: LCCOMB_X56_Y36_N28
\u_RX|MEM_UART~3729\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3729_combout\ = (!\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(5) & (\u_RX|r_COUNTER\(7) & !\u_RX|r_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(5),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(6),
	combout => \u_RX|MEM_UART~3729_combout\);

-- Location: LCCOMB_X56_Y39_N10
\u_RX|MEM_UART~3802\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3802_combout\ = (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~3729_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3792_combout\,
	datab => \u_RX|MEM_UART~3729_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3802_combout\);

-- Location: FF_X56_Y39_N3
\u_RX|MEM_UART~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1137_q\);

-- Location: LCCOMB_X61_Y35_N20
\u_RX|MEM_UART~1153feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1153feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1153feeder_combout\);

-- Location: LCCOMB_X61_Y35_N26
\u_RX|MEM_UART~3801\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3801_combout\ = (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3729_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3801_combout\);

-- Location: FF_X61_Y35_N21
\u_RX|MEM_UART~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1153feeder_combout\,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1153_q\);

-- Location: LCCOMB_X56_Y39_N2
\u_RX|MEM_UART~2396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2396_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1153_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1137_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1137_q\,
	datad => \u_RX|MEM_UART~1153_q\,
	combout => \u_RX|MEM_UART~2396_combout\);

-- Location: LCCOMB_X59_Y39_N8
\u_RX|MEM_UART~3803\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3803_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|MEM_UART~3729_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3803_combout\);

-- Location: FF_X59_Y39_N21
\u_RX|MEM_UART~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1161_q\);

-- Location: LCCOMB_X55_Y43_N2
\u_RX|MEM_UART~3800\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3800_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3729_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3729_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3800_combout\);

-- Location: FF_X55_Y43_N3
\u_RX|MEM_UART~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1145_q\);

-- Location: LCCOMB_X59_Y39_N20
\u_RX|MEM_UART~2397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2397_combout\ = (\u_RX|MEM_UART~2396_combout\ & (((\u_RX|MEM_UART~1161_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2396_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2396_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1161_q\,
	datad => \u_RX|MEM_UART~1145_q\,
	combout => \u_RX|MEM_UART~2397_combout\);

-- Location: LCCOMB_X56_Y36_N26
\u_RX|MEM_UART~3727\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3727_combout\ = (!\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(6) & (\u_RX|r_COUNTER\(7) & \u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(6),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3727_combout\);

-- Location: LCCOMB_X54_Y33_N20
\u_RX|MEM_UART~3796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3796_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3727_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3727_combout\,
	combout => \u_RX|MEM_UART~3796_combout\);

-- Location: FF_X54_Y33_N21
\u_RX|MEM_UART~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1401_q\);

-- Location: LCCOMB_X55_Y33_N30
\u_RX|MEM_UART~3798\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3798_combout\ = (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3792_combout\,
	datab => \u_RX|MEM_UART~3727_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3798_combout\);

-- Location: FF_X55_Y33_N25
\u_RX|MEM_UART~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1393_q\);

-- Location: LCCOMB_X56_Y31_N16
\u_RX|MEM_UART~3797\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3797_combout\ = (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3727_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3797_combout\);

-- Location: FF_X56_Y31_N17
\u_RX|MEM_UART~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1409_q\);

-- Location: LCCOMB_X55_Y33_N24
\u_RX|MEM_UART~2394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2394_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~1409_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1393_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1393_q\,
	datad => \u_RX|MEM_UART~1409_q\,
	combout => \u_RX|MEM_UART~2394_combout\);

-- Location: LCCOMB_X57_Y33_N2
\u_RX|MEM_UART~3799\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3799_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|MEM_UART~3727_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3799_combout\);

-- Location: FF_X54_Y33_N3
\u_RX|MEM_UART~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1417_q\);

-- Location: LCCOMB_X54_Y33_N2
\u_RX|MEM_UART~2395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2395_combout\ = (\u_RX|MEM_UART~2394_combout\ & (((\u_RX|MEM_UART~1417_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2394_combout\ & (\u_RX|MEM_UART~1401_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1401_q\,
	datab => \u_RX|MEM_UART~2394_combout\,
	datac => \u_RX|MEM_UART~1417_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2395_combout\);

-- Location: LCCOMB_X63_Y34_N12
\u_RX|MEM_UART~2398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2398_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\) # (\u_RX|MEM_UART~2395_combout\)))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2397_combout\ & (!\i_log_ADDR[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2397_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2395_combout\,
	combout => \u_RX|MEM_UART~2398_combout\);

-- Location: LCCOMB_X54_Y36_N18
\u_RX|MEM_UART~3731\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3731_combout\ = (\u_RX|r_COUNTER\(7) & (\u_RX|r_COUNTER\(5) & (!\u_RX|r_COUNTER\(6) & \u_RX|r_COUNTER\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(7),
	datab => \u_RX|r_COUNTER\(5),
	datac => \u_RX|r_COUNTER\(6),
	datad => \u_RX|r_COUNTER\(4),
	combout => \u_RX|MEM_UART~3731_combout\);

-- Location: LCCOMB_X50_Y40_N6
\u_RX|MEM_UART~3805\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3805_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3731_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3731_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3805_combout\);

-- Location: FF_X50_Y40_N7
\u_RX|MEM_UART~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1529_q\);

-- Location: LCCOMB_X55_Y33_N26
\u_RX|MEM_UART~3806\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3806_combout\ = (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3731_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3792_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3731_combout\,
	combout => \u_RX|MEM_UART~3806_combout\);

-- Location: FF_X55_Y33_N19
\u_RX|MEM_UART~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1521_q\);

-- Location: LCCOMB_X55_Y33_N18
\u_RX|MEM_UART~2399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2399_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1529_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1521_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1529_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1521_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2399_combout\);

-- Location: LCCOMB_X59_Y36_N22
\u_RX|MEM_UART~3807\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3807_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3731_combout\,
	datac => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3807_combout\);

-- Location: FF_X59_Y36_N17
\u_RX|MEM_UART~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1545_q\);

-- Location: LCCOMB_X61_Y35_N10
\u_RX|MEM_UART~3804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3804_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|MEM_UART~3731_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|MEM_UART~3731_combout\,
	combout => \u_RX|MEM_UART~3804_combout\);

-- Location: FF_X61_Y35_N11
\u_RX|MEM_UART~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1537_q\);

-- Location: LCCOMB_X59_Y36_N16
\u_RX|MEM_UART~2400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2400_combout\ = (\u_RX|MEM_UART~2399_combout\ & (((\u_RX|MEM_UART~1545_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~2399_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1537_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2399_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1545_q\,
	datad => \u_RX|MEM_UART~1537_q\,
	combout => \u_RX|MEM_UART~2400_combout\);

-- Location: LCCOMB_X57_Y36_N10
\u_RX|MEM_UART~3722\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3722_combout\ = (!\u_RX|r_COUNTER\(6) & (\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(5) & \u_RX|r_COUNTER\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(6),
	datab => \u_RX|r_COUNTER\(4),
	datac => \u_RX|r_COUNTER\(5),
	datad => \u_RX|r_COUNTER\(7),
	combout => \u_RX|MEM_UART~3722_combout\);

-- Location: LCCOMB_X57_Y43_N4
\u_RX|MEM_UART~3791\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3791_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3722_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3791_combout\);

-- Location: FF_X57_Y43_N5
\u_RX|MEM_UART~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1273_q\);

-- Location: LCCOMB_X56_Y39_N30
\u_RX|MEM_UART~3793\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3793_combout\ = (\u_RX|MEM_UART~3722_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3792_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3722_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3792_combout\,
	combout => \u_RX|MEM_UART~3793_combout\);

-- Location: FF_X56_Y39_N1
\u_RX|MEM_UART~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1265_q\);

-- Location: LCCOMB_X56_Y39_N0
\u_RX|MEM_UART~2392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2392_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1273_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1265_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1273_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1265_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2392_combout\);

-- Location: LCCOMB_X58_Y40_N12
\u_RX|MEM_UART~3795\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3795_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3722_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3794_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3722_combout\,
	combout => \u_RX|MEM_UART~3795_combout\);

-- Location: FF_X58_Y40_N17
\u_RX|MEM_UART~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1289_q\);

-- Location: LCCOMB_X62_Y32_N20
\u_RX|MEM_UART~1281feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1281feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1281feeder_combout\);

-- Location: LCCOMB_X62_Y32_N30
\u_RX|MEM_UART~3789\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3789_combout\ = (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3722_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3788_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3789_combout\);

-- Location: FF_X62_Y32_N21
\u_RX|MEM_UART~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1281feeder_combout\,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1281_q\);

-- Location: LCCOMB_X58_Y40_N16
\u_RX|MEM_UART~2393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2393_combout\ = (\u_RX|MEM_UART~2392_combout\ & (((\u_RX|MEM_UART~1289_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~2392_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1281_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2392_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1289_q\,
	datad => \u_RX|MEM_UART~1281_q\,
	combout => \u_RX|MEM_UART~2393_combout\);

-- Location: LCCOMB_X63_Y34_N18
\u_RX|MEM_UART~2401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2401_combout\ = (\u_RX|MEM_UART~2398_combout\ & ((\u_RX|MEM_UART~2400_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2398_combout\ & (((\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~2393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2398_combout\,
	datab => \u_RX|MEM_UART~2400_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2393_combout\,
	combout => \u_RX|MEM_UART~2401_combout\);

-- Location: LCCOMB_X47_Y39_N28
\u_RX|MEM_UART~3739\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3739_combout\ = (\u_RX|MEM_UART~3738_combout\ & (\u_RX|MEM_UART~3722_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3738_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3739_combout\);

-- Location: FF_X47_Y39_N29
\u_RX|MEM_UART~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1233_q\);

-- Location: LCCOMB_X51_Y40_N18
\u_RX|MEM_UART~3742\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3742_combout\ = (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3738_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3731_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3738_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3742_combout\);

-- Location: FF_X51_Y40_N3
\u_RX|MEM_UART~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1489_q\);

-- Location: LCCOMB_X49_Y35_N12
\u_RX|MEM_UART~1361feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1361feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1361feeder_combout\);

-- Location: LCCOMB_X54_Y35_N4
\u_RX|MEM_UART~3740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3740_combout\ = (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~3738_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3727_combout\,
	datab => \u_RX|MEM_UART~3738_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3740_combout\);

-- Location: FF_X49_Y35_N13
\u_RX|MEM_UART~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1361feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1361_q\);

-- Location: LCCOMB_X52_Y36_N26
\u_RX|MEM_UART~3741\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3741_combout\ = (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~3738_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3729_combout\,
	datab => \u_RX|MEM_UART~3738_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3741_combout\);

-- Location: FF_X52_Y36_N9
\u_RX|MEM_UART~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1105_q\);

-- Location: LCCOMB_X52_Y36_N8
\u_RX|MEM_UART~2365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2365_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1361_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1105_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1361_q\,
	datac => \u_RX|MEM_UART~1105_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2365_combout\);

-- Location: LCCOMB_X51_Y40_N2
\u_RX|MEM_UART~2366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2366_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2365_combout\ & ((\u_RX|MEM_UART~1489_q\))) # (!\u_RX|MEM_UART~2365_combout\ & (\u_RX|MEM_UART~1233_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1233_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1489_q\,
	datad => \u_RX|MEM_UART~2365_combout\,
	combout => \u_RX|MEM_UART~2366_combout\);

-- Location: LCCOMB_X60_Y37_N4
\u_RX|MEM_UART~1369feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1369feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1369feeder_combout\);

-- Location: LCCOMB_X60_Y37_N28
\u_RX|MEM_UART~3734\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3734_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3727_combout\ & \u_RX|MEM_UART~3733_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3727_combout\,
	datad => \u_RX|MEM_UART~3733_combout\,
	combout => \u_RX|MEM_UART~3734_combout\);

-- Location: FF_X60_Y37_N5
\u_RX|MEM_UART~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1369feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1369_q\);

-- Location: LCCOMB_X51_Y40_N24
\u_RX|MEM_UART~3737\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3737_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|MEM_UART~3731_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3737_combout\);

-- Location: FF_X51_Y40_N17
\u_RX|MEM_UART~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1497_q\);

-- Location: LCCOMB_X56_Y40_N24
\u_RX|MEM_UART~1241feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1241feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1241feeder_combout\);

-- Location: LCCOMB_X56_Y40_N30
\u_RX|MEM_UART~3735\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3735_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3722_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~3722_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3735_combout\);

-- Location: FF_X56_Y40_N25
\u_RX|MEM_UART~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1241feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1241_q\);

-- Location: LCCOMB_X55_Y43_N30
\u_RX|MEM_UART~3736\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3736_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|MEM_UART~3729_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3736_combout\);

-- Location: FF_X55_Y43_N1
\u_RX|MEM_UART~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1113_q\);

-- Location: LCCOMB_X55_Y43_N0
\u_RX|MEM_UART~2363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2363_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1241_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1241_q\,
	datac => \u_RX|MEM_UART~1113_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2363_combout\);

-- Location: LCCOMB_X51_Y40_N16
\u_RX|MEM_UART~2364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2364_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2363_combout\ & ((\u_RX|MEM_UART~1497_q\))) # (!\u_RX|MEM_UART~2363_combout\ & (\u_RX|MEM_UART~1369_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1369_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1497_q\,
	datad => \u_RX|MEM_UART~2363_combout\,
	combout => \u_RX|MEM_UART~2364_combout\);

-- Location: LCCOMB_X50_Y40_N12
\u_RX|MEM_UART~2367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2367_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\) # (\u_RX|MEM_UART~2364_combout\)))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2366_combout\ & (!\i_log_ADDR[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2366_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2364_combout\,
	combout => \u_RX|MEM_UART~2367_combout\);

-- Location: LCCOMB_X52_Y40_N20
\u_RX|MEM_UART~1385feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1385feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1385feeder_combout\);

-- Location: LCCOMB_X52_Y40_N10
\u_RX|MEM_UART~3744\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3744_combout\ = (\u_RX|MEM_UART~3743_combout\ & (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3743_combout\,
	datab => \u_RX|MEM_UART~3727_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3744_combout\);

-- Location: FF_X52_Y40_N21
\u_RX|MEM_UART~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1385feeder_combout\,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1385_q\);

-- Location: LCCOMB_X55_Y42_N12
\u_RX|MEM_UART~3746\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3746_combout\ = (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3729_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3746_combout\);

-- Location: FF_X55_Y42_N5
\u_RX|MEM_UART~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1129_q\);

-- Location: LCCOMB_X54_Y42_N24
\u_RX|MEM_UART~1257feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1257feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1257feeder_combout\);

-- Location: LCCOMB_X55_Y42_N2
\u_RX|MEM_UART~3745\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3745_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3722_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datac => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3745_combout\);

-- Location: FF_X54_Y42_N25
\u_RX|MEM_UART~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1257feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1257_q\);

-- Location: LCCOMB_X55_Y42_N4
\u_RX|MEM_UART~2368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2368_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1257_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1129_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1129_q\,
	datad => \u_RX|MEM_UART~1257_q\,
	combout => \u_RX|MEM_UART~2368_combout\);

-- Location: LCCOMB_X55_Y40_N6
\u_RX|MEM_UART~3747\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3747_combout\ = (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3731_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3747_combout\);

-- Location: FF_X55_Y40_N21
\u_RX|MEM_UART~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1513_q\);

-- Location: LCCOMB_X55_Y40_N20
\u_RX|MEM_UART~2369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2369_combout\ = (\u_RX|MEM_UART~2368_combout\ & (((\u_RX|MEM_UART~1513_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2368_combout\ & (\u_RX|MEM_UART~1385_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1385_q\,
	datab => \u_RX|MEM_UART~2368_combout\,
	datac => \u_RX|MEM_UART~1513_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2369_combout\);

-- Location: LCCOMB_X58_Y36_N28
\u_RX|MEM_UART~1377feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1377feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1377feeder_combout\);

-- Location: LCCOMB_X58_Y36_N22
\u_RX|MEM_UART~3728\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3728_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~3727_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3723_combout\,
	datac => \u_RX|MEM_UART~3727_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3728_combout\);

-- Location: FF_X58_Y36_N29
\u_RX|MEM_UART~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1377feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1377_q\);

-- Location: LCCOMB_X57_Y37_N4
\u_RX|MEM_UART~3730\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3730_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3723_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3723_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3729_combout\,
	combout => \u_RX|MEM_UART~3730_combout\);

-- Location: FF_X57_Y37_N21
\u_RX|MEM_UART~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1121_q\);

-- Location: LCCOMB_X57_Y37_N20
\u_RX|MEM_UART~2361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2361_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1377_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1377_q\,
	datac => \u_RX|MEM_UART~1121_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2361_combout\);

-- Location: LCCOMB_X58_Y33_N28
\u_RX|MEM_UART~3732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3732_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~3731_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~3731_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3732_combout\);

-- Location: FF_X58_Y33_N17
\u_RX|MEM_UART~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1505_q\);

-- Location: LCCOMB_X57_Y33_N24
\u_RX|MEM_UART~3726\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3726_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3722_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3722_combout\,
	combout => \u_RX|MEM_UART~3726_combout\);

-- Location: FF_X57_Y33_N25
\u_RX|MEM_UART~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1249_q\);

-- Location: LCCOMB_X58_Y33_N16
\u_RX|MEM_UART~2362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2362_combout\ = (\u_RX|MEM_UART~2361_combout\ & (((\u_RX|MEM_UART~1505_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2361_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1249_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2361_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1505_q\,
	datad => \u_RX|MEM_UART~1249_q\,
	combout => \u_RX|MEM_UART~2362_combout\);

-- Location: LCCOMB_X57_Y33_N30
\u_RX|MEM_UART~2370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2370_combout\ = (\u_RX|MEM_UART~2367_combout\ & ((\u_RX|MEM_UART~2369_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2367_combout\ & (((\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~2362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2367_combout\,
	datab => \u_RX|MEM_UART~2369_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2362_combout\,
	combout => \u_RX|MEM_UART~2370_combout\);

-- Location: LCCOMB_X64_Y38_N16
\u_RX|MEM_UART~3764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3764_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3731_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3731_combout\,
	combout => \u_RX|MEM_UART~3764_combout\);

-- Location: FF_X64_Y38_N17
\u_RX|MEM_UART~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1465_q\);

-- Location: LCCOMB_X64_Y38_N30
\u_RX|MEM_UART~3767\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3767_combout\ = (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~3754_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3731_combout\,
	datab => \u_RX|MEM_UART~3754_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3767_combout\);

-- Location: FF_X64_Y38_N11
\u_RX|MEM_UART~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1481_q\);

-- Location: LCCOMB_X65_Y34_N30
\u_RX|MEM_UART~3766\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3766_combout\ = (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~3752_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3731_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3766_combout\);

-- Location: FF_X65_Y34_N21
\u_RX|MEM_UART~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1457_q\);

-- Location: LCCOMB_X66_Y34_N4
\u_RX|MEM_UART~3765\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3765_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3748_combout\ & \u_RX|MEM_UART~3731_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3748_combout\,
	datad => \u_RX|MEM_UART~3731_combout\,
	combout => \u_RX|MEM_UART~3765_combout\);

-- Location: FF_X66_Y34_N5
\u_RX|MEM_UART~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1473_q\);

-- Location: LCCOMB_X65_Y34_N20
\u_RX|MEM_UART~2378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2378_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1473_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1457_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1457_q\,
	datad => \u_RX|MEM_UART~1473_q\,
	combout => \u_RX|MEM_UART~2378_combout\);

-- Location: LCCOMB_X64_Y38_N10
\u_RX|MEM_UART~2379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2379_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2378_combout\ & ((\u_RX|MEM_UART~1481_q\))) # (!\u_RX|MEM_UART~2378_combout\ & (\u_RX|MEM_UART~1465_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1465_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1481_q\,
	datad => \u_RX|MEM_UART~2378_combout\,
	combout => \u_RX|MEM_UART~2379_combout\);

-- Location: LCCOMB_X65_Y38_N24
\u_RX|MEM_UART~3749\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3749_combout\ = (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~3748_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3727_combout\,
	datab => \u_RX|MEM_UART~3748_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3749_combout\);

-- Location: FF_X65_Y38_N25
\u_RX|MEM_UART~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1345_q\);

-- Location: LCCOMB_X66_Y38_N28
\u_RX|MEM_UART~3755\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3755_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3727_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3755_combout\);

-- Location: FF_X66_Y38_N17
\u_RX|MEM_UART~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1353_q\);

-- Location: LCCOMB_X63_Y38_N8
\u_RX|MEM_UART~3753\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3753_combout\ = (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3727_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3753_combout\);

-- Location: FF_X63_Y38_N17
\u_RX|MEM_UART~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1329_q\);

-- Location: LCCOMB_X59_Y41_N16
\u_RX|MEM_UART~3751\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3751_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3727_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3727_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3751_combout\);

-- Location: FF_X59_Y41_N17
\u_RX|MEM_UART~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1337_q\);

-- Location: LCCOMB_X63_Y38_N16
\u_RX|MEM_UART~2371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2371_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~1337_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1329_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1329_q\,
	datad => \u_RX|MEM_UART~1337_q\,
	combout => \u_RX|MEM_UART~2371_combout\);

-- Location: LCCOMB_X66_Y38_N16
\u_RX|MEM_UART~2372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2372_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2371_combout\ & ((\u_RX|MEM_UART~1353_q\))) # (!\u_RX|MEM_UART~2371_combout\ & (\u_RX|MEM_UART~1345_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1345_q\,
	datac => \u_RX|MEM_UART~1353_q\,
	datad => \u_RX|MEM_UART~2371_combout\,
	combout => \u_RX|MEM_UART~2372_combout\);

-- Location: LCCOMB_X60_Y39_N24
\u_RX|MEM_UART~3756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3756_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3722_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3756_combout\);

-- Location: FF_X60_Y39_N25
\u_RX|MEM_UART~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1209_q\);

-- Location: LCCOMB_X63_Y39_N6
\u_RX|MEM_UART~3759\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3759_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3722_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3759_combout\);

-- Location: FF_X63_Y39_N29
\u_RX|MEM_UART~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1225_q\);

-- Location: LCCOMB_X62_Y39_N0
\u_RX|MEM_UART~3758\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3758_combout\ = (\u_RX|MEM_UART~3722_combout\ & (\u_RX|MEM_UART~3752_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3722_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3758_combout\);

-- Location: FF_X62_Y39_N13
\u_RX|MEM_UART~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1201_q\);

-- Location: LCCOMB_X62_Y35_N24
\u_RX|MEM_UART~1217feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1217feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1217feeder_combout\);

-- Location: LCCOMB_X62_Y35_N16
\u_RX|MEM_UART~3757\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3757_combout\ = (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3722_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3748_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3722_combout\,
	combout => \u_RX|MEM_UART~3757_combout\);

-- Location: FF_X62_Y35_N25
\u_RX|MEM_UART~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1217feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1217_q\);

-- Location: LCCOMB_X62_Y39_N12
\u_RX|MEM_UART~2373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2373_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1217_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1201_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1201_q\,
	datad => \u_RX|MEM_UART~1217_q\,
	combout => \u_RX|MEM_UART~2373_combout\);

-- Location: LCCOMB_X63_Y39_N28
\u_RX|MEM_UART~2374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2374_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2373_combout\ & ((\u_RX|MEM_UART~1225_q\))) # (!\u_RX|MEM_UART~2373_combout\ & (\u_RX|MEM_UART~1209_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1209_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1225_q\,
	datad => \u_RX|MEM_UART~2373_combout\,
	combout => \u_RX|MEM_UART~2374_combout\);

-- Location: LCCOMB_X62_Y35_N14
\u_RX|MEM_UART~3760\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3760_combout\ = (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3729_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3748_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3729_combout\,
	combout => \u_RX|MEM_UART~3760_combout\);

-- Location: FF_X62_Y35_N15
\u_RX|MEM_UART~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1089_q\);

-- Location: LCCOMB_X61_Y42_N16
\u_RX|MEM_UART~1081feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1081feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1081feeder_combout\);

-- Location: LCCOMB_X61_Y42_N6
\u_RX|MEM_UART~3761\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3761_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3729_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3750_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3729_combout\,
	combout => \u_RX|MEM_UART~3761_combout\);

-- Location: FF_X61_Y42_N17
\u_RX|MEM_UART~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1081feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1081_q\);

-- Location: LCCOMB_X63_Y42_N14
\u_RX|MEM_UART~3762\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3762_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3752_combout\ & \u_RX|MEM_UART~3729_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datad => \u_RX|MEM_UART~3729_combout\,
	combout => \u_RX|MEM_UART~3762_combout\);

-- Location: FF_X63_Y42_N9
\u_RX|MEM_UART~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1073_q\);

-- Location: LCCOMB_X63_Y42_N8
\u_RX|MEM_UART~2375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2375_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1081_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1073_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1081_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1073_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2375_combout\);

-- Location: LCCOMB_X63_Y39_N16
\u_RX|MEM_UART~3763\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3763_combout\ = (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~3754_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3729_combout\,
	datab => \u_RX|MEM_UART~3754_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3763_combout\);

-- Location: FF_X63_Y39_N31
\u_RX|MEM_UART~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1097_q\);

-- Location: LCCOMB_X63_Y39_N30
\u_RX|MEM_UART~2376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2376_combout\ = (\u_RX|MEM_UART~2375_combout\ & (((\u_RX|MEM_UART~1097_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2375_combout\ & (\u_RX|MEM_UART~1089_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1089_q\,
	datab => \u_RX|MEM_UART~2375_combout\,
	datac => \u_RX|MEM_UART~1097_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2376_combout\);

-- Location: LCCOMB_X63_Y39_N20
\u_RX|MEM_UART~2377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2377_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2374_combout\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2376_combout\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2374_combout\,
	datac => \u_RX|MEM_UART~2376_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2377_combout\);

-- Location: LCCOMB_X66_Y35_N16
\u_RX|MEM_UART~2380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2380_combout\ = (\u_RX|MEM_UART~2377_combout\ & ((\u_RX|MEM_UART~2379_combout\) # ((!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2377_combout\ & (((\u_RX|MEM_UART~2372_combout\ & \i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2379_combout\,
	datab => \u_RX|MEM_UART~2372_combout\,
	datac => \u_RX|MEM_UART~2377_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2380_combout\);

-- Location: LCCOMB_X60_Y43_N24
\u_RX|MEM_UART~1305feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1305feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1305feeder_combout\);

-- Location: LCCOMB_X60_Y43_N2
\u_RX|MEM_UART~3770\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3770_combout\ = (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3727_combout\,
	datab => \u_RX|MEM_UART~3768_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3770_combout\);

-- Location: FF_X60_Y43_N25
\u_RX|MEM_UART~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1305feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1305_q\);

-- Location: LCCOMB_X61_Y42_N22
\u_RX|MEM_UART~3771\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3771_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3729_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3729_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3771_combout\);

-- Location: FF_X61_Y42_N11
\u_RX|MEM_UART~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1049_q\);

-- Location: LCCOMB_X61_Y42_N10
\u_RX|MEM_UART~2381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2381_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1305_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1049_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1305_q\,
	datac => \u_RX|MEM_UART~1049_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2381_combout\);

-- Location: LCCOMB_X57_Y40_N28
\u_RX|MEM_UART~1177feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1177feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1177feeder_combout\);

-- Location: LCCOMB_X57_Y40_N26
\u_RX|MEM_UART~3769\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3769_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3722_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3722_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3769_combout\);

-- Location: FF_X57_Y40_N29
\u_RX|MEM_UART~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1177feeder_combout\,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1177_q\);

-- Location: LCCOMB_X67_Y36_N26
\u_RX|MEM_UART~3772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3772_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3731_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3731_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3772_combout\);

-- Location: FF_X67_Y36_N21
\u_RX|MEM_UART~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1433_q\);

-- Location: LCCOMB_X67_Y36_N20
\u_RX|MEM_UART~2382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2382_combout\ = (\u_RX|MEM_UART~2381_combout\ & (((\u_RX|MEM_UART~1433_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2381_combout\ & (\u_RX|MEM_UART~1177_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2381_combout\,
	datab => \u_RX|MEM_UART~1177_q\,
	datac => \u_RX|MEM_UART~1433_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2382_combout\);

-- Location: LCCOMB_X63_Y37_N4
\u_RX|MEM_UART~1297feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1297feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1297feeder_combout\);

-- Location: LCCOMB_X63_Y37_N10
\u_RX|MEM_UART~3779\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3779_combout\ = (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3727_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3778_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3727_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3779_combout\);

-- Location: FF_X63_Y37_N5
\u_RX|MEM_UART~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1297feeder_combout\,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1297_q\);

-- Location: LCCOMB_X66_Y36_N6
\u_RX|MEM_UART~3782\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3782_combout\ = (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3731_combout\,
	datab => \u_RX|MEM_UART~3778_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3782_combout\);

-- Location: FF_X66_Y36_N31
\u_RX|MEM_UART~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1425_q\);

-- Location: LCCOMB_X62_Y40_N18
\u_RX|MEM_UART~3781\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3781_combout\ = (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~3778_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3729_combout\,
	datab => \u_RX|MEM_UART~3778_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3781_combout\);

-- Location: FF_X62_Y40_N31
\u_RX|MEM_UART~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1041_q\);

-- Location: LCCOMB_X62_Y40_N24
\u_RX|MEM_UART~1169feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1169feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1169feeder_combout\);

-- Location: LCCOMB_X62_Y40_N6
\u_RX|MEM_UART~3780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3780_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3722_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3778_combout\,
	datac => \u_RX|MEM_UART~3722_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3780_combout\);

-- Location: FF_X62_Y40_N25
\u_RX|MEM_UART~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1169feeder_combout\,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1169_q\);

-- Location: LCCOMB_X62_Y40_N30
\u_RX|MEM_UART~2385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2385_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1169_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1041_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1041_q\,
	datad => \u_RX|MEM_UART~1169_q\,
	combout => \u_RX|MEM_UART~2385_combout\);

-- Location: LCCOMB_X66_Y36_N30
\u_RX|MEM_UART~2386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2386_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2385_combout\ & ((\u_RX|MEM_UART~1425_q\))) # (!\u_RX|MEM_UART~2385_combout\ & (\u_RX|MEM_UART~1297_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1297_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1425_q\,
	datad => \u_RX|MEM_UART~2385_combout\,
	combout => \u_RX|MEM_UART~2386_combout\);

-- Location: LCCOMB_X64_Y33_N2
\u_RX|MEM_UART~3776\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3776_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~3729_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~3729_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3776_combout\);

-- Location: FF_X64_Y33_N15
\u_RX|MEM_UART~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1057_q\);

-- Location: LCCOMB_X64_Y33_N16
\u_RX|MEM_UART~1185feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1185feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1185feeder_combout\);

-- Location: LCCOMB_X63_Y33_N30
\u_RX|MEM_UART~3775\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3775_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3773_combout\ & \u_RX|MEM_UART~3722_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3773_combout\,
	datad => \u_RX|MEM_UART~3722_combout\,
	combout => \u_RX|MEM_UART~3775_combout\);

-- Location: FF_X64_Y33_N17
\u_RX|MEM_UART~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1185feeder_combout\,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1185_q\);

-- Location: LCCOMB_X64_Y33_N14
\u_RX|MEM_UART~2383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2383_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1185_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1057_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1057_q\,
	datad => \u_RX|MEM_UART~1185_q\,
	combout => \u_RX|MEM_UART~2383_combout\);

-- Location: LCCOMB_X58_Y36_N2
\u_RX|MEM_UART~3774\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3774_combout\ = (\u_RX|MEM_UART~3727_combout\ & (\u_RX|MEM_UART~3773_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3727_combout\,
	datab => \u_RX|MEM_UART~3773_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3774_combout\);

-- Location: FF_X58_Y36_N3
\u_RX|MEM_UART~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1313_q\);

-- Location: LCCOMB_X66_Y36_N4
\u_RX|MEM_UART~3777\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3777_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3731_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3731_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3777_combout\);

-- Location: FF_X66_Y36_N9
\u_RX|MEM_UART~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1441_q\);

-- Location: LCCOMB_X66_Y36_N8
\u_RX|MEM_UART~2384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2384_combout\ = (\u_RX|MEM_UART~2383_combout\ & (((\u_RX|MEM_UART~1441_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2383_combout\ & (\u_RX|MEM_UART~1313_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2383_combout\,
	datab => \u_RX|MEM_UART~1313_q\,
	datac => \u_RX|MEM_UART~1441_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2384_combout\);

-- Location: LCCOMB_X67_Y35_N16
\u_RX|MEM_UART~2387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2387_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2384_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2386_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2384_combout\,
	combout => \u_RX|MEM_UART~2387_combout\);

-- Location: LCCOMB_X58_Y37_N4
\u_RX|MEM_UART~1321feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1321feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1321feeder_combout\);

-- Location: LCCOMB_X58_Y37_N2
\u_RX|MEM_UART~3785\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3785_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3727_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3727_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3785_combout\);

-- Location: FF_X58_Y37_N5
\u_RX|MEM_UART~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1321feeder_combout\,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1321_q\);

-- Location: LCCOMB_X64_Y40_N10
\u_RX|MEM_UART~3786\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3786_combout\ = (\u_RX|MEM_UART~3729_combout\ & (\u_RX|MEM_UART~3783_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3729_combout\,
	datab => \u_RX|MEM_UART~3783_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3786_combout\);

-- Location: FF_X64_Y40_N15
\u_RX|MEM_UART~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1065_q\);

-- Location: LCCOMB_X64_Y40_N14
\u_RX|MEM_UART~2388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2388_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1321_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~1065_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1321_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1065_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2388_combout\);

-- Location: LCCOMB_X65_Y40_N6
\u_RX|MEM_UART~3787\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3787_combout\ = (\u_RX|MEM_UART~3731_combout\ & (\u_RX|MEM_UART~3783_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3731_combout\,
	datab => \u_RX|MEM_UART~3783_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3787_combout\);

-- Location: FF_X65_Y40_N13
\u_RX|MEM_UART~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1449_q\);

-- Location: LCCOMB_X64_Y40_N20
\u_RX|MEM_UART~1193feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1193feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~1193feeder_combout\);

-- Location: LCCOMB_X64_Y40_N18
\u_RX|MEM_UART~3784\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3784_combout\ = (\u_RX|MEM_UART~3722_combout\ & (\u_RX|MEM_UART~3783_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3722_combout\,
	datab => \u_RX|MEM_UART~3783_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3784_combout\);

-- Location: FF_X64_Y40_N21
\u_RX|MEM_UART~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1193feeder_combout\,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1193_q\);

-- Location: LCCOMB_X65_Y40_N12
\u_RX|MEM_UART~2389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2389_combout\ = (\u_RX|MEM_UART~2388_combout\ & (((\u_RX|MEM_UART~1449_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2388_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2388_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1449_q\,
	datad => \u_RX|MEM_UART~1193_q\,
	combout => \u_RX|MEM_UART~2389_combout\);

-- Location: LCCOMB_X67_Y35_N10
\u_RX|MEM_UART~2390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2390_combout\ = (\u_RX|MEM_UART~2387_combout\ & (((\u_RX|MEM_UART~2389_combout\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2387_combout\ & (\u_RX|MEM_UART~2382_combout\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2382_combout\,
	datab => \u_RX|MEM_UART~2387_combout\,
	datac => \u_RX|MEM_UART~2389_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2390_combout\);

-- Location: LCCOMB_X67_Y35_N28
\u_RX|MEM_UART~2391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2391_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2380_combout\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((!\i_log_ADDR[3]~input_o\ & \u_RX|MEM_UART~2390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2380_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~2390_combout\,
	combout => \u_RX|MEM_UART~2391_combout\);

-- Location: LCCOMB_X63_Y34_N24
\u_RX|MEM_UART~2402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2402_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2391_combout\ & (\u_RX|MEM_UART~2401_combout\)) # (!\u_RX|MEM_UART~2391_combout\ & ((\u_RX|MEM_UART~2370_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~2391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2401_combout\,
	datac => \u_RX|MEM_UART~2370_combout\,
	datad => \u_RX|MEM_UART~2391_combout\,
	combout => \u_RX|MEM_UART~2402_combout\);

-- Location: LCCOMB_X61_Y31_N0
\u_RX|MEM_UART~769feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~769feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~769feeder_combout\);

-- Location: LCCOMB_X56_Y36_N10
\u_RX|MEM_UART~3810\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3810_combout\ = (\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(6) & (!\u_RX|r_COUNTER\(7) & !\u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(6),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3810_combout\);

-- Location: LCCOMB_X61_Y31_N24
\u_RX|MEM_UART~3824\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3824_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3810_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datac => \u_RX|MEM_UART~3810_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3824_combout\);

-- Location: FF_X61_Y31_N1
\u_RX|MEM_UART~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~769feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~769_q\);

-- Location: LCCOMB_X56_Y36_N6
\u_RX|MEM_UART~3814\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3814_combout\ = (\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(5) & (!\u_RX|r_COUNTER\(7) & \u_RX|r_COUNTER\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(5),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(6),
	combout => \u_RX|MEM_UART~3814_combout\);

-- Location: LCCOMB_X60_Y32_N28
\u_RX|MEM_UART~3827\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3827_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datac => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3827_combout\);

-- Location: FF_X60_Y32_N1
\u_RX|MEM_UART~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1025_q\);

-- Location: LCCOMB_X56_Y32_N28
\u_RX|MEM_UART~897feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~897feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~897feeder_combout\);

-- Location: LCCOMB_X57_Y36_N22
\u_RX|MEM_UART~3808\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3808_combout\ = (\u_RX|r_COUNTER\(6) & (!\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(5) & !\u_RX|r_COUNTER\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(6),
	datab => \u_RX|r_COUNTER\(4),
	datac => \u_RX|r_COUNTER\(5),
	datad => \u_RX|r_COUNTER\(7),
	combout => \u_RX|MEM_UART~3808_combout\);

-- Location: LCCOMB_X56_Y32_N30
\u_RX|MEM_UART~3825\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3825_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3808_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datac => \u_RX|MEM_UART~3808_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3825_combout\);

-- Location: FF_X56_Y32_N29
\u_RX|MEM_UART~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~897feeder_combout\,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~897_q\);

-- Location: LCCOMB_X56_Y36_N24
\u_RX|MEM_UART~3812\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3812_combout\ = (!\u_RX|r_COUNTER\(4) & (\u_RX|r_COUNTER\(6) & (!\u_RX|r_COUNTER\(7) & !\u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(6),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3812_combout\);

-- Location: LCCOMB_X56_Y35_N22
\u_RX|MEM_UART~3826\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3826_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3826_combout\);

-- Location: FF_X56_Y32_N15
\u_RX|MEM_UART~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~641_q\);

-- Location: LCCOMB_X56_Y32_N14
\u_RX|MEM_UART~2410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2410_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~897_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~897_q\,
	datac => \u_RX|MEM_UART~641_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2410_combout\);

-- Location: LCCOMB_X60_Y32_N0
\u_RX|MEM_UART~2411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2411_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2410_combout\ & ((\u_RX|MEM_UART~1025_q\))) # (!\u_RX|MEM_UART~2410_combout\ & (\u_RX|MEM_UART~769_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~769_q\,
	datac => \u_RX|MEM_UART~1025_q\,
	datad => \u_RX|MEM_UART~2410_combout\,
	combout => \u_RX|MEM_UART~2411_combout\);

-- Location: LCCOMB_X58_Y31_N0
\u_RX|MEM_UART~737feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~737feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~737feeder_combout\);

-- Location: LCCOMB_X58_Y31_N30
\u_RX|MEM_UART~3811\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3811_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3810_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3810_combout\,
	combout => \u_RX|MEM_UART~3811_combout\);

-- Location: FF_X58_Y31_N1
\u_RX|MEM_UART~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~737feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~737_q\);

-- Location: LCCOMB_X57_Y31_N30
\u_RX|MEM_UART~3813\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3813_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3723_combout\,
	combout => \u_RX|MEM_UART~3813_combout\);

-- Location: FF_X57_Y31_N13
\u_RX|MEM_UART~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~609_q\);

-- Location: LCCOMB_X57_Y31_N12
\u_RX|MEM_UART~2403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2403_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~737_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~609_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~737_q\,
	datac => \u_RX|MEM_UART~609_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2403_combout\);

-- Location: LCCOMB_X57_Y31_N16
\u_RX|MEM_UART~3815\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3815_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|MEM_UART~3723_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|MEM_UART~3723_combout\,
	combout => \u_RX|MEM_UART~3815_combout\);

-- Location: FF_X57_Y31_N3
\u_RX|MEM_UART~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~993_q\);

-- Location: LCCOMB_X57_Y32_N8
\u_RX|MEM_UART~3809\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3809_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3808_combout\ & \u_RX|MEM_UART~3723_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3808_combout\,
	datad => \u_RX|MEM_UART~3723_combout\,
	combout => \u_RX|MEM_UART~3809_combout\);

-- Location: FF_X57_Y32_N9
\u_RX|MEM_UART~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~865_q\);

-- Location: LCCOMB_X57_Y31_N2
\u_RX|MEM_UART~2404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2404_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2403_combout\ & (\u_RX|MEM_UART~993_q\)) # (!\u_RX|MEM_UART~2403_combout\ & ((\u_RX|MEM_UART~865_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2403_combout\,
	datac => \u_RX|MEM_UART~993_q\,
	datad => \u_RX|MEM_UART~865_q\,
	combout => \u_RX|MEM_UART~2404_combout\);

-- Location: LCCOMB_X58_Y32_N16
\u_RX|MEM_UART~3817\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3817_combout\ = (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3808_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3748_combout\,
	datab => \u_RX|MEM_UART~3808_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3817_combout\);

-- Location: FF_X58_Y32_N17
\u_RX|MEM_UART~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~833_q\);

-- Location: LCCOMB_X66_Y35_N14
\u_RX|MEM_UART~3818\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3818_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3748_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3812_combout\,
	datac => \u_RX|MEM_UART~3748_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3818_combout\);

-- Location: FF_X66_Y35_N31
\u_RX|MEM_UART~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~577_q\);

-- Location: LCCOMB_X66_Y35_N30
\u_RX|MEM_UART~2405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2405_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~833_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~577_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~833_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~577_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2405_combout\);

-- Location: LCCOMB_X67_Y34_N10
\u_RX|MEM_UART~3819\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3819_combout\ = (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3748_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3819_combout\);

-- Location: FF_X67_Y34_N5
\u_RX|MEM_UART~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~961_q\);

-- Location: LCCOMB_X67_Y35_N30
\u_RX|MEM_UART~3816\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3816_combout\ = (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3810_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3748_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3816_combout\);

-- Location: FF_X67_Y35_N31
\u_RX|MEM_UART~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~705_q\);

-- Location: LCCOMB_X67_Y34_N4
\u_RX|MEM_UART~2406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2406_combout\ = (\u_RX|MEM_UART~2405_combout\ & (((\u_RX|MEM_UART~961_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2405_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~705_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2405_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~961_q\,
	datad => \u_RX|MEM_UART~705_q\,
	combout => \u_RX|MEM_UART~2406_combout\);

-- Location: LCCOMB_X59_Y32_N14
\u_RX|MEM_UART~3822\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3822_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~3812_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3822_combout\);

-- Location: FF_X59_Y32_N21
\u_RX|MEM_UART~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~545_q\);

-- Location: LCCOMB_X63_Y31_N16
\u_RX|MEM_UART~3821\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3821_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3810_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3810_combout\,
	combout => \u_RX|MEM_UART~3821_combout\);

-- Location: FF_X63_Y31_N17
\u_RX|MEM_UART~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~673_q\);

-- Location: LCCOMB_X59_Y32_N20
\u_RX|MEM_UART~2407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2407_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~673_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~545_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~545_q\,
	datad => \u_RX|MEM_UART~673_q\,
	combout => \u_RX|MEM_UART~2407_combout\);

-- Location: LCCOMB_X57_Y32_N30
\u_RX|MEM_UART~3820\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3820_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3773_combout\ & \u_RX|MEM_UART~3808_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3773_combout\,
	datad => \u_RX|MEM_UART~3808_combout\,
	combout => \u_RX|MEM_UART~3820_combout\);

-- Location: FF_X57_Y32_N31
\u_RX|MEM_UART~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~801_q\);

-- Location: LCCOMB_X63_Y31_N14
\u_RX|MEM_UART~929feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~929feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~929feeder_combout\);

-- Location: LCCOMB_X63_Y31_N10
\u_RX|MEM_UART~3823\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3823_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3814_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3814_combout\,
	combout => \u_RX|MEM_UART~3823_combout\);

-- Location: FF_X63_Y31_N15
\u_RX|MEM_UART~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~929feeder_combout\,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~929_q\);

-- Location: LCCOMB_X59_Y31_N20
\u_RX|MEM_UART~2408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2408_combout\ = (\u_RX|MEM_UART~2407_combout\ & (((\u_RX|MEM_UART~929_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~2407_combout\ & (\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~801_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2407_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~801_q\,
	datad => \u_RX|MEM_UART~929_q\,
	combout => \u_RX|MEM_UART~2408_combout\);

-- Location: LCCOMB_X67_Y34_N18
\u_RX|MEM_UART~2409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2409_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2406_combout\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2408_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2406_combout\,
	datad => \u_RX|MEM_UART~2408_combout\,
	combout => \u_RX|MEM_UART~2409_combout\);

-- Location: LCCOMB_X59_Y36_N26
\u_RX|MEM_UART~2412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2412_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2409_combout\ & (\u_RX|MEM_UART~2411_combout\)) # (!\u_RX|MEM_UART~2409_combout\ & ((\u_RX|MEM_UART~2404_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~2409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2411_combout\,
	datab => \u_RX|MEM_UART~2404_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~2409_combout\,
	combout => \u_RX|MEM_UART~2412_combout\);

-- Location: LCCOMB_X58_Y34_N0
\u_RX|MEM_UART~3874\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3874_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3812_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3812_combout\,
	combout => \u_RX|MEM_UART~3874_combout\);

-- Location: FF_X58_Y34_N23
\u_RX|MEM_UART~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~649_q\);

-- Location: LCCOMB_X58_Y34_N12
\u_RX|MEM_UART~905feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~905feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~905feeder_combout\);

-- Location: LCCOMB_X58_Y34_N2
\u_RX|MEM_UART~3873\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3873_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3808_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~3808_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3873_combout\);

-- Location: FF_X58_Y34_N13
\u_RX|MEM_UART~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~905feeder_combout\,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~905_q\);

-- Location: LCCOMB_X58_Y34_N22
\u_RX|MEM_UART~2441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2441_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~905_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~649_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~649_q\,
	datad => \u_RX|MEM_UART~905_q\,
	combout => \u_RX|MEM_UART~2441_combout\);

-- Location: LCCOMB_X59_Y34_N22
\u_RX|MEM_UART~3875\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3875_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3814_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3814_combout\,
	combout => \u_RX|MEM_UART~3875_combout\);

-- Location: FF_X59_Y34_N3
\u_RX|MEM_UART~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1033_q\);

-- Location: LCCOMB_X59_Y34_N0
\u_RX|MEM_UART~777feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~777feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~777feeder_combout\);

-- Location: LCCOMB_X59_Y34_N18
\u_RX|MEM_UART~3872\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3872_combout\ = (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3810_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3872_combout\);

-- Location: FF_X59_Y34_N1
\u_RX|MEM_UART~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~777feeder_combout\,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~777_q\);

-- Location: LCCOMB_X59_Y34_N2
\u_RX|MEM_UART~2442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2442_combout\ = (\u_RX|MEM_UART~2441_combout\ & (((\u_RX|MEM_UART~1033_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2441_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~777_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2441_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1033_q\,
	datad => \u_RX|MEM_UART~777_q\,
	combout => \u_RX|MEM_UART~2442_combout\);

-- Location: LCCOMB_X67_Y38_N30
\u_RX|MEM_UART~3860\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3860_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3810_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3860_combout\);

-- Location: FF_X67_Y38_N31
\u_RX|MEM_UART~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~713_q\);

-- Location: LCCOMB_X64_Y37_N2
\u_RX|MEM_UART~3863\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3863_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3863_combout\);

-- Location: FF_X64_Y37_N31
\u_RX|MEM_UART~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~969_q\);

-- Location: LCCOMB_X65_Y37_N24
\u_RX|MEM_UART~841feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~841feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~841feeder_combout\);

-- Location: LCCOMB_X65_Y37_N6
\u_RX|MEM_UART~3861\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3861_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3808_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3808_combout\,
	combout => \u_RX|MEM_UART~3861_combout\);

-- Location: FF_X65_Y37_N25
\u_RX|MEM_UART~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~841feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~841_q\);

-- Location: LCCOMB_X64_Y37_N22
\u_RX|MEM_UART~3862\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3862_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3754_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~3754_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3862_combout\);

-- Location: FF_X64_Y37_N21
\u_RX|MEM_UART~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~585_q\);

-- Location: LCCOMB_X64_Y37_N20
\u_RX|MEM_UART~2434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2434_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~841_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~841_q\,
	datac => \u_RX|MEM_UART~585_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2434_combout\);

-- Location: LCCOMB_X64_Y37_N30
\u_RX|MEM_UART~2435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2435_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2434_combout\ & ((\u_RX|MEM_UART~969_q\))) # (!\u_RX|MEM_UART~2434_combout\ & (\u_RX|MEM_UART~713_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~713_q\,
	datac => \u_RX|MEM_UART~969_q\,
	datad => \u_RX|MEM_UART~2434_combout\,
	combout => \u_RX|MEM_UART~2435_combout\);

-- Location: LCCOMB_X51_Y34_N12
\u_RX|MEM_UART~873feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~873feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~873feeder_combout\);

-- Location: LCCOMB_X51_Y34_N4
\u_RX|MEM_UART~3864\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3864_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3808_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3743_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3808_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3743_combout\,
	combout => \u_RX|MEM_UART~3864_combout\);

-- Location: FF_X51_Y34_N13
\u_RX|MEM_UART~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~873feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~873_q\);

-- Location: LCCOMB_X51_Y38_N6
\u_RX|MEM_UART~3867\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3867_combout\ = (\u_RX|MEM_UART~3814_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3814_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3867_combout\);

-- Location: FF_X51_Y38_N9
\u_RX|MEM_UART~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1001_q\);

-- Location: LCCOMB_X54_Y38_N2
\u_RX|MEM_UART~3866\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3866_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3866_combout\);

-- Location: FF_X54_Y38_N31
\u_RX|MEM_UART~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~617_q\);

-- Location: LCCOMB_X54_Y38_N0
\u_RX|MEM_UART~745feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~745feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~745feeder_combout\);

-- Location: LCCOMB_X54_Y38_N6
\u_RX|MEM_UART~3865\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3865_combout\ = (\u_RX|MEM_UART~3743_combout\ & (\u_RX|MEM_UART~3810_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3743_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3865_combout\);

-- Location: FF_X54_Y38_N1
\u_RX|MEM_UART~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~745feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~745_q\);

-- Location: LCCOMB_X54_Y38_N30
\u_RX|MEM_UART~2436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2436_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~745_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~617_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~617_q\,
	datad => \u_RX|MEM_UART~745_q\,
	combout => \u_RX|MEM_UART~2436_combout\);

-- Location: LCCOMB_X51_Y38_N8
\u_RX|MEM_UART~2437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2437_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2436_combout\ & ((\u_RX|MEM_UART~1001_q\))) # (!\u_RX|MEM_UART~2436_combout\ & (\u_RX|MEM_UART~873_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~873_q\,
	datac => \u_RX|MEM_UART~1001_q\,
	datad => \u_RX|MEM_UART~2436_combout\,
	combout => \u_RX|MEM_UART~2437_combout\);

-- Location: LCCOMB_X61_Y34_N26
\u_RX|MEM_UART~3870\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3870_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3812_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3812_combout\,
	combout => \u_RX|MEM_UART~3870_combout\);

-- Location: FF_X61_Y34_N5
\u_RX|MEM_UART~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~553_q\);

-- Location: LCCOMB_X60_Y34_N20
\u_RX|MEM_UART~681feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~681feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~681feeder_combout\);

-- Location: LCCOMB_X60_Y34_N10
\u_RX|MEM_UART~3869\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3869_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3783_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3783_combout\,
	combout => \u_RX|MEM_UART~3869_combout\);

-- Location: FF_X60_Y34_N21
\u_RX|MEM_UART~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~681feeder_combout\,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~681_q\);

-- Location: LCCOMB_X61_Y34_N4
\u_RX|MEM_UART~2438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2438_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~681_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~553_q\,
	datad => \u_RX|MEM_UART~681_q\,
	combout => \u_RX|MEM_UART~2438_combout\);

-- Location: LCCOMB_X61_Y34_N0
\u_RX|MEM_UART~3871\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3871_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|MEM_UART~3783_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|MEM_UART~3783_combout\,
	combout => \u_RX|MEM_UART~3871_combout\);

-- Location: FF_X61_Y34_N19
\u_RX|MEM_UART~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~937_q\);

-- Location: LCCOMB_X60_Y36_N14
\u_RX|MEM_UART~809feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~809feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~809feeder_combout\);

-- Location: LCCOMB_X60_Y36_N10
\u_RX|MEM_UART~3868\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3868_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3808_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~3808_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3868_combout\);

-- Location: FF_X60_Y36_N15
\u_RX|MEM_UART~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~809feeder_combout\,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~809_q\);

-- Location: LCCOMB_X61_Y34_N18
\u_RX|MEM_UART~2439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2439_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2438_combout\ & (\u_RX|MEM_UART~937_q\)) # (!\u_RX|MEM_UART~2438_combout\ & ((\u_RX|MEM_UART~809_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2438_combout\,
	datac => \u_RX|MEM_UART~937_q\,
	datad => \u_RX|MEM_UART~809_q\,
	combout => \u_RX|MEM_UART~2439_combout\);

-- Location: LCCOMB_X59_Y37_N8
\u_RX|MEM_UART~2440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2440_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~2437_combout\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2437_combout\,
	datad => \u_RX|MEM_UART~2439_combout\,
	combout => \u_RX|MEM_UART~2440_combout\);

-- Location: LCCOMB_X59_Y37_N22
\u_RX|MEM_UART~2443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2443_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2440_combout\ & (\u_RX|MEM_UART~2442_combout\)) # (!\u_RX|MEM_UART~2440_combout\ & ((\u_RX|MEM_UART~2435_combout\))))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~2440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2442_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2435_combout\,
	datad => \u_RX|MEM_UART~2440_combout\,
	combout => \u_RX|MEM_UART~2443_combout\);

-- Location: LCCOMB_X50_Y36_N4
\u_RX|MEM_UART~3846\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3846_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3738_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3738_combout\,
	combout => \u_RX|MEM_UART~3846_combout\);

-- Location: FF_X50_Y36_N29
\u_RX|MEM_UART~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~593_q\);

-- Location: LCCOMB_X50_Y35_N0
\u_RX|MEM_UART~721feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~721feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~721feeder_combout\);

-- Location: LCCOMB_X51_Y35_N24
\u_RX|MEM_UART~3845\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3845_combout\ = (\u_RX|MEM_UART~3738_combout\ & (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3738_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3845_combout\);

-- Location: FF_X50_Y35_N1
\u_RX|MEM_UART~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~721feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~721_q\);

-- Location: LCCOMB_X50_Y36_N28
\u_RX|MEM_UART~2423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2423_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~721_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~593_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~593_q\,
	datad => \u_RX|MEM_UART~721_q\,
	combout => \u_RX|MEM_UART~2423_combout\);

-- Location: LCCOMB_X50_Y35_N2
\u_RX|MEM_UART~3847\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3847_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3814_combout\ & (\u_RX|MEM_UART~3738_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datac => \u_RX|MEM_UART~3738_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3847_combout\);

-- Location: FF_X50_Y35_N19
\u_RX|MEM_UART~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~977_q\);

-- Location: LCCOMB_X54_Y36_N28
\u_RX|MEM_UART~849feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~849feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~849feeder_combout\);

-- Location: LCCOMB_X54_Y36_N8
\u_RX|MEM_UART~3844\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3844_combout\ = (\u_RX|MEM_UART~3738_combout\ & (\u_RX|MEM_UART~3808_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3738_combout\,
	datab => \u_RX|MEM_UART~3808_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3844_combout\);

-- Location: FF_X54_Y36_N29
\u_RX|MEM_UART~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~849feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~849_q\);

-- Location: LCCOMB_X50_Y35_N18
\u_RX|MEM_UART~2424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2424_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2423_combout\ & (\u_RX|MEM_UART~977_q\)) # (!\u_RX|MEM_UART~2423_combout\ & ((\u_RX|MEM_UART~849_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2423_combout\,
	datac => \u_RX|MEM_UART~977_q\,
	datad => \u_RX|MEM_UART~849_q\,
	combout => \u_RX|MEM_UART~2424_combout\);

-- Location: LCCOMB_X60_Y36_N16
\u_RX|MEM_UART~3852\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3852_combout\ = (\u_RX|MEM_UART~3808_combout\ & (\u_RX|MEM_UART~3778_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3808_combout\,
	datab => \u_RX|MEM_UART~3778_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3852_combout\);

-- Location: FF_X60_Y36_N17
\u_RX|MEM_UART~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~785_q\);

-- Location: LCCOMB_X63_Y32_N6
\u_RX|MEM_UART~3855\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3855_combout\ = (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3778_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3855_combout\);

-- Location: FF_X63_Y32_N27
\u_RX|MEM_UART~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~913_q\);

-- Location: LCCOMB_X59_Y32_N2
\u_RX|MEM_UART~3854\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3854_combout\ = (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3812_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3778_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3812_combout\,
	combout => \u_RX|MEM_UART~3854_combout\);

-- Location: FF_X59_Y32_N19
\u_RX|MEM_UART~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~529_q\);

-- Location: LCCOMB_X63_Y32_N8
\u_RX|MEM_UART~657feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~657feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~657feeder_combout\);

-- Location: LCCOMB_X63_Y32_N10
\u_RX|MEM_UART~3853\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3853_combout\ = (\u_RX|MEM_UART~3810_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3778_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3810_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3778_combout\,
	combout => \u_RX|MEM_UART~3853_combout\);

-- Location: FF_X63_Y32_N9
\u_RX|MEM_UART~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~657feeder_combout\,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~657_q\);

-- Location: LCCOMB_X59_Y32_N18
\u_RX|MEM_UART~2427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2427_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~657_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~529_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~529_q\,
	datad => \u_RX|MEM_UART~657_q\,
	combout => \u_RX|MEM_UART~2427_combout\);

-- Location: LCCOMB_X63_Y32_N26
\u_RX|MEM_UART~2428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2428_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2427_combout\ & ((\u_RX|MEM_UART~913_q\))) # (!\u_RX|MEM_UART~2427_combout\ & (\u_RX|MEM_UART~785_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~785_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~913_q\,
	datad => \u_RX|MEM_UART~2427_combout\,
	combout => \u_RX|MEM_UART~2428_combout\);

-- Location: LCCOMB_X62_Y34_N12
\u_RX|MEM_UART~817feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~817feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~817feeder_combout\);

-- Location: LCCOMB_X62_Y34_N26
\u_RX|MEM_UART~3849\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3849_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3808_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3808_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3849_combout\);

-- Location: FF_X62_Y34_N13
\u_RX|MEM_UART~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~817feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~817_q\);

-- Location: LCCOMB_X63_Y41_N20
\u_RX|MEM_UART~3850\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3850_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3812_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3812_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3850_combout\);

-- Location: FF_X63_Y41_N13
\u_RX|MEM_UART~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~561_q\);

-- Location: LCCOMB_X63_Y41_N12
\u_RX|MEM_UART~2425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2425_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~817_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~817_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~561_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2425_combout\);

-- Location: LCCOMB_X67_Y38_N24
\u_RX|MEM_UART~689feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~689feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~689feeder_combout\);

-- Location: LCCOMB_X67_Y38_N18
\u_RX|MEM_UART~3848\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3848_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3810_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3848_combout\);

-- Location: FF_X67_Y38_N25
\u_RX|MEM_UART~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~689feeder_combout\,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~689_q\);

-- Location: LCCOMB_X64_Y34_N18
\u_RX|MEM_UART~3851\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3851_combout\ = (\u_RX|MEM_UART~3814_combout\ & (\u_RX|MEM_UART~3752_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3814_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3851_combout\);

-- Location: FF_X64_Y34_N27
\u_RX|MEM_UART~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~945_q\);

-- Location: LCCOMB_X64_Y34_N26
\u_RX|MEM_UART~2426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2426_combout\ = (\u_RX|MEM_UART~2425_combout\ & (((\u_RX|MEM_UART~945_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2425_combout\ & (\u_RX|MEM_UART~689_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2425_combout\,
	datab => \u_RX|MEM_UART~689_q\,
	datac => \u_RX|MEM_UART~945_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2426_combout\);

-- Location: LCCOMB_X56_Y38_N8
\u_RX|MEM_UART~2429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2429_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2426_combout\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2428_combout\,
	datac => \u_RX|MEM_UART~2426_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2429_combout\);

-- Location: LCCOMB_X49_Y33_N28
\u_RX|MEM_UART~753feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~753feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~753feeder_combout\);

-- Location: LCCOMB_X49_Y33_N2
\u_RX|MEM_UART~3856\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3856_combout\ = (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3810_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3856_combout\);

-- Location: FF_X49_Y33_N29
\u_RX|MEM_UART~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~753feeder_combout\,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~753_q\);

-- Location: LCCOMB_X49_Y33_N14
\u_RX|MEM_UART~3859\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3859_combout\ = (\u_RX|MEM_UART~3814_combout\ & (\u_RX|MEM_UART~3792_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3814_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3859_combout\);

-- Location: FF_X49_Y33_N19
\u_RX|MEM_UART~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1009_q\);

-- Location: LCCOMB_X52_Y34_N28
\u_RX|MEM_UART~881feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~881feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~881feeder_combout\);

-- Location: LCCOMB_X52_Y34_N26
\u_RX|MEM_UART~3857\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3857_combout\ = (\u_RX|MEM_UART~3808_combout\ & (\u_RX|MEM_UART~3792_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3808_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3857_combout\);

-- Location: FF_X52_Y34_N29
\u_RX|MEM_UART~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~881feeder_combout\,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~881_q\);

-- Location: LCCOMB_X52_Y34_N14
\u_RX|MEM_UART~3858\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3858_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3792_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3858_combout\);

-- Location: FF_X52_Y34_N19
\u_RX|MEM_UART~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~625_q\);

-- Location: LCCOMB_X52_Y34_N18
\u_RX|MEM_UART~2430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2430_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~881_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~625_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~881_q\,
	datac => \u_RX|MEM_UART~625_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2430_combout\);

-- Location: LCCOMB_X49_Y33_N18
\u_RX|MEM_UART~2431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2431_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2430_combout\ & ((\u_RX|MEM_UART~1009_q\))) # (!\u_RX|MEM_UART~2430_combout\ & (\u_RX|MEM_UART~753_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~753_q\,
	datac => \u_RX|MEM_UART~1009_q\,
	datad => \u_RX|MEM_UART~2430_combout\,
	combout => \u_RX|MEM_UART~2431_combout\);

-- Location: LCCOMB_X56_Y38_N6
\u_RX|MEM_UART~2432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2432_combout\ = (\u_RX|MEM_UART~2429_combout\ & (((\u_RX|MEM_UART~2431_combout\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2429_combout\ & (\u_RX|MEM_UART~2424_combout\ & (\i_log_ADDR[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2424_combout\,
	datab => \u_RX|MEM_UART~2429_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~2431_combout\,
	combout => \u_RX|MEM_UART~2432_combout\);

-- Location: LCCOMB_X52_Y41_N4
\u_RX|MEM_UART~3833\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3833_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3810_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|MEM_UART~3810_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3833_combout\);

-- Location: FF_X52_Y41_N5
\u_RX|MEM_UART~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~729_q\);

-- Location: LCCOMB_X52_Y41_N22
\u_RX|MEM_UART~3834\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3834_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3812_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|MEM_UART~3812_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3834_combout\);

-- Location: FF_X52_Y41_N3
\u_RX|MEM_UART~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~601_q\);

-- Location: LCCOMB_X52_Y41_N2
\u_RX|MEM_UART~2415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2415_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~729_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~601_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~729_q\,
	datac => \u_RX|MEM_UART~601_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2415_combout\);

-- Location: LCCOMB_X49_Y39_N16
\u_RX|MEM_UART~3835\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3835_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3835_combout\);

-- Location: FF_X49_Y39_N15
\u_RX|MEM_UART~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~985_q\);

-- Location: LCCOMB_X49_Y39_N28
\u_RX|MEM_UART~857feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~857feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~857feeder_combout\);

-- Location: LCCOMB_X49_Y39_N2
\u_RX|MEM_UART~3832\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3832_combout\ = (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3808_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3733_combout\,
	datab => \u_RX|MEM_UART~3808_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3832_combout\);

-- Location: FF_X49_Y39_N29
\u_RX|MEM_UART~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~857feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~857_q\);

-- Location: LCCOMB_X49_Y39_N14
\u_RX|MEM_UART~2416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2416_combout\ = (\u_RX|MEM_UART~2415_combout\ & (((\u_RX|MEM_UART~985_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~2415_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~857_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2415_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~985_q\,
	datad => \u_RX|MEM_UART~857_q\,
	combout => \u_RX|MEM_UART~2416_combout\);

-- Location: LCCOMB_X56_Y41_N6
\u_RX|MEM_UART~3837\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3837_combout\ = (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3768_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3810_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3768_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3837_combout\);

-- Location: FF_X56_Y41_N5
\u_RX|MEM_UART~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~665_q\);

-- Location: LCCOMB_X56_Y33_N0
\u_RX|MEM_UART~537feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~537feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~537feeder_combout\);

-- Location: LCCOMB_X56_Y33_N10
\u_RX|MEM_UART~3838\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3838_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3768_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3768_combout\,
	combout => \u_RX|MEM_UART~3838_combout\);

-- Location: FF_X56_Y33_N1
\u_RX|MEM_UART~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~537feeder_combout\,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~537_q\);

-- Location: LCCOMB_X56_Y41_N4
\u_RX|MEM_UART~2417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2417_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~665_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~537_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~665_q\,
	datad => \u_RX|MEM_UART~537_q\,
	combout => \u_RX|MEM_UART~2417_combout\);

-- Location: LCCOMB_X57_Y35_N0
\u_RX|MEM_UART~3839\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3839_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3814_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3768_combout\,
	datac => \u_RX|MEM_UART~3814_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3839_combout\);

-- Location: FF_X57_Y35_N9
\u_RX|MEM_UART~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~921_q\);

-- Location: LCCOMB_X57_Y36_N8
\u_RX|MEM_UART~3836\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3836_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3808_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datad => \u_RX|MEM_UART~3808_combout\,
	combout => \u_RX|MEM_UART~3836_combout\);

-- Location: FF_X57_Y36_N9
\u_RX|MEM_UART~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~793_q\);

-- Location: LCCOMB_X57_Y35_N8
\u_RX|MEM_UART~2418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2418_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2417_combout\ & (\u_RX|MEM_UART~921_q\)) # (!\u_RX|MEM_UART~2417_combout\ & ((\u_RX|MEM_UART~793_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2417_combout\,
	datac => \u_RX|MEM_UART~921_q\,
	datad => \u_RX|MEM_UART~793_q\,
	combout => \u_RX|MEM_UART~2418_combout\);

-- Location: LCCOMB_X54_Y39_N24
\u_RX|MEM_UART~2419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2419_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2416_combout\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2418_combout\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2416_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2418_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2419_combout\);

-- Location: LCCOMB_X65_Y33_N2
\u_RX|MEM_UART~3830\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3830_combout\ = (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3750_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3812_combout\,
	datab => \u_RX|MEM_UART~3750_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3830_combout\);

-- Location: FF_X65_Y33_N27
\u_RX|MEM_UART~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~569_q\);

-- Location: LCCOMB_X65_Y33_N28
\u_RX|MEM_UART~825feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~825feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~825feeder_combout\);

-- Location: LCCOMB_X65_Y33_N14
\u_RX|MEM_UART~3829\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3829_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3808_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3750_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3808_combout\,
	combout => \u_RX|MEM_UART~3829_combout\);

-- Location: FF_X65_Y33_N29
\u_RX|MEM_UART~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~825feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~825_q\);

-- Location: LCCOMB_X65_Y33_N26
\u_RX|MEM_UART~2413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2413_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~825_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~569_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~569_q\,
	datad => \u_RX|MEM_UART~825_q\,
	combout => \u_RX|MEM_UART~2413_combout\);

-- Location: LCCOMB_X64_Y34_N4
\u_RX|MEM_UART~3831\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3831_combout\ = (\u_RX|MEM_UART~3814_combout\ & (\u_RX|MEM_UART~3750_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3814_combout\,
	datab => \u_RX|MEM_UART~3750_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3831_combout\);

-- Location: FF_X64_Y34_N1
\u_RX|MEM_UART~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~953_q\);

-- Location: LCCOMB_X66_Y41_N12
\u_RX|MEM_UART~697feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~697feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~697feeder_combout\);

-- Location: LCCOMB_X66_Y41_N6
\u_RX|MEM_UART~3828\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3828_combout\ = (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3750_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3810_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3750_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3828_combout\);

-- Location: FF_X66_Y41_N13
\u_RX|MEM_UART~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~697feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~697_q\);

-- Location: LCCOMB_X64_Y34_N0
\u_RX|MEM_UART~2414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2414_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2413_combout\ & (\u_RX|MEM_UART~953_q\)) # (!\u_RX|MEM_UART~2413_combout\ & ((\u_RX|MEM_UART~697_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2413_combout\,
	datac => \u_RX|MEM_UART~953_q\,
	datad => \u_RX|MEM_UART~697_q\,
	combout => \u_RX|MEM_UART~2414_combout\);

-- Location: LCCOMB_X49_Y36_N12
\u_RX|MEM_UART~889feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~889feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~889feeder_combout\);

-- Location: LCCOMB_X49_Y36_N22
\u_RX|MEM_UART~3841\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3841_combout\ = (\u_RX|MEM_UART~3808_combout\ & (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3808_combout\,
	datab => \u_RX|MEM_UART~3790_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3841_combout\);

-- Location: FF_X49_Y36_N13
\u_RX|MEM_UART~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~889feeder_combout\,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~889_q\);

-- Location: LCCOMB_X47_Y41_N16
\u_RX|MEM_UART~3842\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3842_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3812_combout\ & (\u_RX|MEM_UART~3790_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3812_combout\,
	datac => \u_RX|MEM_UART~3790_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3842_combout\);

-- Location: FF_X47_Y41_N9
\u_RX|MEM_UART~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~633_q\);

-- Location: LCCOMB_X47_Y41_N8
\u_RX|MEM_UART~2420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2420_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~889_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~633_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~889_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~633_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2420_combout\);

-- Location: LCCOMB_X50_Y41_N4
\u_RX|MEM_UART~761feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~761feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~761feeder_combout\);

-- Location: LCCOMB_X50_Y41_N8
\u_RX|MEM_UART~3840\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3840_combout\ = (\u_RX|MEM_UART~3810_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3790_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3810_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3790_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3840_combout\);

-- Location: FF_X50_Y41_N5
\u_RX|MEM_UART~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~761feeder_combout\,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~761_q\);

-- Location: LCCOMB_X49_Y40_N6
\u_RX|MEM_UART~3843\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3843_combout\ = (\u_RX|MEM_UART~3814_combout\ & (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3814_combout\,
	datab => \u_RX|MEM_UART~3790_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3843_combout\);

-- Location: FF_X49_Y40_N13
\u_RX|MEM_UART~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1017_q\);

-- Location: LCCOMB_X49_Y40_N12
\u_RX|MEM_UART~2421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2421_combout\ = (\u_RX|MEM_UART~2420_combout\ & (((\u_RX|MEM_UART~1017_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2420_combout\ & (\u_RX|MEM_UART~761_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2420_combout\,
	datab => \u_RX|MEM_UART~761_q\,
	datac => \u_RX|MEM_UART~1017_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2421_combout\);

-- Location: LCCOMB_X51_Y39_N20
\u_RX|MEM_UART~2422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2422_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2419_combout\ & ((\u_RX|MEM_UART~2421_combout\))) # (!\u_RX|MEM_UART~2419_combout\ & (\u_RX|MEM_UART~2414_combout\)))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2419_combout\,
	datac => \u_RX|MEM_UART~2414_combout\,
	datad => \u_RX|MEM_UART~2421_combout\,
	combout => \u_RX|MEM_UART~2422_combout\);

-- Location: LCCOMB_X67_Y35_N20
\u_RX|MEM_UART~2433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2433_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2422_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2432_combout\,
	datab => \u_RX|MEM_UART~2422_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2433_combout\);

-- Location: LCCOMB_X67_Y35_N18
\u_RX|MEM_UART~2444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2444_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2433_combout\ & ((\u_RX|MEM_UART~2443_combout\))) # (!\u_RX|MEM_UART~2433_combout\ & (\u_RX|MEM_UART~2412_combout\)))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~2433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2412_combout\,
	datab => \u_RX|MEM_UART~2443_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2433_combout\,
	combout => \u_RX|MEM_UART~2444_combout\);

-- Location: IOIBUF_X54_Y54_N15
\i_log_ADDR[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_log_ADDR(6),
	o => \i_log_ADDR[6]~input_o\);

-- Location: LCCOMB_X66_Y34_N26
\u_RX|MEM_UART~449feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~449feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~449feeder_combout\);

-- Location: LCCOMB_X56_Y36_N2
\u_RX|MEM_UART~3927\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3927_combout\ = (\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(6) & (!\u_RX|r_COUNTER\(7) & \u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(6),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3927_combout\);

-- Location: LCCOMB_X66_Y34_N22
\u_RX|MEM_UART~3928\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3928_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3748_combout\ & \u_RX|MEM_UART~3927_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3748_combout\,
	datad => \u_RX|MEM_UART~3927_combout\,
	combout => \u_RX|MEM_UART~3928_combout\);

-- Location: FF_X66_Y34_N27
\u_RX|MEM_UART~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~449feeder_combout\,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~449_q\);

-- Location: LCCOMB_X61_Y37_N22
\u_RX|MEM_UART~3931\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3931_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3927_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3754_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3927_combout\,
	combout => \u_RX|MEM_UART~3931_combout\);

-- Location: FF_X61_Y37_N25
\u_RX|MEM_UART~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~457_q\);

-- Location: LCCOMB_X61_Y38_N16
\u_RX|MEM_UART~441feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~441feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~441feeder_combout\);

-- Location: LCCOMB_X61_Y38_N30
\u_RX|MEM_UART~3929\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3929_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3750_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3927_combout\,
	datac => \u_RX|MEM_UART~3750_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3929_combout\);

-- Location: FF_X61_Y38_N17
\u_RX|MEM_UART~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~441feeder_combout\,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~441_q\);

-- Location: LCCOMB_X65_Y34_N10
\u_RX|MEM_UART~3930\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3930_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3752_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3930_combout\);

-- Location: FF_X65_Y34_N7
\u_RX|MEM_UART~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~433_q\);

-- Location: LCCOMB_X65_Y34_N6
\u_RX|MEM_UART~2476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2476_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~441_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~433_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~441_q\,
	datac => \u_RX|MEM_UART~433_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2476_combout\);

-- Location: LCCOMB_X61_Y37_N24
\u_RX|MEM_UART~2477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2477_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2476_combout\ & ((\u_RX|MEM_UART~457_q\))) # (!\u_RX|MEM_UART~2476_combout\ & (\u_RX|MEM_UART~449_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~449_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~457_q\,
	datad => \u_RX|MEM_UART~2476_combout\,
	combout => \u_RX|MEM_UART~2477_combout\);

-- Location: LCCOMB_X60_Y35_N24
\u_RX|MEM_UART~3940\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3940_combout\ = (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3927_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3788_combout\,
	datab => \u_RX|MEM_UART~3927_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3940_combout\);

-- Location: FF_X60_Y35_N25
\u_RX|MEM_UART~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~513_q\);

-- Location: LCCOMB_X50_Y33_N16
\u_RX|MEM_UART~3942\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3942_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3725_combout\ & \u_RX|MEM_UART~3792_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3725_combout\,
	datac => \u_RX|MEM_UART~3792_combout\,
	combout => \u_RX|MEM_UART~3942_combout\);

-- Location: FF_X50_Y33_N1
\u_RX|MEM_UART~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~497_q\);

-- Location: LCCOMB_X49_Y40_N14
\u_RX|MEM_UART~3941\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3941_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3790_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3790_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3941_combout\);

-- Location: FF_X49_Y40_N15
\u_RX|MEM_UART~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~505_q\);

-- Location: LCCOMB_X50_Y33_N0
\u_RX|MEM_UART~2483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2483_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~505_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~497_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~497_q\,
	datad => \u_RX|MEM_UART~505_q\,
	combout => \u_RX|MEM_UART~2483_combout\);

-- Location: LCCOMB_X64_Y35_N10
\u_RX|MEM_UART~3943\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3943_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datac => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3943_combout\);

-- Location: FF_X64_Y35_N29
\u_RX|MEM_UART~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~521_q\);

-- Location: LCCOMB_X64_Y35_N28
\u_RX|MEM_UART~2484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2484_combout\ = (\u_RX|MEM_UART~2483_combout\ & (((\u_RX|MEM_UART~521_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2483_combout\ & (\u_RX|MEM_UART~513_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~513_q\,
	datab => \u_RX|MEM_UART~2483_combout\,
	datac => \u_RX|MEM_UART~521_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2484_combout\);

-- Location: LCCOMB_X62_Y36_N18
\u_RX|MEM_UART~3938\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3938_combout\ = (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3927_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3778_combout\,
	datab => \u_RX|MEM_UART~3927_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3938_combout\);

-- Location: FF_X62_Y36_N7
\u_RX|MEM_UART~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~401_q\);

-- Location: LCCOMB_X61_Y36_N28
\u_RX|MEM_UART~417feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~417feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~417feeder_combout\);

-- Location: LCCOMB_X61_Y36_N4
\u_RX|MEM_UART~3937\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3937_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3773_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3773_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3937_combout\);

-- Location: FF_X61_Y36_N29
\u_RX|MEM_UART~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~417feeder_combout\,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~417_q\);

-- Location: LCCOMB_X62_Y36_N6
\u_RX|MEM_UART~2480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2480_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~417_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~401_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~401_q\,
	datad => \u_RX|MEM_UART~417_q\,
	combout => \u_RX|MEM_UART~2480_combout\);

-- Location: LCCOMB_X61_Y36_N18
\u_RX|MEM_UART~3939\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3939_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3783_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3783_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3939_combout\);

-- Location: FF_X61_Y36_N15
\u_RX|MEM_UART~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~425_q\);

-- Location: LCCOMB_X57_Y35_N22
\u_RX|MEM_UART~409feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~409feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~409feeder_combout\);

-- Location: LCCOMB_X59_Y38_N16
\u_RX|MEM_UART~3936\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3936_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3768_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3768_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3936_combout\);

-- Location: FF_X57_Y35_N23
\u_RX|MEM_UART~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~409feeder_combout\,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~409_q\);

-- Location: LCCOMB_X61_Y36_N14
\u_RX|MEM_UART~2481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2481_combout\ = (\u_RX|MEM_UART~2480_combout\ & (((\u_RX|MEM_UART~425_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2480_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~409_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2480_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~425_q\,
	datad => \u_RX|MEM_UART~409_q\,
	combout => \u_RX|MEM_UART~2481_combout\);

-- Location: LCCOMB_X51_Y35_N20
\u_RX|MEM_UART~3934\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3934_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3738_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3738_combout\,
	combout => \u_RX|MEM_UART~3934_combout\);

-- Location: FF_X51_Y35_N23
\u_RX|MEM_UART~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~465_q\);

-- Location: LCCOMB_X51_Y35_N12
\u_RX|MEM_UART~481feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~481feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~481feeder_combout\);

-- Location: LCCOMB_X58_Y33_N2
\u_RX|MEM_UART~3933\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3933_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3927_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3927_combout\,
	combout => \u_RX|MEM_UART~3933_combout\);

-- Location: FF_X51_Y35_N13
\u_RX|MEM_UART~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~481feeder_combout\,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~481_q\);

-- Location: LCCOMB_X51_Y35_N22
\u_RX|MEM_UART~2478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2478_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~481_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~465_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~465_q\,
	datad => \u_RX|MEM_UART~481_q\,
	combout => \u_RX|MEM_UART~2478_combout\);

-- Location: LCCOMB_X50_Y39_N14
\u_RX|MEM_UART~3935\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3935_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3935_combout\);

-- Location: FF_X50_Y39_N27
\u_RX|MEM_UART~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~489_q\);

-- Location: LCCOMB_X51_Y42_N18
\u_RX|MEM_UART~3932\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3932_combout\ = (\u_RX|MEM_UART~3927_combout\ & (\u_RX|MEM_UART~3733_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3927_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3932_combout\);

-- Location: FF_X51_Y42_N19
\u_RX|MEM_UART~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~473_q\);

-- Location: LCCOMB_X50_Y39_N26
\u_RX|MEM_UART~2479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2479_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2478_combout\ & (\u_RX|MEM_UART~489_q\)) # (!\u_RX|MEM_UART~2478_combout\ & ((\u_RX|MEM_UART~473_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2478_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2478_combout\,
	datac => \u_RX|MEM_UART~489_q\,
	datad => \u_RX|MEM_UART~473_q\,
	combout => \u_RX|MEM_UART~2479_combout\);

-- Location: LCCOMB_X57_Y43_N26
\u_RX|MEM_UART~2482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2482_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~2479_combout\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2481_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2481_combout\,
	datad => \u_RX|MEM_UART~2479_combout\,
	combout => \u_RX|MEM_UART~2482_combout\);

-- Location: LCCOMB_X65_Y37_N0
\u_RX|MEM_UART~2485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2485_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2482_combout\ & ((\u_RX|MEM_UART~2484_combout\))) # (!\u_RX|MEM_UART~2482_combout\ & (\u_RX|MEM_UART~2477_combout\)))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~2482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2477_combout\,
	datab => \u_RX|MEM_UART~2484_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~2482_combout\,
	combout => \u_RX|MEM_UART~2485_combout\);

-- Location: LCCOMB_X54_Y36_N2
\u_RX|MEM_UART~3876\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3876_combout\ = (!\u_RX|r_COUNTER\(7) & (!\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(6) & \u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(7),
	datab => \u_RX|r_COUNTER\(4),
	datac => \u_RX|r_COUNTER\(6),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3876_combout\);

-- Location: LCCOMB_X59_Y37_N12
\u_RX|MEM_UART~3882\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3882_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3882_combout\);

-- Location: FF_X59_Y37_N13
\u_RX|MEM_UART~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~313_q\);

-- Location: LCCOMB_X59_Y37_N14
\u_RX|MEM_UART~3883\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3883_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3768_combout\ & \u_RX|MEM_UART~3876_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3768_combout\,
	datad => \u_RX|MEM_UART~3876_combout\,
	combout => \u_RX|MEM_UART~3883_combout\);

-- Location: FF_X59_Y37_N11
\u_RX|MEM_UART~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~281_q\);

-- Location: LCCOMB_X59_Y37_N10
\u_RX|MEM_UART~2447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2447_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~313_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~281_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~313_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~281_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2447_combout\);

-- Location: LCCOMB_X54_Y37_N18
\u_RX|MEM_UART~3884\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3884_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3876_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3884_combout\);

-- Location: FF_X54_Y37_N9
\u_RX|MEM_UART~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~377_q\);

-- Location: LCCOMB_X52_Y37_N12
\u_RX|MEM_UART~345feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~345feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~345feeder_combout\);

-- Location: LCCOMB_X51_Y37_N22
\u_RX|MEM_UART~3881\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3881_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datac => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3881_combout\);

-- Location: FF_X52_Y37_N13
\u_RX|MEM_UART~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~345feeder_combout\,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~345_q\);

-- Location: LCCOMB_X54_Y37_N8
\u_RX|MEM_UART~2448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2448_combout\ = (\u_RX|MEM_UART~2447_combout\ & (((\u_RX|MEM_UART~377_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2447_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~345_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2447_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~377_q\,
	datad => \u_RX|MEM_UART~345_q\,
	combout => \u_RX|MEM_UART~2448_combout\);

-- Location: LCCOMB_X49_Y37_N16
\u_RX|MEM_UART~337feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~337feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~337feeder_combout\);

-- Location: LCCOMB_X49_Y37_N24
\u_RX|MEM_UART~3886\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3886_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3876_combout\ & (\u_RX|MEM_UART~3738_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datac => \u_RX|MEM_UART~3738_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3886_combout\);

-- Location: FF_X49_Y37_N17
\u_RX|MEM_UART~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~337feeder_combout\,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~337_q\);

-- Location: LCCOMB_X63_Y37_N18
\u_RX|MEM_UART~3887\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3887_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~3778_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~3778_combout\,
	combout => \u_RX|MEM_UART~3887_combout\);

-- Location: FF_X63_Y37_N15
\u_RX|MEM_UART~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~273_q\);

-- Location: LCCOMB_X63_Y37_N14
\u_RX|MEM_UART~2449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2449_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~337_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~273_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~337_q\,
	datac => \u_RX|MEM_UART~273_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2449_combout\);

-- Location: LCCOMB_X62_Y34_N30
\u_RX|MEM_UART~3885\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3885_combout\ = (\u_RX|MEM_UART~3876_combout\ & (\u_RX|MEM_UART~3752_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3876_combout\,
	datab => \u_RX|MEM_UART~3752_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3885_combout\);

-- Location: FF_X62_Y34_N31
\u_RX|MEM_UART~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~305_q\);

-- Location: LCCOMB_X54_Y34_N6
\u_RX|MEM_UART~3888\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3888_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3876_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3792_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3792_combout\,
	combout => \u_RX|MEM_UART~3888_combout\);

-- Location: FF_X54_Y34_N29
\u_RX|MEM_UART~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~369_q\);

-- Location: LCCOMB_X54_Y34_N28
\u_RX|MEM_UART~2450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2450_combout\ = (\u_RX|MEM_UART~2449_combout\ & (((\u_RX|MEM_UART~369_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~2449_combout\ & (\u_RX|MEM_UART~305_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2449_combout\,
	datab => \u_RX|MEM_UART~305_q\,
	datac => \u_RX|MEM_UART~369_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2450_combout\);

-- Location: LCCOMB_X54_Y34_N30
\u_RX|MEM_UART~2451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2451_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2448_combout\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2448_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2450_combout\,
	combout => \u_RX|MEM_UART~2451_combout\);

-- Location: LCCOMB_X58_Y37_N16
\u_RX|MEM_UART~3891\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3891_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3891_combout\);

-- Location: FF_X58_Y37_N15
\u_RX|MEM_UART~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~297_q\);

-- Location: LCCOMB_X65_Y37_N18
\u_RX|MEM_UART~3890\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3890_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3890_combout\);

-- Location: FF_X65_Y37_N19
\u_RX|MEM_UART~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~329_q\);

-- Location: LCCOMB_X58_Y37_N14
\u_RX|MEM_UART~2452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2452_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~329_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~297_q\,
	datad => \u_RX|MEM_UART~329_q\,
	combout => \u_RX|MEM_UART~2452_combout\);

-- Location: LCCOMB_X55_Y34_N22
\u_RX|MEM_UART~3892\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3892_combout\ = (\u_RX|MEM_UART~3876_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3794_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3876_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3794_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3892_combout\);

-- Location: FF_X55_Y34_N29
\u_RX|MEM_UART~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~393_q\);

-- Location: LCCOMB_X52_Y40_N2
\u_RX|MEM_UART~3889\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3889_combout\ = (\u_RX|MEM_UART~3743_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3743_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3889_combout\);

-- Location: FF_X52_Y40_N3
\u_RX|MEM_UART~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~361_q\);

-- Location: LCCOMB_X55_Y34_N28
\u_RX|MEM_UART~2453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2453_combout\ = (\u_RX|MEM_UART~2452_combout\ & (((\u_RX|MEM_UART~393_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2452_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~361_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2452_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~393_q\,
	datad => \u_RX|MEM_UART~361_q\,
	combout => \u_RX|MEM_UART~2453_combout\);

-- Location: LCCOMB_X56_Y34_N16
\u_RX|MEM_UART~321feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~321feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~321feeder_combout\);

-- Location: LCCOMB_X56_Y34_N14
\u_RX|MEM_UART~3877\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3877_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3876_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3748_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3748_combout\,
	combout => \u_RX|MEM_UART~3877_combout\);

-- Location: FF_X56_Y34_N17
\u_RX|MEM_UART~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~321feeder_combout\,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~321_q\);

-- Location: LCCOMB_X56_Y31_N26
\u_RX|MEM_UART~3880\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3880_combout\ = (\u_RX|MEM_UART~3876_combout\ & (\u_RX|MEM_UART~3788_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3876_combout\,
	datab => \u_RX|MEM_UART~3788_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3880_combout\);

-- Location: FF_X56_Y31_N3
\u_RX|MEM_UART~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~385_q\);

-- Location: LCCOMB_X58_Y39_N12
\u_RX|MEM_UART~3878\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3878_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3723_combout\ & \u_RX|MEM_UART~3876_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3723_combout\,
	datad => \u_RX|MEM_UART~3876_combout\,
	combout => \u_RX|MEM_UART~3878_combout\);

-- Location: FF_X58_Y39_N13
\u_RX|MEM_UART~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~353_q\);

-- Location: LCCOMB_X57_Y39_N10
\u_RX|MEM_UART~3879\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3879_combout\ = (\u_RX|MEM_UART~3773_combout\ & (\u_RX|MEM_UART~3876_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3773_combout\,
	datab => \u_RX|MEM_UART~3876_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3879_combout\);

-- Location: FF_X57_Y39_N17
\u_RX|MEM_UART~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~289_q\);

-- Location: LCCOMB_X57_Y39_N16
\u_RX|MEM_UART~2445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2445_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~353_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~289_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~353_q\,
	datac => \u_RX|MEM_UART~289_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2445_combout\);

-- Location: LCCOMB_X56_Y31_N2
\u_RX|MEM_UART~2446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2446_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2445_combout\ & ((\u_RX|MEM_UART~385_q\))) # (!\u_RX|MEM_UART~2445_combout\ & (\u_RX|MEM_UART~321_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~321_q\,
	datac => \u_RX|MEM_UART~385_q\,
	datad => \u_RX|MEM_UART~2445_combout\,
	combout => \u_RX|MEM_UART~2446_combout\);

-- Location: LCCOMB_X55_Y32_N4
\u_RX|MEM_UART~2454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2454_combout\ = (\u_RX|MEM_UART~2451_combout\ & ((\u_RX|MEM_UART~2453_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2451_combout\ & (((\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~2446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2451_combout\,
	datab => \u_RX|MEM_UART~2453_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2446_combout\,
	combout => \u_RX|MEM_UART~2454_combout\);

-- Location: LCCOMB_X54_Y36_N20
\u_RX|MEM_UART~3893\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3893_combout\ = (!\u_RX|r_COUNTER\(7) & (\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(6) & !\u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(7),
	datab => \u_RX|r_COUNTER\(4),
	datac => \u_RX|r_COUNTER\(6),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3893_combout\);

-- Location: LCCOMB_X64_Y39_N6
\u_RX|MEM_UART~3900\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3900_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3893_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3893_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3900_combout\);

-- Location: FF_X64_Y39_N13
\u_RX|MEM_UART~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~177_q\);

-- Location: LCCOMB_X64_Y32_N20
\u_RX|MEM_UART~193feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~193feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~193feeder_combout\);

-- Location: LCCOMB_X64_Y32_N0
\u_RX|MEM_UART~3899\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3899_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3893_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3748_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3893_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3748_combout\,
	combout => \u_RX|MEM_UART~3899_combout\);

-- Location: FF_X64_Y32_N21
\u_RX|MEM_UART~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~193feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~193_q\);

-- Location: LCCOMB_X64_Y39_N12
\u_RX|MEM_UART~2457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2457_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~193_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~177_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~177_q\,
	datad => \u_RX|MEM_UART~193_q\,
	combout => \u_RX|MEM_UART~2457_combout\);

-- Location: LCCOMB_X66_Y41_N14
\u_RX|MEM_UART~3898\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3898_combout\ = (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~3750_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3893_combout\,
	datab => \u_RX|MEM_UART~3750_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3898_combout\);

-- Location: FF_X66_Y41_N15
\u_RX|MEM_UART~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~185_q\);

-- Location: LCCOMB_X66_Y39_N10
\u_RX|MEM_UART~3901\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3901_combout\ = (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3893_combout\,
	datab => \u_RX|MEM_UART~3754_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3901_combout\);

-- Location: FF_X66_Y39_N5
\u_RX|MEM_UART~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~201_q\);

-- Location: LCCOMB_X66_Y39_N4
\u_RX|MEM_UART~2458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2458_combout\ = (\u_RX|MEM_UART~2457_combout\ & (((\u_RX|MEM_UART~201_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2457_combout\ & (\u_RX|MEM_UART~185_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2457_combout\,
	datab => \u_RX|MEM_UART~185_q\,
	datac => \u_RX|MEM_UART~201_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2458_combout\);

-- Location: LCCOMB_X59_Y35_N4
\u_RX|MEM_UART~161feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~161feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~161feeder_combout\);

-- Location: LCCOMB_X59_Y35_N2
\u_RX|MEM_UART~3902\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3902_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3893_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~3773_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3893_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~3773_combout\,
	combout => \u_RX|MEM_UART~3902_combout\);

-- Location: FF_X59_Y35_N5
\u_RX|MEM_UART~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~161feeder_combout\,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~161_q\);

-- Location: LCCOMB_X57_Y40_N14
\u_RX|MEM_UART~153feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~153feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~153feeder_combout\);

-- Location: LCCOMB_X57_Y40_N30
\u_RX|MEM_UART~3903\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3903_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3893_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3903_combout\);

-- Location: FF_X57_Y40_N15
\u_RX|MEM_UART~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~153feeder_combout\,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~153_q\);

-- Location: LCCOMB_X61_Y40_N2
\u_RX|MEM_UART~3904\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3904_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3893_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3778_combout\,
	datac => \u_RX|MEM_UART~3893_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3904_combout\);

-- Location: FF_X61_Y40_N9
\u_RX|MEM_UART~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~145_q\);

-- Location: LCCOMB_X61_Y40_N8
\u_RX|MEM_UART~2459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2459_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~153_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~145_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~153_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~145_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2459_combout\);

-- Location: LCCOMB_X60_Y40_N18
\u_RX|MEM_UART~3905\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3905_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~3893_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3783_combout\,
	datac => \u_RX|MEM_UART~3893_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3905_combout\);

-- Location: FF_X60_Y40_N17
\u_RX|MEM_UART~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~169_q\);

-- Location: LCCOMB_X60_Y40_N16
\u_RX|MEM_UART~2460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2460_combout\ = (\u_RX|MEM_UART~2459_combout\ & (((\u_RX|MEM_UART~169_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2459_combout\ & (\u_RX|MEM_UART~161_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~161_q\,
	datab => \u_RX|MEM_UART~2459_combout\,
	datac => \u_RX|MEM_UART~169_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2460_combout\);

-- Location: LCCOMB_X56_Y38_N16
\u_RX|MEM_UART~2461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2461_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2458_combout\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((!\i_log_ADDR[3]~input_o\ & \u_RX|MEM_UART~2460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2458_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~2460_combout\,
	combout => \u_RX|MEM_UART~2461_combout\);

-- Location: LCCOMB_X55_Y40_N30
\u_RX|MEM_UART~217feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~217feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~217feeder_combout\);

-- Location: LCCOMB_X54_Y40_N30
\u_RX|MEM_UART~3895\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3895_combout\ = (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3893_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3895_combout\);

-- Location: FF_X55_Y40_N31
\u_RX|MEM_UART~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~217feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~217_q\);

-- Location: LCCOMB_X52_Y39_N20
\u_RX|MEM_UART~3896\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3896_combout\ = (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~3738_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3893_combout\,
	datab => \u_RX|MEM_UART~3738_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3896_combout\);

-- Location: FF_X52_Y39_N13
\u_RX|MEM_UART~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~209_q\);

-- Location: LCCOMB_X52_Y39_N12
\u_RX|MEM_UART~2455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2455_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~217_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~209_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~217_q\,
	datac => \u_RX|MEM_UART~209_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2455_combout\);

-- Location: LCCOMB_X52_Y39_N2
\u_RX|MEM_UART~3897\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3897_combout\ = (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~3743_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3893_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3897_combout\);

-- Location: FF_X52_Y39_N7
\u_RX|MEM_UART~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~233_q\);

-- Location: LCCOMB_X52_Y35_N24
\u_RX|MEM_UART~225feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~225feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~225feeder_combout\);

-- Location: LCCOMB_X51_Y35_N30
\u_RX|MEM_UART~3894\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3894_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3893_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3893_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3894_combout\);

-- Location: FF_X52_Y35_N25
\u_RX|MEM_UART~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~225feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~225_q\);

-- Location: LCCOMB_X52_Y39_N6
\u_RX|MEM_UART~2456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2456_combout\ = (\u_RX|MEM_UART~2455_combout\ & (((\u_RX|MEM_UART~233_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~2455_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~225_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2455_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~233_q\,
	datad => \u_RX|MEM_UART~225_q\,
	combout => \u_RX|MEM_UART~2456_combout\);

-- Location: LCCOMB_X57_Y38_N6
\u_RX|MEM_UART~3908\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3908_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3792_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|MEM_UART~3893_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|MEM_UART~3893_combout\,
	combout => \u_RX|MEM_UART~3908_combout\);

-- Location: FF_X58_Y38_N17
\u_RX|MEM_UART~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~241_q\);

-- Location: LCCOMB_X61_Y32_N28
\u_RX|MEM_UART~257feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~257feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~257feeder_combout\);

-- Location: LCCOMB_X61_Y32_N10
\u_RX|MEM_UART~3907\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3907_combout\ = (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3788_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3893_combout\,
	datab => \u_RX|MEM_UART~4012_combout\,
	datac => \u_RX|MEM_UART~3788_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3907_combout\);

-- Location: FF_X61_Y32_N29
\u_RX|MEM_UART~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~257feeder_combout\,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~257_q\);

-- Location: LCCOMB_X58_Y38_N16
\u_RX|MEM_UART~2462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2462_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~257_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~241_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~241_q\,
	datad => \u_RX|MEM_UART~257_q\,
	combout => \u_RX|MEM_UART~2462_combout\);

-- Location: LCCOMB_X60_Y40_N8
\u_RX|MEM_UART~3909\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3909_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~3893_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|MEM_UART~3893_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3909_combout\);

-- Location: FF_X60_Y40_N7
\u_RX|MEM_UART~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~265_q\);

-- Location: LCCOMB_X61_Y43_N8
\u_RX|MEM_UART~3906\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3906_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3893_combout\ & \u_RX|MEM_UART~3790_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3893_combout\,
	datad => \u_RX|MEM_UART~3790_combout\,
	combout => \u_RX|MEM_UART~3906_combout\);

-- Location: FF_X61_Y43_N9
\u_RX|MEM_UART~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~249_q\);

-- Location: LCCOMB_X60_Y40_N6
\u_RX|MEM_UART~2463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2463_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2462_combout\ & (\u_RX|MEM_UART~265_q\)) # (!\u_RX|MEM_UART~2462_combout\ & ((\u_RX|MEM_UART~249_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2462_combout\,
	datac => \u_RX|MEM_UART~265_q\,
	datad => \u_RX|MEM_UART~249_q\,
	combout => \u_RX|MEM_UART~2463_combout\);

-- Location: LCCOMB_X56_Y38_N14
\u_RX|MEM_UART~2464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2464_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2461_combout\ & ((\u_RX|MEM_UART~2463_combout\))) # (!\u_RX|MEM_UART~2461_combout\ & (\u_RX|MEM_UART~2456_combout\)))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2461_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2461_combout\,
	datac => \u_RX|MEM_UART~2456_combout\,
	datad => \u_RX|MEM_UART~2463_combout\,
	combout => \u_RX|MEM_UART~2464_combout\);

-- Location: LCCOMB_X51_Y42_N4
\u_RX|MEM_UART~89feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~89feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~89feeder_combout\);

-- Location: LCCOMB_X56_Y36_N16
\u_RX|MEM_UART~3910\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3910_combout\ = (!\u_RX|r_COUNTER\(4) & (!\u_RX|r_COUNTER\(6) & (!\u_RX|r_COUNTER\(7) & !\u_RX|r_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_COUNTER\(4),
	datab => \u_RX|r_COUNTER\(6),
	datac => \u_RX|r_COUNTER\(7),
	datad => \u_RX|r_COUNTER\(5),
	combout => \u_RX|MEM_UART~3910_combout\);

-- Location: LCCOMB_X51_Y42_N6
\u_RX|MEM_UART~3912\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3912_combout\ = (\u_RX|MEM_UART~3910_combout\ & (\u_RX|MEM_UART~3733_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3910_combout\,
	datab => \u_RX|MEM_UART~3733_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3912_combout\);

-- Location: FF_X51_Y42_N5
\u_RX|MEM_UART~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~89feeder_combout\,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~89_q\);

-- Location: LCCOMB_X60_Y41_N6
\u_RX|MEM_UART~3913\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3913_combout\ = (\u_RX|MEM_UART~3768_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3768_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3913_combout\);

-- Location: FF_X60_Y41_N21
\u_RX|MEM_UART~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~25_q\);

-- Location: LCCOMB_X60_Y41_N20
\u_RX|MEM_UART~2465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2465_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~89_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~25_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~89_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~25_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2465_combout\);

-- Location: LCCOMB_X56_Y43_N10
\u_RX|MEM_UART~3914\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3914_combout\ = (\u_RX|MEM_UART~3790_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3790_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3914_combout\);

-- Location: FF_X56_Y43_N25
\u_RX|MEM_UART~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~121_q\);

-- Location: LCCOMB_X65_Y42_N0
\u_RX|MEM_UART~3911\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3911_combout\ = (\u_RX|MEM_UART~3750_combout\ & (\u_RX|MEM_UART~3910_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3750_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3911_combout\);

-- Location: FF_X65_Y42_N1
\u_RX|MEM_UART~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~57_q\);

-- Location: LCCOMB_X56_Y43_N24
\u_RX|MEM_UART~2466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2466_combout\ = (\u_RX|MEM_UART~2465_combout\ & (((\u_RX|MEM_UART~121_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2465_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2465_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~121_q\,
	datad => \u_RX|MEM_UART~57_q\,
	combout => \u_RX|MEM_UART~2466_combout\);

-- Location: LCCOMB_X51_Y36_N4
\u_RX|MEM_UART~3919\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3919_combout\ = (\u_RX|MEM_UART~3910_combout\ & (\u_RX|MEM_UART~3738_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3910_combout\,
	datab => \u_RX|MEM_UART~3738_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3919_combout\);

-- Location: FF_X51_Y36_N5
\u_RX|MEM_UART~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~81_q\);

-- Location: LCCOMB_X57_Y38_N26
\u_RX|MEM_UART~3922\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3922_combout\ = (\u_RX|MEM_UART~3910_combout\ & (\u_RX|MEM_UART~3792_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3910_combout\,
	datab => \u_RX|MEM_UART~3792_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3922_combout\);

-- Location: FF_X57_Y38_N5
\u_RX|MEM_UART~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~113_q\);

-- Location: LCCOMB_X62_Y36_N20
\u_RX|MEM_UART~17feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~17feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~17feeder_combout\);

-- Location: LCCOMB_X62_Y36_N22
\u_RX|MEM_UART~3921\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3921_combout\ = (\u_RX|MEM_UART~3778_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3778_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3921_combout\);

-- Location: FF_X62_Y36_N21
\u_RX|MEM_UART~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~17feeder_combout\,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~17_q\);

-- Location: LCCOMB_X65_Y42_N30
\u_RX|MEM_UART~49feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~49feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~49feeder_combout\);

-- Location: LCCOMB_X65_Y42_N2
\u_RX|MEM_UART~3920\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3920_combout\ = (\u_RX|MEM_UART~3752_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3752_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3920_combout\);

-- Location: FF_X65_Y42_N31
\u_RX|MEM_UART~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~49feeder_combout\,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~49_q\);

-- Location: LCCOMB_X61_Y39_N20
\u_RX|MEM_UART~2469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2469_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~49_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~17_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~17_q\,
	datad => \u_RX|MEM_UART~49_q\,
	combout => \u_RX|MEM_UART~2469_combout\);

-- Location: LCCOMB_X57_Y38_N4
\u_RX|MEM_UART~2470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2470_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2469_combout\ & ((\u_RX|MEM_UART~113_q\))) # (!\u_RX|MEM_UART~2469_combout\ & (\u_RX|MEM_UART~81_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~81_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~113_q\,
	datad => \u_RX|MEM_UART~2469_combout\,
	combout => \u_RX|MEM_UART~2470_combout\);

-- Location: LCCOMB_X52_Y35_N2
\u_RX|MEM_UART~97feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~97feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~97feeder_combout\);

-- Location: LCCOMB_X56_Y35_N24
\u_RX|MEM_UART~3915\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3915_combout\ = (\u_RX|MEM_UART~3723_combout\ & (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3910_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3723_combout\,
	datab => \u_RX|Equal0~3_combout\,
	datac => \u_RX|MEM_UART~3910_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3915_combout\);

-- Location: FF_X52_Y35_N3
\u_RX|MEM_UART~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~97feeder_combout\,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~97_q\);

-- Location: LCCOMB_X54_Y35_N6
\u_RX|MEM_UART~3918\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3918_combout\ = (\u_RX|MEM_UART~3788_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|MEM_UART~4012_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3788_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|MEM_UART~4012_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3918_combout\);

-- Location: FF_X54_Y35_N9
\u_RX|MEM_UART~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~129_q\);

-- Location: LCCOMB_X59_Y35_N28
\u_RX|MEM_UART~3917\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3917_combout\ = (\u_RX|MEM_UART~3725_combout\ & (\u_RX|MEM_UART~3910_combout\ & \u_RX|MEM_UART~3773_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3725_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datad => \u_RX|MEM_UART~3773_combout\,
	combout => \u_RX|MEM_UART~3917_combout\);

-- Location: FF_X59_Y35_N31
\u_RX|MEM_UART~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~33_q\);

-- Location: LCCOMB_X63_Y35_N0
\u_RX|MEM_UART~65feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~65feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~65feeder_combout\);

-- Location: LCCOMB_X63_Y35_N12
\u_RX|MEM_UART~3916\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3916_combout\ = (\u_RX|Equal0~3_combout\ & (\u_RX|MEM_UART~3748_combout\ & (\u_RX|MEM_UART~3910_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Equal0~3_combout\,
	datab => \u_RX|MEM_UART~3748_combout\,
	datac => \u_RX|MEM_UART~3910_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3916_combout\);

-- Location: FF_X63_Y35_N1
\u_RX|MEM_UART~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~65feeder_combout\,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~65_q\);

-- Location: LCCOMB_X59_Y35_N30
\u_RX|MEM_UART~2467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2467_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~65_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~33_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~33_q\,
	datad => \u_RX|MEM_UART~65_q\,
	combout => \u_RX|MEM_UART~2467_combout\);

-- Location: LCCOMB_X54_Y35_N8
\u_RX|MEM_UART~2468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2468_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2467_combout\ & ((\u_RX|MEM_UART~129_q\))) # (!\u_RX|MEM_UART~2467_combout\ & (\u_RX|MEM_UART~97_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~97_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~129_q\,
	datad => \u_RX|MEM_UART~2467_combout\,
	combout => \u_RX|MEM_UART~2468_combout\);

-- Location: LCCOMB_X55_Y32_N2
\u_RX|MEM_UART~2471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2471_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2468_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2470_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2468_combout\,
	combout => \u_RX|MEM_UART~2471_combout\);

-- Location: LCCOMB_X50_Y39_N24
\u_RX|MEM_UART~105feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~105feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~105feeder_combout\);

-- Location: LCCOMB_X50_Y39_N6
\u_RX|MEM_UART~3924\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3924_combout\ = (\u_RX|MEM_UART~4012_combout\ & (\u_RX|MEM_UART~3743_combout\ & (\u_RX|MEM_UART~3910_combout\ & \u_RX|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~4012_combout\,
	datab => \u_RX|MEM_UART~3743_combout\,
	datac => \u_RX|MEM_UART~3910_combout\,
	datad => \u_RX|Equal0~3_combout\,
	combout => \u_RX|MEM_UART~3924_combout\);

-- Location: FF_X50_Y39_N25
\u_RX|MEM_UART~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~105feeder_combout\,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~105_q\);

-- Location: LCCOMB_X65_Y36_N8
\u_RX|MEM_UART~3925\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3925_combout\ = (\u_RX|MEM_UART~3783_combout\ & (\u_RX|MEM_UART~3910_combout\ & \u_RX|MEM_UART~3725_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3783_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datad => \u_RX|MEM_UART~3725_combout\,
	combout => \u_RX|MEM_UART~3925_combout\);

-- Location: FF_X65_Y36_N3
\u_RX|MEM_UART~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~41_q\);

-- Location: LCCOMB_X65_Y36_N2
\u_RX|MEM_UART~2472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2472_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~105_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~105_q\,
	datac => \u_RX|MEM_UART~41_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2472_combout\);

-- Location: LCCOMB_X65_Y39_N2
\u_RX|MEM_UART~3926\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3926_combout\ = (\u_RX|MEM_UART~3794_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3794_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3926_combout\);

-- Location: FF_X65_Y39_N5
\u_RX|MEM_UART~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(1),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~137_q\);

-- Location: LCCOMB_X65_Y36_N0
\u_RX|MEM_UART~73feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~73feeder_combout\ = \u_RX|r_DATA_BUFFER\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(1),
	combout => \u_RX|MEM_UART~73feeder_combout\);

-- Location: LCCOMB_X65_Y36_N22
\u_RX|MEM_UART~3923\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3923_combout\ = (\u_RX|MEM_UART~3754_combout\ & (\u_RX|MEM_UART~3910_combout\ & (\u_RX|Equal0~3_combout\ & \u_RX|MEM_UART~4012_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3754_combout\,
	datab => \u_RX|MEM_UART~3910_combout\,
	datac => \u_RX|Equal0~3_combout\,
	datad => \u_RX|MEM_UART~4012_combout\,
	combout => \u_RX|MEM_UART~3923_combout\);

-- Location: FF_X65_Y36_N1
\u_RX|MEM_UART~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~73feeder_combout\,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~73_q\);

-- Location: LCCOMB_X65_Y39_N4
\u_RX|MEM_UART~2473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2473_combout\ = (\u_RX|MEM_UART~2472_combout\ & (((\u_RX|MEM_UART~137_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2472_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2472_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~137_q\,
	datad => \u_RX|MEM_UART~73_q\,
	combout => \u_RX|MEM_UART~2473_combout\);

-- Location: LCCOMB_X59_Y41_N22
\u_RX|MEM_UART~2474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2474_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2471_combout\ & ((\u_RX|MEM_UART~2473_combout\))) # (!\u_RX|MEM_UART~2471_combout\ & (\u_RX|MEM_UART~2466_combout\)))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~2471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2466_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2471_combout\,
	datad => \u_RX|MEM_UART~2473_combout\,
	combout => \u_RX|MEM_UART~2474_combout\);

-- Location: LCCOMB_X56_Y38_N12
\u_RX|MEM_UART~2475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2475_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~2464_combout\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~2464_combout\,
	datad => \u_RX|MEM_UART~2474_combout\,
	combout => \u_RX|MEM_UART~2475_combout\);

-- Location: LCCOMB_X49_Y38_N28
\u_RX|MEM_UART~2486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2486_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2475_combout\ & (\u_RX|MEM_UART~2485_combout\)) # (!\u_RX|MEM_UART~2475_combout\ & ((\u_RX|MEM_UART~2454_combout\))))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~2475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2485_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~2454_combout\,
	datad => \u_RX|MEM_UART~2475_combout\,
	combout => \u_RX|MEM_UART~2486_combout\);

-- Location: LCCOMB_X49_Y38_N6
\u_RX|MEM_UART~2487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2487_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2444_combout\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((!\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~2486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2444_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2486_combout\,
	combout => \u_RX|MEM_UART~2487_combout\);

-- Location: LCCOMB_X55_Y32_N24
\u_RX|MEM_UART~2530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2530_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2487_combout\ & (\u_RX|MEM_UART~2529_combout\)) # (!\u_RX|MEM_UART~2487_combout\ & ((\u_RX|MEM_UART~2402_combout\))))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~2487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2529_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2402_combout\,
	datad => \u_RX|MEM_UART~2487_combout\,
	combout => \u_RX|MEM_UART~2530_combout\);

-- Location: LCCOMB_X62_Y33_N24
\u_RX|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~4_combout\ = (!\u_RX|r_INDEX\(3) & (!\u_RX|r_INDEX\(0) & (\u_RX|o_BUSY~q\ & \u_RX|r_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(3),
	datab => \u_RX|r_INDEX\(0),
	datac => \u_RX|o_BUSY~q\,
	datad => \u_RX|r_INDEX\(1),
	combout => \u_RX|Decoder0~4_combout\);

-- Location: LCCOMB_X62_Y33_N22
\u_RX|r_DATA_BUFFER[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[2]~3_combout\ = (\u_RX|r_INDEX\(2) & (((\u_RX|r_DATA_BUFFER\(2))))) # (!\u_RX|r_INDEX\(2) & ((\u_RX|Decoder0~4_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~4_combout\ & ((\u_RX|r_DATA_BUFFER\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(2),
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(2),
	datad => \u_RX|Decoder0~4_combout\,
	combout => \u_RX|r_DATA_BUFFER[2]~3_combout\);

-- Location: FF_X62_Y33_N23
\u_RX|r_DATA_BUFFER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(2));

-- Location: LCCOMB_X64_Y37_N24
\u_RX|MEM_UART~586feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~586feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~586feeder_combout\);

-- Location: FF_X64_Y37_N25
\u_RX|MEM_UART~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~586feeder_combout\,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~586_q\);

-- Location: FF_X54_Y38_N3
\u_RX|MEM_UART~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~618_q\);

-- Location: FF_X61_Y34_N29
\u_RX|MEM_UART~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~554_q\);

-- Location: LCCOMB_X61_Y34_N28
\u_RX|MEM_UART~2678\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2678_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~618_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~618_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~554_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2678_combout\);

-- Location: FF_X58_Y34_N9
\u_RX|MEM_UART~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~650_q\);

-- Location: LCCOMB_X58_Y34_N8
\u_RX|MEM_UART~2679\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2679_combout\ = (\u_RX|MEM_UART~2678_combout\ & (((\u_RX|MEM_UART~650_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~2678_combout\ & (\u_RX|MEM_UART~586_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~586_q\,
	datab => \u_RX|MEM_UART~2678_combout\,
	datac => \u_RX|MEM_UART~650_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2679_combout\);

-- Location: FF_X55_Y41_N23
\u_RX|MEM_UART~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1578_q\);

-- Location: LCCOMB_X55_Y38_N8
\u_RX|MEM_UART~1642feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1642feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1642feeder_combout\);

-- Location: FF_X55_Y38_N9
\u_RX|MEM_UART~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1642feeder_combout\,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1642_q\);

-- Location: LCCOMB_X55_Y41_N22
\u_RX|MEM_UART~2685\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2685_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1642_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1578_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1578_q\,
	datad => \u_RX|MEM_UART~1642_q\,
	combout => \u_RX|MEM_UART~2685_combout\);

-- Location: LCCOMB_X62_Y38_N22
\u_RX|MEM_UART~1610feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1610feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1610feeder_combout\);

-- Location: FF_X62_Y38_N23
\u_RX|MEM_UART~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1610feeder_combout\,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1610_q\);

-- Location: FF_X58_Y41_N23
\u_RX|MEM_UART~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1674_q\);

-- Location: LCCOMB_X58_Y41_N22
\u_RX|MEM_UART~2686\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2686_combout\ = (\u_RX|MEM_UART~2685_combout\ & (((\u_RX|MEM_UART~1674_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~2685_combout\ & (\u_RX|MEM_UART~1610_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2685_combout\,
	datab => \u_RX|MEM_UART~1610_q\,
	datac => \u_RX|MEM_UART~1674_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2686_combout\);

-- Location: FF_X55_Y42_N13
\u_RX|MEM_UART~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1130_q\);

-- Location: FF_X59_Y39_N13
\u_RX|MEM_UART~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1162_q\);

-- Location: FF_X64_Y40_N17
\u_RX|MEM_UART~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1066_q\);

-- Location: FF_X63_Y39_N17
\u_RX|MEM_UART~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1098_q\);

-- Location: LCCOMB_X64_Y40_N16
\u_RX|MEM_UART~2680\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2680_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1098_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1066_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1066_q\,
	datad => \u_RX|MEM_UART~1098_q\,
	combout => \u_RX|MEM_UART~2680_combout\);

-- Location: LCCOMB_X59_Y39_N12
\u_RX|MEM_UART~2681\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2681_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2680_combout\ & ((\u_RX|MEM_UART~1162_q\))) # (!\u_RX|MEM_UART~2680_combout\ & (\u_RX|MEM_UART~1130_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1130_q\,
	datac => \u_RX|MEM_UART~1162_q\,
	datad => \u_RX|MEM_UART~2680_combout\,
	combout => \u_RX|MEM_UART~2681_combout\);

-- Location: LCCOMB_X65_Y36_N4
\u_RX|MEM_UART~74feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~74feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~74feeder_combout\);

-- Location: FF_X65_Y36_N5
\u_RX|MEM_UART~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~74feeder_combout\,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~74_q\);

-- Location: FF_X65_Y36_N27
\u_RX|MEM_UART~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~42_q\);

-- Location: LCCOMB_X65_Y36_N26
\u_RX|MEM_UART~2682\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2682_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~74_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~42_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~74_q\,
	datac => \u_RX|MEM_UART~42_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2682_combout\);

-- Location: LCCOMB_X50_Y39_N8
\u_RX|MEM_UART~106feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~106feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~106feeder_combout\);

-- Location: FF_X50_Y39_N9
\u_RX|MEM_UART~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~106feeder_combout\,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~106_q\);

-- Location: FF_X65_Y39_N11
\u_RX|MEM_UART~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~138_q\);

-- Location: LCCOMB_X65_Y39_N10
\u_RX|MEM_UART~2683\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2683_combout\ = (\u_RX|MEM_UART~2682_combout\ & (((\u_RX|MEM_UART~138_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2682_combout\ & (\u_RX|MEM_UART~106_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2682_combout\,
	datab => \u_RX|MEM_UART~106_q\,
	datac => \u_RX|MEM_UART~138_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2683_combout\);

-- Location: LCCOMB_X57_Y39_N18
\u_RX|MEM_UART~2684\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2684_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2681_combout\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2683_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2681_combout\,
	datab => \u_RX|MEM_UART~2683_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2684_combout\);

-- Location: LCCOMB_X56_Y33_N6
\u_RX|MEM_UART~2687\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2687_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2684_combout\ & ((\u_RX|MEM_UART~2686_combout\))) # (!\u_RX|MEM_UART~2684_combout\ & (\u_RX|MEM_UART~2679_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~2684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2679_combout\,
	datab => \u_RX|MEM_UART~2686_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2684_combout\,
	combout => \u_RX|MEM_UART~2687_combout\);

-- Location: LCCOMB_X54_Y33_N30
\u_RX|MEM_UART~1418feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1418feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1418feeder_combout\);

-- Location: FF_X54_Y33_N31
\u_RX|MEM_UART~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1418feeder_combout\,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1418_q\);

-- Location: FF_X55_Y37_N13
\u_RX|MEM_UART~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1930_q\);

-- Location: LCCOMB_X55_Y34_N10
\u_RX|MEM_UART~906feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~906feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~906feeder_combout\);

-- Location: FF_X55_Y34_N11
\u_RX|MEM_UART~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~906feeder_combout\,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~906_q\);

-- Location: FF_X55_Y34_N13
\u_RX|MEM_UART~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~394_q\);

-- Location: LCCOMB_X55_Y34_N12
\u_RX|MEM_UART~2675\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2675_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~906_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~394_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~906_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~394_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2675_combout\);

-- Location: LCCOMB_X55_Y37_N12
\u_RX|MEM_UART~2676\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2676_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2675_combout\ & ((\u_RX|MEM_UART~1930_q\))) # (!\u_RX|MEM_UART~2675_combout\ & (\u_RX|MEM_UART~1418_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1418_q\,
	datac => \u_RX|MEM_UART~1930_q\,
	datad => \u_RX|MEM_UART~2675_combout\,
	combout => \u_RX|MEM_UART~2676_combout\);

-- Location: FF_X58_Y37_N27
\u_RX|MEM_UART~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~298_q\);

-- Location: LCCOMB_X58_Y37_N0
\u_RX|MEM_UART~1322feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1322feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1322feeder_combout\);

-- Location: FF_X58_Y37_N1
\u_RX|MEM_UART~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1322feeder_combout\,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1322_q\);

-- Location: LCCOMB_X58_Y37_N26
\u_RX|MEM_UART~2672\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2672_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1322_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~298_q\,
	datad => \u_RX|MEM_UART~1322_q\,
	combout => \u_RX|MEM_UART~2672_combout\);

-- Location: FF_X56_Y37_N11
\u_RX|MEM_UART~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1834_q\);

-- Location: LCCOMB_X52_Y36_N16
\u_RX|MEM_UART~810feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~810feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~810feeder_combout\);

-- Location: FF_X52_Y36_N17
\u_RX|MEM_UART~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~810feeder_combout\,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~810_q\);

-- Location: LCCOMB_X56_Y37_N10
\u_RX|MEM_UART~2673\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2673_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2672_combout\ & (\u_RX|MEM_UART~1834_q\)) # (!\u_RX|MEM_UART~2672_combout\ & ((\u_RX|MEM_UART~810_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2672_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2672_combout\,
	datac => \u_RX|MEM_UART~1834_q\,
	datad => \u_RX|MEM_UART~810_q\,
	combout => \u_RX|MEM_UART~2673_combout\);

-- Location: FF_X65_Y37_N29
\u_RX|MEM_UART~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~330_q\);

-- Location: LCCOMB_X65_Y37_N10
\u_RX|MEM_UART~842feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~842feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~842feeder_combout\);

-- Location: FF_X65_Y37_N11
\u_RX|MEM_UART~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~842feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~842_q\);

-- Location: LCCOMB_X65_Y37_N28
\u_RX|MEM_UART~2670\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2670_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~842_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~330_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~330_q\,
	datad => \u_RX|MEM_UART~842_q\,
	combout => \u_RX|MEM_UART~2670_combout\);

-- Location: FF_X66_Y35_N27
\u_RX|MEM_UART~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1866_q\);

-- Location: LCCOMB_X66_Y38_N6
\u_RX|MEM_UART~1354feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1354feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1354feeder_combout\);

-- Location: FF_X66_Y38_N7
\u_RX|MEM_UART~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1354feeder_combout\,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1354_q\);

-- Location: LCCOMB_X66_Y35_N26
\u_RX|MEM_UART~2671\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2671_combout\ = (\u_RX|MEM_UART~2670_combout\ & (((\u_RX|MEM_UART~1866_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2670_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1354_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2670_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1866_q\,
	datad => \u_RX|MEM_UART~1354_q\,
	combout => \u_RX|MEM_UART~2671_combout\);

-- Location: LCCOMB_X57_Y39_N14
\u_RX|MEM_UART~2674\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2674_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2671_combout\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2673_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~2671_combout\,
	combout => \u_RX|MEM_UART~2674_combout\);

-- Location: LCCOMB_X51_Y34_N2
\u_RX|MEM_UART~874feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~874feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~874feeder_combout\);

-- Location: FF_X51_Y34_N3
\u_RX|MEM_UART~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~874feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~874_q\);

-- Location: FF_X50_Y37_N27
\u_RX|MEM_UART~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1898_q\);

-- Location: FF_X52_Y40_N19
\u_RX|MEM_UART~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~362_q\);

-- Location: LCCOMB_X52_Y40_N0
\u_RX|MEM_UART~1386feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1386feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1386feeder_combout\);

-- Location: FF_X52_Y40_N1
\u_RX|MEM_UART~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1386feeder_combout\,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1386_q\);

-- Location: LCCOMB_X52_Y40_N18
\u_RX|MEM_UART~2668\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2668_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1386_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~362_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~362_q\,
	datad => \u_RX|MEM_UART~1386_q\,
	combout => \u_RX|MEM_UART~2668_combout\);

-- Location: LCCOMB_X50_Y37_N26
\u_RX|MEM_UART~2669\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2669_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2668_combout\ & ((\u_RX|MEM_UART~1898_q\))) # (!\u_RX|MEM_UART~2668_combout\ & (\u_RX|MEM_UART~874_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~874_q\,
	datac => \u_RX|MEM_UART~1898_q\,
	datad => \u_RX|MEM_UART~2668_combout\,
	combout => \u_RX|MEM_UART~2669_combout\);

-- Location: LCCOMB_X57_Y39_N28
\u_RX|MEM_UART~2677\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2677_combout\ = (\u_RX|MEM_UART~2674_combout\ & ((\u_RX|MEM_UART~2676_combout\) # ((!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2674_combout\ & (((\i_log_ADDR[3]~input_o\ & \u_RX|MEM_UART~2669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2676_combout\,
	datab => \u_RX|MEM_UART~2674_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~2669_combout\,
	combout => \u_RX|MEM_UART~2677_combout\);

-- Location: LCCOMB_X58_Y39_N6
\u_RX|MEM_UART~2688\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2688_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2677_combout\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2687_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~2677_combout\,
	combout => \u_RX|MEM_UART~2688_combout\);

-- Location: LCCOMB_X55_Y40_N2
\u_RX|MEM_UART~1514feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1514feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1514feeder_combout\);

-- Location: FF_X55_Y40_N3
\u_RX|MEM_UART~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1514feeder_combout\,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1514_q\);

-- Location: FF_X65_Y40_N19
\u_RX|MEM_UART~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1450_q\);

-- Location: LCCOMB_X65_Y40_N18
\u_RX|MEM_UART~2691\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2691_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1514_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1450_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1514_q\,
	datac => \u_RX|MEM_UART~1450_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2691_combout\);

-- Location: FF_X59_Y36_N9
\u_RX|MEM_UART~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1546_q\);

-- Location: LCCOMB_X64_Y38_N22
\u_RX|MEM_UART~1482feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1482feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1482feeder_combout\);

-- Location: FF_X64_Y38_N23
\u_RX|MEM_UART~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1482feeder_combout\,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1482_q\);

-- Location: LCCOMB_X59_Y36_N8
\u_RX|MEM_UART~2692\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2692_combout\ = (\u_RX|MEM_UART~2691_combout\ & (((\u_RX|MEM_UART~1546_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2691_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1482_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2691_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1546_q\,
	datad => \u_RX|MEM_UART~1482_q\,
	combout => \u_RX|MEM_UART~2692_combout\);

-- Location: FF_X61_Y36_N31
\u_RX|MEM_UART~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~426_q\);

-- Location: FF_X50_Y39_N15
\u_RX|MEM_UART~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~490_q\);

-- Location: LCCOMB_X61_Y36_N30
\u_RX|MEM_UART~2693\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2693_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~490_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~426_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~426_q\,
	datad => \u_RX|MEM_UART~490_q\,
	combout => \u_RX|MEM_UART~2693_combout\);

-- Location: FF_X64_Y35_N3
\u_RX|MEM_UART~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~522_q\);

-- Location: LCCOMB_X61_Y37_N10
\u_RX|MEM_UART~458feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~458feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~458feeder_combout\);

-- Location: FF_X61_Y37_N11
\u_RX|MEM_UART~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~458feeder_combout\,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~458_q\);

-- Location: LCCOMB_X64_Y35_N2
\u_RX|MEM_UART~2694\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2694_combout\ = (\u_RX|MEM_UART~2693_combout\ & (((\u_RX|MEM_UART~522_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2693_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~458_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2693_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~522_q\,
	datad => \u_RX|MEM_UART~458_q\,
	combout => \u_RX|MEM_UART~2694_combout\);

-- Location: LCCOMB_X59_Y36_N6
\u_RX|MEM_UART~2695\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2695_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2692_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2694_combout\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2692_combout\,
	datac => \u_RX|MEM_UART~2694_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2695_combout\);

-- Location: FF_X64_Y37_N3
\u_RX|MEM_UART~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~970_q\);

-- Location: FF_X61_Y34_N11
\u_RX|MEM_UART~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~938_q\);

-- Location: LCCOMB_X61_Y34_N10
\u_RX|MEM_UART~2689\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2689_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~970_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~938_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~970_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~938_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2689_combout\);

-- Location: FF_X59_Y34_N7
\u_RX|MEM_UART~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1034_q\);

-- Location: FF_X51_Y38_N7
\u_RX|MEM_UART~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1002_q\);

-- Location: LCCOMB_X59_Y34_N6
\u_RX|MEM_UART~2690\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2690_combout\ = (\u_RX|MEM_UART~2689_combout\ & (((\u_RX|MEM_UART~1034_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2689_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1002_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2689_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1034_q\,
	datad => \u_RX|MEM_UART~1002_q\,
	combout => \u_RX|MEM_UART~2690_combout\);

-- Location: FF_X55_Y38_N3
\u_RX|MEM_UART~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2026_q\);

-- Location: FF_X60_Y38_N19
\u_RX|MEM_UART~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1962_q\);

-- Location: FF_X62_Y38_N21
\u_RX|MEM_UART~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1994_q\);

-- Location: LCCOMB_X60_Y38_N18
\u_RX|MEM_UART~2696\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2696_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1994_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1962_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1962_q\,
	datad => \u_RX|MEM_UART~1994_q\,
	combout => \u_RX|MEM_UART~2696_combout\);

-- Location: FF_X58_Y38_N13
\u_RX|MEM_UART~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2058_q\);

-- Location: LCCOMB_X58_Y38_N12
\u_RX|MEM_UART~2697\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2697_combout\ = (\u_RX|MEM_UART~2696_combout\ & (((\u_RX|MEM_UART~2058_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2696_combout\ & (\u_RX|MEM_UART~2026_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2026_q\,
	datab => \u_RX|MEM_UART~2696_combout\,
	datac => \u_RX|MEM_UART~2058_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2697_combout\);

-- Location: LCCOMB_X58_Y39_N8
\u_RX|MEM_UART~2698\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2698_combout\ = (\u_RX|MEM_UART~2695_combout\ & (((\u_RX|MEM_UART~2697_combout\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~2695_combout\ & (\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2690_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2695_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2690_combout\,
	datad => \u_RX|MEM_UART~2697_combout\,
	combout => \u_RX|MEM_UART~2698_combout\);

-- Location: LCCOMB_X55_Y42_N22
\u_RX|MEM_UART~1258feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1258feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1258feeder_combout\);

-- Location: FF_X55_Y42_N23
\u_RX|MEM_UART~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1258feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1258_q\);

-- Location: FF_X58_Y40_N3
\u_RX|MEM_UART~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1290_q\);

-- Location: FF_X63_Y40_N7
\u_RX|MEM_UART~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1194_q\);

-- Location: LCCOMB_X63_Y39_N22
\u_RX|MEM_UART~1226feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1226feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1226feeder_combout\);

-- Location: FF_X63_Y39_N23
\u_RX|MEM_UART~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1226feeder_combout\,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1226_q\);

-- Location: LCCOMB_X63_Y40_N6
\u_RX|MEM_UART~2658\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2658_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1226_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1194_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1194_q\,
	datad => \u_RX|MEM_UART~1226_q\,
	combout => \u_RX|MEM_UART~2658_combout\);

-- Location: LCCOMB_X58_Y40_N2
\u_RX|MEM_UART~2659\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2659_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2658_combout\ & ((\u_RX|MEM_UART~1290_q\))) # (!\u_RX|MEM_UART~2658_combout\ & (\u_RX|MEM_UART~1258_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1258_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1290_q\,
	datad => \u_RX|MEM_UART~2658_combout\,
	combout => \u_RX|MEM_UART~2659_combout\);

-- Location: LCCOMB_X62_Y41_N30
\u_RX|MEM_UART~1738feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1738feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1738feeder_combout\);

-- Location: FF_X62_Y41_N31
\u_RX|MEM_UART~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1738feeder_combout\,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1738_q\);

-- Location: FF_X59_Y40_N19
\u_RX|MEM_UART~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1802_q\);

-- Location: FF_X60_Y42_N15
\u_RX|MEM_UART~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1706_q\);

-- Location: LCCOMB_X60_Y42_N28
\u_RX|MEM_UART~1770feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1770feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1770feeder_combout\);

-- Location: FF_X60_Y42_N29
\u_RX|MEM_UART~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1770feeder_combout\,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1770_q\);

-- Location: LCCOMB_X60_Y42_N14
\u_RX|MEM_UART~2665\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2665_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1770_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1706_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1706_q\,
	datad => \u_RX|MEM_UART~1770_q\,
	combout => \u_RX|MEM_UART~2665_combout\);

-- Location: LCCOMB_X59_Y40_N18
\u_RX|MEM_UART~2666\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2666_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2665_combout\ & ((\u_RX|MEM_UART~1802_q\))) # (!\u_RX|MEM_UART~2665_combout\ & (\u_RX|MEM_UART~1738_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1738_q\,
	datac => \u_RX|MEM_UART~1802_q\,
	datad => \u_RX|MEM_UART~2665_combout\,
	combout => \u_RX|MEM_UART~2666_combout\);

-- Location: LCCOMB_X54_Y38_N20
\u_RX|MEM_UART~746feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~746feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~746feeder_combout\);

-- Location: FF_X54_Y38_N21
\u_RX|MEM_UART~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~746feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~746_q\);

-- Location: FF_X60_Y34_N19
\u_RX|MEM_UART~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~682_q\);

-- Location: LCCOMB_X60_Y34_N18
\u_RX|MEM_UART~2660\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2660_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~746_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~682_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~746_q\,
	datac => \u_RX|MEM_UART~682_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2660_combout\);

-- Location: FF_X59_Y34_N21
\u_RX|MEM_UART~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~778_q\);

-- Location: LCCOMB_X67_Y38_N2
\u_RX|MEM_UART~714feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~714feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~714feeder_combout\);

-- Location: FF_X67_Y38_N3
\u_RX|MEM_UART~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~714feeder_combout\,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~714_q\);

-- Location: LCCOMB_X59_Y34_N20
\u_RX|MEM_UART~2661\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2661_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2660_combout\ & (\u_RX|MEM_UART~778_q\)) # (!\u_RX|MEM_UART~2660_combout\ & ((\u_RX|MEM_UART~714_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2660_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2660_combout\,
	datac => \u_RX|MEM_UART~778_q\,
	datad => \u_RX|MEM_UART~714_q\,
	combout => \u_RX|MEM_UART~2661_combout\);

-- Location: FF_X60_Y40_N13
\u_RX|MEM_UART~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~170_q\);

-- Location: LCCOMB_X66_Y39_N30
\u_RX|MEM_UART~202feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~202feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~202feeder_combout\);

-- Location: FF_X66_Y39_N31
\u_RX|MEM_UART~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~202feeder_combout\,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~202_q\);

-- Location: LCCOMB_X60_Y40_N12
\u_RX|MEM_UART~2662\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2662_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~202_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~170_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~170_q\,
	datad => \u_RX|MEM_UART~202_q\,
	combout => \u_RX|MEM_UART~2662_combout\);

-- Location: FF_X60_Y40_N31
\u_RX|MEM_UART~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~266_q\);

-- Location: FF_X52_Y39_N3
\u_RX|MEM_UART~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~234_q\);

-- Location: LCCOMB_X60_Y40_N30
\u_RX|MEM_UART~2663\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2663_combout\ = (\u_RX|MEM_UART~2662_combout\ & (((\u_RX|MEM_UART~266_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2662_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~234_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2662_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~266_q\,
	datad => \u_RX|MEM_UART~234_q\,
	combout => \u_RX|MEM_UART~2663_combout\);

-- Location: LCCOMB_X57_Y39_N8
\u_RX|MEM_UART~2664\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2664_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2661_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2663_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2661_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2663_combout\,
	combout => \u_RX|MEM_UART~2664_combout\);

-- Location: LCCOMB_X58_Y39_N16
\u_RX|MEM_UART~2667\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2667_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2664_combout\ & ((\u_RX|MEM_UART~2666_combout\))) # (!\u_RX|MEM_UART~2664_combout\ & (\u_RX|MEM_UART~2659_combout\)))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~2664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2659_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2666_combout\,
	datad => \u_RX|MEM_UART~2664_combout\,
	combout => \u_RX|MEM_UART~2667_combout\);

-- Location: LCCOMB_X58_Y39_N2
\u_RX|MEM_UART~2699\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2699_combout\ = (\u_RX|MEM_UART~2688_combout\ & ((\u_RX|MEM_UART~2698_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2688_combout\ & (((\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~2667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2688_combout\,
	datab => \u_RX|MEM_UART~2698_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2667_combout\,
	combout => \u_RX|MEM_UART~2699_combout\);

-- Location: LCCOMB_X61_Y35_N8
\u_RX|MEM_UART~1538feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1538feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1538feeder_combout\);

-- Location: FF_X61_Y35_N9
\u_RX|MEM_UART~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1538feeder_combout\,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1538_q\);

-- Location: FF_X60_Y35_N31
\u_RX|MEM_UART~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2050_q\);

-- Location: LCCOMB_X60_Y32_N14
\u_RX|MEM_UART~1026feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1026feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1026feeder_combout\);

-- Location: FF_X60_Y32_N15
\u_RX|MEM_UART~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1026feeder_combout\,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1026_q\);

-- Location: FF_X60_Y35_N13
\u_RX|MEM_UART~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~514_q\);

-- Location: LCCOMB_X60_Y35_N12
\u_RX|MEM_UART~2569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2569_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~1026_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~514_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1026_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~514_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2569_combout\);

-- Location: LCCOMB_X60_Y35_N30
\u_RX|MEM_UART~2570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2570_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2569_combout\ & ((\u_RX|MEM_UART~2050_q\))) # (!\u_RX|MEM_UART~2569_combout\ & (\u_RX|MEM_UART~1538_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1538_q\,
	datac => \u_RX|MEM_UART~2050_q\,
	datad => \u_RX|MEM_UART~2569_combout\,
	combout => \u_RX|MEM_UART~2570_combout\);

-- Location: FF_X56_Y31_N31
\u_RX|MEM_UART~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~386_q\);

-- Location: LCCOMB_X56_Y31_N20
\u_RX|MEM_UART~1410feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1410feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1410feeder_combout\);

-- Location: FF_X56_Y31_N21
\u_RX|MEM_UART~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1410feeder_combout\,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1410_q\);

-- Location: LCCOMB_X56_Y31_N30
\u_RX|MEM_UART~2562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2562_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1410_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~386_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~386_q\,
	datad => \u_RX|MEM_UART~1410_q\,
	combout => \u_RX|MEM_UART~2562_combout\);

-- Location: FF_X56_Y32_N7
\u_RX|MEM_UART~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~898_q\);

-- Location: LCCOMB_X52_Y33_N20
\u_RX|MEM_UART~1922feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1922feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1922feeder_combout\);

-- Location: FF_X52_Y33_N21
\u_RX|MEM_UART~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1922feeder_combout\,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1922_q\);

-- Location: LCCOMB_X56_Y32_N6
\u_RX|MEM_UART~2563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2563_combout\ = (\u_RX|MEM_UART~2562_combout\ & (((\u_RX|MEM_UART~1922_q\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~2562_combout\ & (\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~898_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2562_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~898_q\,
	datad => \u_RX|MEM_UART~1922_q\,
	combout => \u_RX|MEM_UART~2563_combout\);

-- Location: LCCOMB_X57_Y39_N0
\u_RX|MEM_UART~1154feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1154feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1154feeder_combout\);

-- Location: FF_X57_Y39_N1
\u_RX|MEM_UART~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1154feeder_combout\,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1154_q\);

-- Location: FF_X54_Y35_N15
\u_RX|MEM_UART~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~130_q\);

-- Location: LCCOMB_X54_Y35_N14
\u_RX|MEM_UART~2566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2566_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1154_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~130_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1154_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~130_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2566_combout\);

-- Location: LCCOMB_X56_Y35_N18
\u_RX|MEM_UART~642feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~642feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~642feeder_combout\);

-- Location: FF_X56_Y35_N19
\u_RX|MEM_UART~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~642feeder_combout\,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~642_q\);

-- Location: FF_X55_Y35_N5
\u_RX|MEM_UART~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1666_q\);

-- Location: LCCOMB_X55_Y35_N4
\u_RX|MEM_UART~2567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2567_combout\ = (\u_RX|MEM_UART~2566_combout\ & (((\u_RX|MEM_UART~1666_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2566_combout\ & (\u_RX|MEM_UART~642_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2566_combout\,
	datab => \u_RX|MEM_UART~642_q\,
	datac => \u_RX|MEM_UART~1666_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2567_combout\);

-- Location: LCCOMB_X62_Y32_N6
\u_RX|MEM_UART~1282feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1282feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1282feeder_combout\);

-- Location: FF_X62_Y32_N7
\u_RX|MEM_UART~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1282feeder_combout\,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1282_q\);

-- Location: FF_X61_Y32_N7
\u_RX|MEM_UART~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1794_q\);

-- Location: LCCOMB_X61_Y31_N10
\u_RX|MEM_UART~770feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~770feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~770feeder_combout\);

-- Location: FF_X61_Y31_N11
\u_RX|MEM_UART~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~770feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~770_q\);

-- Location: FF_X61_Y32_N17
\u_RX|MEM_UART~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~258_q\);

-- Location: LCCOMB_X61_Y32_N16
\u_RX|MEM_UART~2564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2564_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~770_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~258_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~770_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~258_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2564_combout\);

-- Location: LCCOMB_X61_Y32_N6
\u_RX|MEM_UART~2565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2565_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2564_combout\ & ((\u_RX|MEM_UART~1794_q\))) # (!\u_RX|MEM_UART~2564_combout\ & (\u_RX|MEM_UART~1282_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1282_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1794_q\,
	datad => \u_RX|MEM_UART~2564_combout\,
	combout => \u_RX|MEM_UART~2565_combout\);

-- Location: LCCOMB_X57_Y34_N10
\u_RX|MEM_UART~2568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2568_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2565_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2567_combout\,
	datac => \u_RX|MEM_UART~2565_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2568_combout\);

-- Location: LCCOMB_X63_Y34_N2
\u_RX|MEM_UART~2571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2571_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2568_combout\ & (\u_RX|MEM_UART~2570_combout\)) # (!\u_RX|MEM_UART~2568_combout\ & ((\u_RX|MEM_UART~2563_combout\))))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~2568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2570_combout\,
	datac => \u_RX|MEM_UART~2563_combout\,
	datad => \u_RX|MEM_UART~2568_combout\,
	combout => \u_RX|MEM_UART~2571_combout\);

-- Location: LCCOMB_X57_Y33_N0
\u_RX|MEM_UART~1250feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1250feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1250feeder_combout\);

-- Location: FF_X57_Y33_N1
\u_RX|MEM_UART~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1250feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1250_q\);

-- Location: FF_X57_Y37_N17
\u_RX|MEM_UART~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1122_q\);

-- Location: LCCOMB_X57_Y37_N16
\u_RX|MEM_UART~2531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2531_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1250_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~1122_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1250_q\,
	datac => \u_RX|MEM_UART~1122_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2531_combout\);

-- Location: FF_X58_Y33_N19
\u_RX|MEM_UART~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1506_q\);

-- Location: LCCOMB_X58_Y36_N12
\u_RX|MEM_UART~1378feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1378feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1378feeder_combout\);

-- Location: FF_X58_Y36_N13
\u_RX|MEM_UART~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1378feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1378_q\);

-- Location: LCCOMB_X58_Y33_N18
\u_RX|MEM_UART~2532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2532_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2531_combout\ & (\u_RX|MEM_UART~1506_q\)) # (!\u_RX|MEM_UART~2531_combout\ & ((\u_RX|MEM_UART~1378_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2531_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2531_combout\,
	datac => \u_RX|MEM_UART~1506_q\,
	datad => \u_RX|MEM_UART~1378_q\,
	combout => \u_RX|MEM_UART~2532_combout\);

-- Location: FF_X52_Y35_N19
\u_RX|MEM_UART~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~98_q\);

-- Location: LCCOMB_X52_Y35_N28
\u_RX|MEM_UART~226feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~226feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~226feeder_combout\);

-- Location: FF_X52_Y35_N29
\u_RX|MEM_UART~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~226feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~226_q\);

-- Location: LCCOMB_X52_Y35_N18
\u_RX|MEM_UART~2535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2535_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~226_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~98_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~98_q\,
	datad => \u_RX|MEM_UART~226_q\,
	combout => \u_RX|MEM_UART~2535_combout\);

-- Location: FF_X58_Y33_N5
\u_RX|MEM_UART~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~482_q\);

-- Location: LCCOMB_X58_Y39_N18
\u_RX|MEM_UART~354feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~354feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~354feeder_combout\);

-- Location: FF_X58_Y39_N19
\u_RX|MEM_UART~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~354feeder_combout\,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~354_q\);

-- Location: LCCOMB_X58_Y33_N4
\u_RX|MEM_UART~2536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2536_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2535_combout\ & (\u_RX|MEM_UART~482_q\)) # (!\u_RX|MEM_UART~2535_combout\ & ((\u_RX|MEM_UART~354_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2535_combout\,
	datac => \u_RX|MEM_UART~482_q\,
	datad => \u_RX|MEM_UART~354_q\,
	combout => \u_RX|MEM_UART~2536_combout\);

-- Location: LCCOMB_X58_Y31_N6
\u_RX|MEM_UART~738feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~738feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~738feeder_combout\);

-- Location: FF_X58_Y31_N7
\u_RX|MEM_UART~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~738feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~738_q\);

-- Location: LCCOMB_X57_Y32_N0
\u_RX|MEM_UART~866feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~866feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~866feeder_combout\);

-- Location: FF_X57_Y32_N1
\u_RX|MEM_UART~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~866feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~866_q\);

-- Location: FF_X57_Y31_N5
\u_RX|MEM_UART~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~610_q\);

-- Location: LCCOMB_X57_Y31_N4
\u_RX|MEM_UART~2533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2533_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~866_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~866_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~610_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2533_combout\);

-- Location: FF_X57_Y31_N15
\u_RX|MEM_UART~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~994_q\);

-- Location: LCCOMB_X57_Y31_N14
\u_RX|MEM_UART~2534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2534_combout\ = (\u_RX|MEM_UART~2533_combout\ & (((\u_RX|MEM_UART~994_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2533_combout\ & (\u_RX|MEM_UART~738_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~738_q\,
	datab => \u_RX|MEM_UART~2533_combout\,
	datac => \u_RX|MEM_UART~994_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2534_combout\);

-- Location: LCCOMB_X63_Y42_N30
\u_RX|MEM_UART~2537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2537_combout\ = (\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2534_combout\) # (\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2536_combout\ & ((!\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2536_combout\,
	datab => \u_RX|MEM_UART~2534_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2537_combout\);

-- Location: FF_X47_Y35_N31
\u_RX|MEM_UART~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1634_q\);

-- Location: LCCOMB_X52_Y33_N2
\u_RX|MEM_UART~1890feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1890feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1890feeder_combout\);

-- Location: FF_X52_Y33_N3
\u_RX|MEM_UART~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1890feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1890_q\);

-- Location: LCCOMB_X47_Y35_N30
\u_RX|MEM_UART~2538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2538_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~1890_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1634_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1634_q\,
	datad => \u_RX|MEM_UART~1890_q\,
	combout => \u_RX|MEM_UART~2538_combout\);

-- Location: LCCOMB_X57_Y34_N18
\u_RX|MEM_UART~1762feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1762feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1762feeder_combout\);

-- Location: FF_X57_Y34_N19
\u_RX|MEM_UART~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1762feeder_combout\,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1762_q\);

-- Location: FF_X57_Y34_N5
\u_RX|MEM_UART~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2018_q\);

-- Location: LCCOMB_X57_Y34_N4
\u_RX|MEM_UART~2539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2539_combout\ = (\u_RX|MEM_UART~2538_combout\ & (((\u_RX|MEM_UART~2018_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2538_combout\ & (\u_RX|MEM_UART~1762_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2538_combout\,
	datab => \u_RX|MEM_UART~1762_q\,
	datac => \u_RX|MEM_UART~2018_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2539_combout\);

-- Location: LCCOMB_X63_Y42_N12
\u_RX|MEM_UART~2540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2540_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2537_combout\ & ((\u_RX|MEM_UART~2539_combout\))) # (!\u_RX|MEM_UART~2537_combout\ & (\u_RX|MEM_UART~2532_combout\)))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~2537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2532_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2537_combout\,
	datad => \u_RX|MEM_UART~2539_combout\,
	combout => \u_RX|MEM_UART~2540_combout\);

-- Location: LCCOMB_X59_Y35_N0
\u_RX|MEM_UART~162feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~162feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~162feeder_combout\);

-- Location: FF_X59_Y35_N1
\u_RX|MEM_UART~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~162feeder_combout\,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~162_q\);

-- Location: FF_X58_Y35_N1
\u_RX|MEM_UART~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~34_q\);

-- Location: LCCOMB_X58_Y35_N0
\u_RX|MEM_UART~2555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2555_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~162_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~34_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~162_q\,
	datac => \u_RX|MEM_UART~34_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2555_combout\);

-- Location: FF_X57_Y39_N11
\u_RX|MEM_UART~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~290_q\);

-- Location: FF_X61_Y36_N21
\u_RX|MEM_UART~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~418_q\);

-- Location: LCCOMB_X61_Y36_N20
\u_RX|MEM_UART~2556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2556_combout\ = (\u_RX|MEM_UART~2555_combout\ & (((\u_RX|MEM_UART~418_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2555_combout\ & (\u_RX|MEM_UART~290_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2555_combout\,
	datab => \u_RX|MEM_UART~290_q\,
	datac => \u_RX|MEM_UART~418_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2556_combout\);

-- Location: LCCOMB_X57_Y32_N14
\u_RX|MEM_UART~802feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~802feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~802feeder_combout\);

-- Location: FF_X57_Y32_N15
\u_RX|MEM_UART~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~802feeder_combout\,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~802_q\);

-- Location: FF_X59_Y32_N25
\u_RX|MEM_UART~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~546_q\);

-- Location: LCCOMB_X59_Y32_N24
\u_RX|MEM_UART~2553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2553_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~802_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~546_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~802_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~546_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2553_combout\);

-- Location: FF_X63_Y31_N31
\u_RX|MEM_UART~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~930_q\);

-- Location: LCCOMB_X63_Y31_N28
\u_RX|MEM_UART~674feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~674feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~674feeder_combout\);

-- Location: FF_X63_Y31_N29
\u_RX|MEM_UART~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~674feeder_combout\,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~674_q\);

-- Location: LCCOMB_X63_Y31_N30
\u_RX|MEM_UART~2554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2554_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2553_combout\ & (\u_RX|MEM_UART~930_q\)) # (!\u_RX|MEM_UART~2553_combout\ & ((\u_RX|MEM_UART~674_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2553_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2553_combout\,
	datac => \u_RX|MEM_UART~930_q\,
	datad => \u_RX|MEM_UART~674_q\,
	combout => \u_RX|MEM_UART~2554_combout\);

-- Location: LCCOMB_X67_Y36_N6
\u_RX|MEM_UART~2557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2557_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2554_combout\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2556_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2554_combout\,
	combout => \u_RX|MEM_UART~2557_combout\);

-- Location: LCCOMB_X58_Y36_N6
\u_RX|MEM_UART~1314feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1314feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1314feeder_combout\);

-- Location: FF_X58_Y36_N7
\u_RX|MEM_UART~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1314feeder_combout\,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1314_q\);

-- Location: FF_X66_Y36_N25
\u_RX|MEM_UART~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1442_q\);

-- Location: FF_X64_Y33_N19
\u_RX|MEM_UART~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1058_q\);

-- Location: LCCOMB_X64_Y33_N20
\u_RX|MEM_UART~1186feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1186feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1186feeder_combout\);

-- Location: FF_X64_Y33_N21
\u_RX|MEM_UART~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1186feeder_combout\,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1186_q\);

-- Location: LCCOMB_X64_Y33_N18
\u_RX|MEM_UART~2551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2551_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1186_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1058_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1058_q\,
	datad => \u_RX|MEM_UART~1186_q\,
	combout => \u_RX|MEM_UART~2551_combout\);

-- Location: LCCOMB_X66_Y36_N24
\u_RX|MEM_UART~2552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2552_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2551_combout\ & ((\u_RX|MEM_UART~1442_q\))) # (!\u_RX|MEM_UART~2551_combout\ & (\u_RX|MEM_UART~1314_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1314_q\,
	datac => \u_RX|MEM_UART~1442_q\,
	datad => \u_RX|MEM_UART~2551_combout\,
	combout => \u_RX|MEM_UART~2552_combout\);

-- Location: FF_X56_Y36_N9
\u_RX|MEM_UART~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1570_q\);

-- Location: LCCOMB_X56_Y33_N24
\u_RX|MEM_UART~1826feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1826feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1826feeder_combout\);

-- Location: FF_X56_Y33_N25
\u_RX|MEM_UART~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1826feeder_combout\,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1826_q\);

-- Location: LCCOMB_X56_Y36_N8
\u_RX|MEM_UART~2558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2558_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~1826_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1570_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1570_q\,
	datad => \u_RX|MEM_UART~1826_q\,
	combout => \u_RX|MEM_UART~2558_combout\);

-- Location: FF_X64_Y32_N7
\u_RX|MEM_UART~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1954_q\);

-- Location: FF_X64_Y36_N27
\u_RX|MEM_UART~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1698_q\);

-- Location: LCCOMB_X64_Y32_N6
\u_RX|MEM_UART~2559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2559_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2558_combout\ & (\u_RX|MEM_UART~1954_q\)) # (!\u_RX|MEM_UART~2558_combout\ & ((\u_RX|MEM_UART~1698_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2558_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2558_combout\,
	datac => \u_RX|MEM_UART~1954_q\,
	datad => \u_RX|MEM_UART~1698_q\,
	combout => \u_RX|MEM_UART~2559_combout\);

-- Location: LCCOMB_X67_Y36_N24
\u_RX|MEM_UART~2560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2560_combout\ = (\u_RX|MEM_UART~2557_combout\ & (((\u_RX|MEM_UART~2559_combout\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2557_combout\ & (\u_RX|MEM_UART~2552_combout\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2557_combout\,
	datab => \u_RX|MEM_UART~2552_combout\,
	datac => \u_RX|MEM_UART~2559_combout\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2560_combout\);

-- Location: LCCOMB_X56_Y34_N26
\u_RX|MEM_UART~322feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~322feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~322feeder_combout\);

-- Location: FF_X56_Y34_N27
\u_RX|MEM_UART~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~322feeder_combout\,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~322_q\);

-- Location: FF_X66_Y32_N1
\u_RX|MEM_UART~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~66_q\);

-- Location: LCCOMB_X64_Y32_N16
\u_RX|MEM_UART~194feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~194feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~194feeder_combout\);

-- Location: FF_X64_Y32_N17
\u_RX|MEM_UART~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~194feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~194_q\);

-- Location: LCCOMB_X66_Y32_N0
\u_RX|MEM_UART~2545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2545_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~194_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~66_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~66_q\,
	datad => \u_RX|MEM_UART~194_q\,
	combout => \u_RX|MEM_UART~2545_combout\);

-- Location: FF_X66_Y34_N7
\u_RX|MEM_UART~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~450_q\);

-- Location: LCCOMB_X66_Y34_N6
\u_RX|MEM_UART~2546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2546_combout\ = (\u_RX|MEM_UART~2545_combout\ & (((\u_RX|MEM_UART~450_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2545_combout\ & (\u_RX|MEM_UART~322_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~322_q\,
	datab => \u_RX|MEM_UART~2545_combout\,
	datac => \u_RX|MEM_UART~450_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2546_combout\);

-- Location: LCCOMB_X65_Y38_N2
\u_RX|MEM_UART~1346feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1346feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1346feeder_combout\);

-- Location: FF_X65_Y38_N3
\u_RX|MEM_UART~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1346feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1346_q\);

-- Location: FF_X62_Y35_N31
\u_RX|MEM_UART~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1090_q\);

-- Location: FF_X62_Y35_N17
\u_RX|MEM_UART~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1218_q\);

-- Location: LCCOMB_X62_Y35_N30
\u_RX|MEM_UART~2543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2543_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1218_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1090_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1090_q\,
	datad => \u_RX|MEM_UART~1218_q\,
	combout => \u_RX|MEM_UART~2543_combout\);

-- Location: FF_X66_Y34_N17
\u_RX|MEM_UART~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1474_q\);

-- Location: LCCOMB_X66_Y34_N16
\u_RX|MEM_UART~2544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2544_combout\ = (\u_RX|MEM_UART~2543_combout\ & (((\u_RX|MEM_UART~1474_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2543_combout\ & (\u_RX|MEM_UART~1346_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1346_q\,
	datab => \u_RX|MEM_UART~2543_combout\,
	datac => \u_RX|MEM_UART~1474_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2544_combout\);

-- Location: LCCOMB_X67_Y36_N22
\u_RX|MEM_UART~2547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2547_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2544_combout\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2546_combout\,
	datab => \u_RX|MEM_UART~2544_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2547_combout\);

-- Location: LCCOMB_X64_Y36_N16
\u_RX|MEM_UART~1730feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1730feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1730feeder_combout\);

-- Location: FF_X64_Y36_N17
\u_RX|MEM_UART~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1730feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1730_q\);

-- Location: FF_X67_Y37_N31
\u_RX|MEM_UART~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1986_q\);

-- Location: FF_X63_Y35_N17
\u_RX|MEM_UART~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1602_q\);

-- Location: LCCOMB_X63_Y33_N24
\u_RX|MEM_UART~1858feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1858feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1858feeder_combout\);

-- Location: FF_X63_Y33_N25
\u_RX|MEM_UART~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1858feeder_combout\,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1858_q\);

-- Location: LCCOMB_X63_Y35_N16
\u_RX|MEM_UART~2548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2548_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~1858_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1602_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1602_q\,
	datad => \u_RX|MEM_UART~1858_q\,
	combout => \u_RX|MEM_UART~2548_combout\);

-- Location: LCCOMB_X67_Y37_N30
\u_RX|MEM_UART~2549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2549_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2548_combout\ & ((\u_RX|MEM_UART~1986_q\))) # (!\u_RX|MEM_UART~2548_combout\ & (\u_RX|MEM_UART~1730_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1730_q\,
	datac => \u_RX|MEM_UART~1986_q\,
	datad => \u_RX|MEM_UART~2548_combout\,
	combout => \u_RX|MEM_UART~2549_combout\);

-- Location: LCCOMB_X67_Y35_N4
\u_RX|MEM_UART~706feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~706feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~706feeder_combout\);

-- Location: FF_X67_Y35_N5
\u_RX|MEM_UART~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~706feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~706_q\);

-- Location: FF_X67_Y34_N25
\u_RX|MEM_UART~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~962_q\);

-- Location: LCCOMB_X58_Y32_N14
\u_RX|MEM_UART~834feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~834feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~834feeder_combout\);

-- Location: FF_X58_Y32_N15
\u_RX|MEM_UART~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~834feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~834_q\);

-- Location: FF_X66_Y35_N29
\u_RX|MEM_UART~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~578_q\);

-- Location: LCCOMB_X66_Y35_N28
\u_RX|MEM_UART~2541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2541_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~834_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~578_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~834_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~578_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2541_combout\);

-- Location: LCCOMB_X67_Y34_N24
\u_RX|MEM_UART~2542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2542_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2541_combout\ & ((\u_RX|MEM_UART~962_q\))) # (!\u_RX|MEM_UART~2541_combout\ & (\u_RX|MEM_UART~706_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~706_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~962_q\,
	datad => \u_RX|MEM_UART~2541_combout\,
	combout => \u_RX|MEM_UART~2542_combout\);

-- Location: LCCOMB_X67_Y36_N0
\u_RX|MEM_UART~2550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2550_combout\ = (\u_RX|MEM_UART~2547_combout\ & (((\u_RX|MEM_UART~2549_combout\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~2547_combout\ & (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2547_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2549_combout\,
	datad => \u_RX|MEM_UART~2542_combout\,
	combout => \u_RX|MEM_UART~2550_combout\);

-- Location: LCCOMB_X67_Y36_N10
\u_RX|MEM_UART~2561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2561_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2550_combout\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2560_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~2550_combout\,
	combout => \u_RX|MEM_UART~2561_combout\);

-- Location: LCCOMB_X63_Y34_N4
\u_RX|MEM_UART~2572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2572_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2561_combout\ & (\u_RX|MEM_UART~2571_combout\)) # (!\u_RX|MEM_UART~2561_combout\ & ((\u_RX|MEM_UART~2540_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~2561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2571_combout\,
	datac => \u_RX|MEM_UART~2540_combout\,
	datad => \u_RX|MEM_UART~2561_combout\,
	combout => \u_RX|MEM_UART~2572_combout\);

-- Location: LCCOMB_X61_Y42_N0
\u_RX|MEM_UART~1082feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1082feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1082feeder_combout\);

-- Location: FF_X61_Y42_N1
\u_RX|MEM_UART~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1082feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1082_q\);

-- Location: FF_X57_Y41_N25
\u_RX|MEM_UART~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1594_q\);

-- Location: FF_X65_Y33_N3
\u_RX|MEM_UART~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~570_q\);

-- Location: FF_X65_Y42_N5
\u_RX|MEM_UART~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~58_q\);

-- Location: LCCOMB_X65_Y42_N4
\u_RX|MEM_UART~2593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2593_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~570_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~570_q\,
	datac => \u_RX|MEM_UART~58_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2593_combout\);

-- Location: LCCOMB_X57_Y41_N24
\u_RX|MEM_UART~2594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2594_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2593_combout\ & ((\u_RX|MEM_UART~1594_q\))) # (!\u_RX|MEM_UART~2593_combout\ & (\u_RX|MEM_UART~1082_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1082_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1594_q\,
	datad => \u_RX|MEM_UART~2593_combout\,
	combout => \u_RX|MEM_UART~2594_combout\);

-- Location: FF_X51_Y42_N9
\u_RX|MEM_UART~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~90_q\);

-- Location: LCCOMB_X55_Y43_N20
\u_RX|MEM_UART~1114feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1114feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1114feeder_combout\);

-- Location: FF_X55_Y43_N21
\u_RX|MEM_UART~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1114feeder_combout\,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1114_q\);

-- Location: LCCOMB_X51_Y42_N8
\u_RX|MEM_UART~2595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2595_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1114_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~90_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~90_q\,
	datad => \u_RX|MEM_UART~1114_q\,
	combout => \u_RX|MEM_UART~2595_combout\);

-- Location: FF_X51_Y41_N17
\u_RX|MEM_UART~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1626_q\);

-- Location: FF_X52_Y41_N23
\u_RX|MEM_UART~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~602_q\);

-- Location: LCCOMB_X51_Y41_N16
\u_RX|MEM_UART~2596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2596_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2595_combout\ & (\u_RX|MEM_UART~1626_q\)) # (!\u_RX|MEM_UART~2595_combout\ & ((\u_RX|MEM_UART~602_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2595_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2595_combout\,
	datac => \u_RX|MEM_UART~1626_q\,
	datad => \u_RX|MEM_UART~602_q\,
	combout => \u_RX|MEM_UART~2596_combout\);

-- Location: FF_X60_Y41_N13
\u_RX|MEM_UART~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~26_q\);

-- Location: FF_X61_Y42_N23
\u_RX|MEM_UART~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1050_q\);

-- Location: LCCOMB_X60_Y41_N12
\u_RX|MEM_UART~2597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2597_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1050_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~26_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~26_q\,
	datad => \u_RX|MEM_UART~1050_q\,
	combout => \u_RX|MEM_UART~2597_combout\);

-- Location: LCCOMB_X56_Y41_N20
\u_RX|MEM_UART~538feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~538feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~538feeder_combout\);

-- Location: FF_X56_Y41_N21
\u_RX|MEM_UART~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~538feeder_combout\,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~538_q\);

-- Location: FF_X60_Y41_N15
\u_RX|MEM_UART~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1562_q\);

-- Location: LCCOMB_X60_Y41_N14
\u_RX|MEM_UART~2598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2598_combout\ = (\u_RX|MEM_UART~2597_combout\ & (((\u_RX|MEM_UART~1562_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2597_combout\ & (\u_RX|MEM_UART~538_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2597_combout\,
	datab => \u_RX|MEM_UART~538_q\,
	datac => \u_RX|MEM_UART~1562_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2598_combout\);

-- Location: LCCOMB_X51_Y41_N22
\u_RX|MEM_UART~2599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2599_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2596_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2598_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2596_combout\,
	datac => \u_RX|MEM_UART~2598_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2599_combout\);

-- Location: LCCOMB_X55_Y43_N14
\u_RX|MEM_UART~1146feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1146feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1146feeder_combout\);

-- Location: FF_X55_Y43_N15
\u_RX|MEM_UART~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1146feeder_combout\,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1146_q\);

-- Location: FF_X56_Y43_N7
\u_RX|MEM_UART~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1658_q\);

-- Location: LCCOMB_X47_Y41_N2
\u_RX|MEM_UART~634feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~634feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~634feeder_combout\);

-- Location: FF_X47_Y41_N3
\u_RX|MEM_UART~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~634feeder_combout\,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~634_q\);

-- Location: FF_X56_Y43_N1
\u_RX|MEM_UART~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~122_q\);

-- Location: LCCOMB_X56_Y43_N0
\u_RX|MEM_UART~2600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2600_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~634_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~122_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~634_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~122_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2600_combout\);

-- Location: LCCOMB_X56_Y43_N6
\u_RX|MEM_UART~2601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2601_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2600_combout\ & ((\u_RX|MEM_UART~1658_q\))) # (!\u_RX|MEM_UART~2600_combout\ & (\u_RX|MEM_UART~1146_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1146_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1658_q\,
	datad => \u_RX|MEM_UART~2600_combout\,
	combout => \u_RX|MEM_UART~2601_combout\);

-- Location: LCCOMB_X51_Y41_N12
\u_RX|MEM_UART~2602\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2602_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2599_combout\ & ((\u_RX|MEM_UART~2601_combout\))) # (!\u_RX|MEM_UART~2599_combout\ & (\u_RX|MEM_UART~2594_combout\)))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~2599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2594_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2599_combout\,
	datad => \u_RX|MEM_UART~2601_combout\,
	combout => \u_RX|MEM_UART~2602_combout\);

-- Location: LCCOMB_X52_Y41_N20
\u_RX|MEM_UART~730feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~730feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~730feeder_combout\);

-- Location: FF_X52_Y41_N21
\u_RX|MEM_UART~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~730feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~730_q\);

-- Location: FF_X59_Y43_N1
\u_RX|MEM_UART~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1754_q\);

-- Location: LCCOMB_X56_Y40_N6
\u_RX|MEM_UART~1242feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1242feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1242feeder_combout\);

-- Location: FF_X56_Y40_N7
\u_RX|MEM_UART~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1242feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1242_q\);

-- Location: FF_X56_Y40_N17
\u_RX|MEM_UART~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~218_q\);

-- Location: LCCOMB_X56_Y40_N16
\u_RX|MEM_UART~2583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2583_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1242_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~218_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1242_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~218_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2583_combout\);

-- Location: LCCOMB_X59_Y43_N0
\u_RX|MEM_UART~2584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2584_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2583_combout\ & ((\u_RX|MEM_UART~1754_q\))) # (!\u_RX|MEM_UART~2583_combout\ & (\u_RX|MEM_UART~730_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~730_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1754_q\,
	datad => \u_RX|MEM_UART~2583_combout\,
	combout => \u_RX|MEM_UART~2584_combout\);

-- Location: LCCOMB_X50_Y41_N18
\u_RX|MEM_UART~762feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~762feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~762feeder_combout\);

-- Location: FF_X50_Y41_N19
\u_RX|MEM_UART~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~762feeder_combout\,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~762_q\);

-- Location: FF_X61_Y43_N27
\u_RX|MEM_UART~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~250_q\);

-- Location: LCCOMB_X61_Y43_N26
\u_RX|MEM_UART~2590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2590_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~762_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~250_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~762_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~250_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2590_combout\);

-- Location: FF_X58_Y43_N11
\u_RX|MEM_UART~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1786_q\);

-- Location: LCCOMB_X57_Y43_N20
\u_RX|MEM_UART~1274feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1274feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1274feeder_combout\);

-- Location: FF_X57_Y43_N21
\u_RX|MEM_UART~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1274feeder_combout\,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1274_q\);

-- Location: LCCOMB_X58_Y43_N10
\u_RX|MEM_UART~2591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2591_combout\ = (\u_RX|MEM_UART~2590_combout\ & (((\u_RX|MEM_UART~1786_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2590_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1274_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2590_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1786_q\,
	datad => \u_RX|MEM_UART~1274_q\,
	combout => \u_RX|MEM_UART~2591_combout\);

-- Location: FF_X66_Y41_N27
\u_RX|MEM_UART~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~186_q\);

-- Location: LCCOMB_X66_Y41_N20
\u_RX|MEM_UART~698feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~698feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~698feeder_combout\);

-- Location: FF_X66_Y41_N21
\u_RX|MEM_UART~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~698feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~698_q\);

-- Location: LCCOMB_X66_Y41_N26
\u_RX|MEM_UART~2585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2585_combout\ = (\i_log_ADDR[7]~input_o\ & (\i_log_ADDR[6]~input_o\)) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~698_q\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~186_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~186_q\,
	datad => \u_RX|MEM_UART~698_q\,
	combout => \u_RX|MEM_UART~2585_combout\);

-- Location: FF_X60_Y39_N31
\u_RX|MEM_UART~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1722_q\);

-- Location: LCCOMB_X60_Y39_N0
\u_RX|MEM_UART~1210feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1210feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1210feeder_combout\);

-- Location: FF_X60_Y39_N1
\u_RX|MEM_UART~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1210feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1210_q\);

-- Location: LCCOMB_X60_Y39_N30
\u_RX|MEM_UART~2586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2586_combout\ = (\u_RX|MEM_UART~2585_combout\ & (((\u_RX|MEM_UART~1722_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2585_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2585_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1722_q\,
	datad => \u_RX|MEM_UART~1210_q\,
	combout => \u_RX|MEM_UART~2586_combout\);

-- Location: LCCOMB_X56_Y41_N26
\u_RX|MEM_UART~666feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~666feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~666feeder_combout\);

-- Location: FF_X56_Y41_N27
\u_RX|MEM_UART~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~666feeder_combout\,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~666_q\);

-- Location: FF_X59_Y43_N19
\u_RX|MEM_UART~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1690_q\);

-- Location: FF_X57_Y40_N7
\u_RX|MEM_UART~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~154_q\);

-- Location: LCCOMB_X57_Y40_N24
\u_RX|MEM_UART~1178feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1178feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1178feeder_combout\);

-- Location: FF_X57_Y40_N25
\u_RX|MEM_UART~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1178feeder_combout\,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1178_q\);

-- Location: LCCOMB_X57_Y40_N6
\u_RX|MEM_UART~2587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2587_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1178_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~154_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~154_q\,
	datad => \u_RX|MEM_UART~1178_q\,
	combout => \u_RX|MEM_UART~2587_combout\);

-- Location: LCCOMB_X59_Y43_N18
\u_RX|MEM_UART~2588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2588_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2587_combout\ & ((\u_RX|MEM_UART~1690_q\))) # (!\u_RX|MEM_UART~2587_combout\ & (\u_RX|MEM_UART~666_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~666_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1690_q\,
	datad => \u_RX|MEM_UART~2587_combout\,
	combout => \u_RX|MEM_UART~2588_combout\);

-- Location: LCCOMB_X59_Y44_N20
\u_RX|MEM_UART~2589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2589_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~2586_combout\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2586_combout\,
	datad => \u_RX|MEM_UART~2588_combout\,
	combout => \u_RX|MEM_UART~2589_combout\);

-- Location: LCCOMB_X59_Y44_N26
\u_RX|MEM_UART~2592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2592_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2589_combout\ & ((\u_RX|MEM_UART~2591_combout\))) # (!\u_RX|MEM_UART~2589_combout\ & (\u_RX|MEM_UART~2584_combout\)))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~2589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2584_combout\,
	datac => \u_RX|MEM_UART~2591_combout\,
	datad => \u_RX|MEM_UART~2589_combout\,
	combout => \u_RX|MEM_UART~2592_combout\);

-- Location: LCCOMB_X51_Y41_N2
\u_RX|MEM_UART~2603\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2603_combout\ = (\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2592_combout\) # (\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2602_combout\ & ((!\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2602_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2592_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2603_combout\);

-- Location: LCCOMB_X61_Y38_N2
\u_RX|MEM_UART~1978feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1978feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1978feeder_combout\);

-- Location: FF_X61_Y38_N3
\u_RX|MEM_UART~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1978feeder_combout\,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1978_q\);

-- Location: FF_X51_Y41_N5
\u_RX|MEM_UART~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2042_q\);

-- Location: LCCOMB_X52_Y38_N30
\u_RX|MEM_UART~2010feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2010feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~2010feeder_combout\);

-- Location: FF_X52_Y38_N31
\u_RX|MEM_UART~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2010feeder_combout\,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2010_q\);

-- Location: FF_X59_Y38_N13
\u_RX|MEM_UART~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1946_q\);

-- Location: LCCOMB_X59_Y38_N12
\u_RX|MEM_UART~2611\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2611_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2010_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1946_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2010_q\,
	datac => \u_RX|MEM_UART~1946_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2611_combout\);

-- Location: LCCOMB_X51_Y41_N4
\u_RX|MEM_UART~2612\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2612_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2611_combout\ & ((\u_RX|MEM_UART~2042_q\))) # (!\u_RX|MEM_UART~2611_combout\ & (\u_RX|MEM_UART~1978_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1978_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2042_q\,
	datad => \u_RX|MEM_UART~2611_combout\,
	combout => \u_RX|MEM_UART~2612_combout\);

-- Location: LCCOMB_X61_Y38_N12
\u_RX|MEM_UART~442feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~442feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~442feeder_combout\);

-- Location: FF_X61_Y38_N13
\u_RX|MEM_UART~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~442feeder_combout\,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~442_q\);

-- Location: FF_X59_Y38_N11
\u_RX|MEM_UART~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~410_q\);

-- Location: LCCOMB_X59_Y38_N10
\u_RX|MEM_UART~2608\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2608_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~442_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~410_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~442_q\,
	datac => \u_RX|MEM_UART~410_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2608_combout\);

-- Location: LCCOMB_X51_Y42_N26
\u_RX|MEM_UART~474feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~474feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~474feeder_combout\);

-- Location: FF_X51_Y42_N27
\u_RX|MEM_UART~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~474feeder_combout\,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~474_q\);

-- Location: FF_X49_Y40_N31
\u_RX|MEM_UART~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~506_q\);

-- Location: LCCOMB_X49_Y40_N30
\u_RX|MEM_UART~2609\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2609_combout\ = (\u_RX|MEM_UART~2608_combout\ & (((\u_RX|MEM_UART~506_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2608_combout\ & (\u_RX|MEM_UART~474_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2608_combout\,
	datab => \u_RX|MEM_UART~474_q\,
	datac => \u_RX|MEM_UART~506_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2609_combout\);

-- Location: LCCOMB_X50_Y40_N16
\u_RX|MEM_UART~1498feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1498feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1498feeder_combout\);

-- Location: FF_X50_Y40_N17
\u_RX|MEM_UART~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1498feeder_combout\,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1498_q\);

-- Location: FF_X50_Y40_N23
\u_RX|MEM_UART~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1530_q\);

-- Location: LCCOMB_X64_Y38_N20
\u_RX|MEM_UART~1466feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1466feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1466feeder_combout\);

-- Location: FF_X64_Y38_N21
\u_RX|MEM_UART~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1466feeder_combout\,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1466_q\);

-- Location: FF_X67_Y36_N5
\u_RX|MEM_UART~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1434_q\);

-- Location: LCCOMB_X67_Y36_N4
\u_RX|MEM_UART~2606\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2606_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1466_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1434_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1466_q\,
	datac => \u_RX|MEM_UART~1434_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2606_combout\);

-- Location: LCCOMB_X50_Y40_N22
\u_RX|MEM_UART~2607\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2607_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2606_combout\ & ((\u_RX|MEM_UART~1530_q\))) # (!\u_RX|MEM_UART~2606_combout\ & (\u_RX|MEM_UART~1498_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1498_q\,
	datac => \u_RX|MEM_UART~1530_q\,
	datad => \u_RX|MEM_UART~2606_combout\,
	combout => \u_RX|MEM_UART~2607_combout\);

-- Location: LCCOMB_X57_Y39_N30
\u_RX|MEM_UART~2610\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2610_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2607_combout\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2609_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2607_combout\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2610_combout\);

-- Location: FF_X57_Y35_N11
\u_RX|MEM_UART~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~922_q\);

-- Location: FF_X49_Y39_N17
\u_RX|MEM_UART~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~986_q\);

-- Location: LCCOMB_X57_Y35_N10
\u_RX|MEM_UART~2604\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2604_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~986_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~922_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~922_q\,
	datad => \u_RX|MEM_UART~986_q\,
	combout => \u_RX|MEM_UART~2604_combout\);

-- Location: FF_X49_Y40_N1
\u_RX|MEM_UART~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1018_q\);

-- Location: FF_X64_Y34_N5
\u_RX|MEM_UART~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~954_q\);

-- Location: LCCOMB_X49_Y40_N0
\u_RX|MEM_UART~2605\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2605_combout\ = (\u_RX|MEM_UART~2604_combout\ & (((\u_RX|MEM_UART~1018_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2604_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~954_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2604_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1018_q\,
	datad => \u_RX|MEM_UART~954_q\,
	combout => \u_RX|MEM_UART~2605_combout\);

-- Location: LCCOMB_X49_Y41_N8
\u_RX|MEM_UART~2613\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2613_combout\ = (\u_RX|MEM_UART~2610_combout\ & ((\u_RX|MEM_UART~2612_combout\) # ((!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2610_combout\ & (((\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~2605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2612_combout\,
	datab => \u_RX|MEM_UART~2610_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2605_combout\,
	combout => \u_RX|MEM_UART~2613_combout\);

-- Location: LCCOMB_X65_Y33_N8
\u_RX|MEM_UART~826feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~826feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~826feeder_combout\);

-- Location: FF_X65_Y33_N9
\u_RX|MEM_UART~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~826feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~826_q\);

-- Location: LCCOMB_X59_Y37_N0
\u_RX|MEM_UART~314feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~314feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~314feeder_combout\);

-- Location: FF_X59_Y37_N1
\u_RX|MEM_UART~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~314feeder_combout\,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~314_q\);

-- Location: LCCOMB_X59_Y41_N10
\u_RX|MEM_UART~2573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2573_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~826_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~826_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~314_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2573_combout\);

-- Location: LCCOMB_X59_Y41_N0
\u_RX|MEM_UART~1338feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1338feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1338feeder_combout\);

-- Location: FF_X59_Y41_N1
\u_RX|MEM_UART~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1338feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1338_q\);

-- Location: LCCOMB_X58_Y42_N14
\u_RX|MEM_UART~1850feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1850feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1850feeder_combout\);

-- Location: FF_X58_Y42_N15
\u_RX|MEM_UART~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1850feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1850_q\);

-- Location: LCCOMB_X57_Y41_N10
\u_RX|MEM_UART~2574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2574_combout\ = (\u_RX|MEM_UART~2573_combout\ & (((\u_RX|MEM_UART~1850_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2573_combout\ & (\u_RX|MEM_UART~1338_q\ & (\i_log_ADDR[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2573_combout\,
	datab => \u_RX|MEM_UART~1338_q\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~1850_q\,
	combout => \u_RX|MEM_UART~2574_combout\);

-- Location: LCCOMB_X54_Y33_N24
\u_RX|MEM_UART~1402feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1402feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1402feeder_combout\);

-- Location: FF_X54_Y33_N25
\u_RX|MEM_UART~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1402feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1402_q\);

-- Location: FF_X54_Y37_N7
\u_RX|MEM_UART~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1914_q\);

-- Location: FF_X54_Y37_N1
\u_RX|MEM_UART~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~378_q\);

-- Location: LCCOMB_X49_Y36_N2
\u_RX|MEM_UART~890feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~890feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~890feeder_combout\);

-- Location: FF_X49_Y36_N3
\u_RX|MEM_UART~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~890feeder_combout\,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~890_q\);

-- Location: LCCOMB_X54_Y37_N0
\u_RX|MEM_UART~2580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2580_combout\ = (\i_log_ADDR[7]~input_o\ & (\i_log_ADDR[6]~input_o\)) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~890_q\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~378_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~378_q\,
	datad => \u_RX|MEM_UART~890_q\,
	combout => \u_RX|MEM_UART~2580_combout\);

-- Location: LCCOMB_X54_Y37_N6
\u_RX|MEM_UART~2581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2581_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2580_combout\ & ((\u_RX|MEM_UART~1914_q\))) # (!\u_RX|MEM_UART~2580_combout\ & (\u_RX|MEM_UART~1402_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1402_q\,
	datac => \u_RX|MEM_UART~1914_q\,
	datad => \u_RX|MEM_UART~2580_combout\,
	combout => \u_RX|MEM_UART~2581_combout\);

-- Location: LCCOMB_X57_Y36_N6
\u_RX|MEM_UART~794feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~794feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~794feeder_combout\);

-- Location: FF_X57_Y36_N7
\u_RX|MEM_UART~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~794feeder_combout\,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~794_q\);

-- Location: FF_X56_Y38_N1
\u_RX|MEM_UART~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1818_q\);

-- Location: LCCOMB_X60_Y43_N22
\u_RX|MEM_UART~1306feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1306feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1306feeder_combout\);

-- Location: FF_X60_Y43_N23
\u_RX|MEM_UART~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1306feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1306_q\);

-- Location: FF_X59_Y37_N31
\u_RX|MEM_UART~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~282_q\);

-- Location: LCCOMB_X59_Y37_N30
\u_RX|MEM_UART~2577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2577_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1306_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~282_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1306_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~282_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2577_combout\);

-- Location: LCCOMB_X56_Y38_N0
\u_RX|MEM_UART~2578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2578_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2577_combout\ & ((\u_RX|MEM_UART~1818_q\))) # (!\u_RX|MEM_UART~2577_combout\ & (\u_RX|MEM_UART~794_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~794_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1818_q\,
	datad => \u_RX|MEM_UART~2577_combout\,
	combout => \u_RX|MEM_UART~2578_combout\);

-- Location: FF_X52_Y37_N29
\u_RX|MEM_UART~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~346_q\);

-- Location: LCCOMB_X60_Y37_N14
\u_RX|MEM_UART~1370feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1370feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1370feeder_combout\);

-- Location: FF_X60_Y37_N15
\u_RX|MEM_UART~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1370feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1370_q\);

-- Location: LCCOMB_X52_Y37_N28
\u_RX|MEM_UART~2575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2575_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1370_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~346_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~346_q\,
	datad => \u_RX|MEM_UART~1370_q\,
	combout => \u_RX|MEM_UART~2575_combout\);

-- Location: FF_X52_Y37_N11
\u_RX|MEM_UART~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1882_q\);

-- Location: LCCOMB_X47_Y39_N26
\u_RX|MEM_UART~858feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~858feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~858feeder_combout\);

-- Location: FF_X47_Y39_N27
\u_RX|MEM_UART~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~858feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~858_q\);

-- Location: LCCOMB_X52_Y37_N10
\u_RX|MEM_UART~2576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2576_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2575_combout\ & (\u_RX|MEM_UART~1882_q\)) # (!\u_RX|MEM_UART~2575_combout\ & ((\u_RX|MEM_UART~858_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2575_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2575_combout\,
	datac => \u_RX|MEM_UART~1882_q\,
	datad => \u_RX|MEM_UART~858_q\,
	combout => \u_RX|MEM_UART~2576_combout\);

-- Location: LCCOMB_X55_Y39_N28
\u_RX|MEM_UART~2579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2579_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2576_combout\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2578_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2576_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2579_combout\);

-- Location: LCCOMB_X55_Y39_N6
\u_RX|MEM_UART~2582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2582_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2579_combout\ & ((\u_RX|MEM_UART~2581_combout\))) # (!\u_RX|MEM_UART~2579_combout\ & (\u_RX|MEM_UART~2574_combout\)))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~2579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2574_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2581_combout\,
	datad => \u_RX|MEM_UART~2579_combout\,
	combout => \u_RX|MEM_UART~2582_combout\);

-- Location: LCCOMB_X51_Y41_N10
\u_RX|MEM_UART~2614\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2614_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2603_combout\ & (\u_RX|MEM_UART~2613_combout\)) # (!\u_RX|MEM_UART~2603_combout\ & ((\u_RX|MEM_UART~2582_combout\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2603_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2603_combout\,
	datac => \u_RX|MEM_UART~2613_combout\,
	datad => \u_RX|MEM_UART~2582_combout\,
	combout => \u_RX|MEM_UART~2614_combout\);

-- Location: FF_X62_Y36_N27
\u_RX|MEM_UART~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~402_q\);

-- Location: FF_X63_Y32_N7
\u_RX|MEM_UART~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~914_q\);

-- Location: LCCOMB_X62_Y36_N26
\u_RX|MEM_UART~2642\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2642_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~914_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~402_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~402_q\,
	datad => \u_RX|MEM_UART~914_q\,
	combout => \u_RX|MEM_UART~2642_combout\);

-- Location: FF_X63_Y36_N23
\u_RX|MEM_UART~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1938_q\);

-- Location: LCCOMB_X66_Y36_N10
\u_RX|MEM_UART~1426feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1426feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1426feeder_combout\);

-- Location: FF_X66_Y36_N11
\u_RX|MEM_UART~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1426feeder_combout\,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1426_q\);

-- Location: LCCOMB_X63_Y36_N22
\u_RX|MEM_UART~2643\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2643_combout\ = (\u_RX|MEM_UART~2642_combout\ & (((\u_RX|MEM_UART~1938_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2642_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1426_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2642_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1938_q\,
	datad => \u_RX|MEM_UART~1426_q\,
	combout => \u_RX|MEM_UART~2643_combout\);

-- Location: LCCOMB_X62_Y40_N20
\u_RX|MEM_UART~1170feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1170feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1170feeder_combout\);

-- Location: FF_X62_Y40_N21
\u_RX|MEM_UART~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1170feeder_combout\,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1170_q\);

-- Location: FF_X61_Y40_N27
\u_RX|MEM_UART~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1682_q\);

-- Location: FF_X61_Y40_N29
\u_RX|MEM_UART~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~146_q\);

-- Location: LCCOMB_X63_Y32_N24
\u_RX|MEM_UART~658feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~658feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~658feeder_combout\);

-- Location: FF_X63_Y32_N25
\u_RX|MEM_UART~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~658feeder_combout\,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~658_q\);

-- Location: LCCOMB_X61_Y40_N28
\u_RX|MEM_UART~2637\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2637_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~658_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~146_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~146_q\,
	datad => \u_RX|MEM_UART~658_q\,
	combout => \u_RX|MEM_UART~2637_combout\);

-- Location: LCCOMB_X61_Y40_N26
\u_RX|MEM_UART~2638\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2638_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2637_combout\ & ((\u_RX|MEM_UART~1682_q\))) # (!\u_RX|MEM_UART~2637_combout\ & (\u_RX|MEM_UART~1170_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1170_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1682_q\,
	datad => \u_RX|MEM_UART~2637_combout\,
	combout => \u_RX|MEM_UART~2638_combout\);

-- Location: FF_X59_Y32_N3
\u_RX|MEM_UART~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~530_q\);

-- Location: FF_X55_Y41_N9
\u_RX|MEM_UART~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1554_q\);

-- Location: FF_X62_Y36_N13
\u_RX|MEM_UART~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~18_q\);

-- Location: FF_X62_Y40_N19
\u_RX|MEM_UART~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1042_q\);

-- Location: LCCOMB_X62_Y36_N12
\u_RX|MEM_UART~2639\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2639_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1042_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~18_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~18_q\,
	datad => \u_RX|MEM_UART~1042_q\,
	combout => \u_RX|MEM_UART~2639_combout\);

-- Location: LCCOMB_X55_Y41_N8
\u_RX|MEM_UART~2640\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2640_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2639_combout\ & ((\u_RX|MEM_UART~1554_q\))) # (!\u_RX|MEM_UART~2639_combout\ & (\u_RX|MEM_UART~530_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~530_q\,
	datac => \u_RX|MEM_UART~1554_q\,
	datad => \u_RX|MEM_UART~2639_combout\,
	combout => \u_RX|MEM_UART~2640_combout\);

-- Location: LCCOMB_X55_Y39_N16
\u_RX|MEM_UART~2641\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2641_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2638_combout\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2640_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2638_combout\,
	datad => \u_RX|MEM_UART~2640_combout\,
	combout => \u_RX|MEM_UART~2641_combout\);

-- Location: LCCOMB_X60_Y36_N0
\u_RX|MEM_UART~786feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~786feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~786feeder_combout\);

-- Location: FF_X60_Y36_N1
\u_RX|MEM_UART~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~786feeder_combout\,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~786_q\);

-- Location: FF_X56_Y37_N1
\u_RX|MEM_UART~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1810_q\);

-- Location: LCCOMB_X63_Y37_N20
\u_RX|MEM_UART~1298feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1298feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1298feeder_combout\);

-- Location: FF_X63_Y37_N21
\u_RX|MEM_UART~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1298feeder_combout\,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1298_q\);

-- Location: FF_X63_Y37_N23
\u_RX|MEM_UART~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~274_q\);

-- Location: LCCOMB_X63_Y37_N22
\u_RX|MEM_UART~2635\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2635_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1298_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~274_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1298_q\,
	datac => \u_RX|MEM_UART~274_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2635_combout\);

-- Location: LCCOMB_X56_Y37_N0
\u_RX|MEM_UART~2636\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2636_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2635_combout\ & ((\u_RX|MEM_UART~1810_q\))) # (!\u_RX|MEM_UART~2635_combout\ & (\u_RX|MEM_UART~786_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~786_q\,
	datac => \u_RX|MEM_UART~1810_q\,
	datad => \u_RX|MEM_UART~2635_combout\,
	combout => \u_RX|MEM_UART~2636_combout\);

-- Location: LCCOMB_X55_Y39_N22
\u_RX|MEM_UART~2644\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2644_combout\ = (\u_RX|MEM_UART~2641_combout\ & ((\u_RX|MEM_UART~2643_combout\) # ((!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2641_combout\ & (((\i_log_ADDR[5]~input_o\ & \u_RX|MEM_UART~2636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2643_combout\,
	datab => \u_RX|MEM_UART~2641_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~2636_combout\,
	combout => \u_RX|MEM_UART~2644_combout\);

-- Location: FF_X49_Y37_N7
\u_RX|MEM_UART~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~338_q\);

-- Location: LCCOMB_X49_Y35_N10
\u_RX|MEM_UART~1362feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1362feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1362feeder_combout\);

-- Location: FF_X49_Y35_N11
\u_RX|MEM_UART~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1362feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1362_q\);

-- Location: LCCOMB_X49_Y37_N6
\u_RX|MEM_UART~2625\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2625_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1362_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~338_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~338_q\,
	datad => \u_RX|MEM_UART~1362_q\,
	combout => \u_RX|MEM_UART~2625_combout\);

-- Location: FF_X50_Y37_N13
\u_RX|MEM_UART~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1874_q\);

-- Location: LCCOMB_X54_Y36_N14
\u_RX|MEM_UART~850feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~850feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~850feeder_combout\);

-- Location: FF_X54_Y36_N15
\u_RX|MEM_UART~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~850feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~850_q\);

-- Location: LCCOMB_X50_Y37_N12
\u_RX|MEM_UART~2626\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2626_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2625_combout\ & (\u_RX|MEM_UART~1874_q\)) # (!\u_RX|MEM_UART~2625_combout\ & ((\u_RX|MEM_UART~850_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2625_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2625_combout\,
	datac => \u_RX|MEM_UART~1874_q\,
	datad => \u_RX|MEM_UART~850_q\,
	combout => \u_RX|MEM_UART~2626_combout\);

-- Location: LCCOMB_X51_Y40_N28
\u_RX|MEM_UART~1490feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1490feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1490feeder_combout\);

-- Location: FF_X51_Y40_N29
\u_RX|MEM_UART~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1490feeder_combout\,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1490_q\);

-- Location: LCCOMB_X50_Y35_N14
\u_RX|MEM_UART~978feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~978feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~978feeder_combout\);

-- Location: FF_X50_Y35_N15
\u_RX|MEM_UART~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~978feeder_combout\,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~978_q\);

-- Location: FF_X51_Y35_N17
\u_RX|MEM_UART~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~466_q\);

-- Location: LCCOMB_X51_Y35_N16
\u_RX|MEM_UART~2632\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2632_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~978_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~978_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~466_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2632_combout\);

-- Location: FF_X50_Y38_N23
\u_RX|MEM_UART~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2002_q\);

-- Location: LCCOMB_X50_Y38_N22
\u_RX|MEM_UART~2633\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2633_combout\ = (\u_RX|MEM_UART~2632_combout\ & (((\u_RX|MEM_UART~2002_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2632_combout\ & (\u_RX|MEM_UART~1490_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1490_q\,
	datab => \u_RX|MEM_UART~2632_combout\,
	datac => \u_RX|MEM_UART~2002_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2633_combout\);

-- Location: LCCOMB_X47_Y39_N8
\u_RX|MEM_UART~1234feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1234feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1234feeder_combout\);

-- Location: FF_X47_Y39_N9
\u_RX|MEM_UART~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1234feeder_combout\,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1234_q\);

-- Location: FF_X51_Y39_N29
\u_RX|MEM_UART~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1746_q\);

-- Location: LCCOMB_X50_Y35_N8
\u_RX|MEM_UART~722feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~722feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~722feeder_combout\);

-- Location: FF_X50_Y35_N9
\u_RX|MEM_UART~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~722feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~722_q\);

-- Location: FF_X52_Y39_N29
\u_RX|MEM_UART~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~210_q\);

-- Location: LCCOMB_X52_Y39_N28
\u_RX|MEM_UART~2627\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2627_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~722_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~210_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~722_q\,
	datac => \u_RX|MEM_UART~210_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2627_combout\);

-- Location: LCCOMB_X51_Y39_N28
\u_RX|MEM_UART~2628\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2628_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2627_combout\ & ((\u_RX|MEM_UART~1746_q\))) # (!\u_RX|MEM_UART~2627_combout\ & (\u_RX|MEM_UART~1234_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1234_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1746_q\,
	datad => \u_RX|MEM_UART~2627_combout\,
	combout => \u_RX|MEM_UART~2628_combout\);

-- Location: LCCOMB_X50_Y36_N20
\u_RX|MEM_UART~594feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~594feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~594feeder_combout\);

-- Location: FF_X50_Y36_N21
\u_RX|MEM_UART~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~594feeder_combout\,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~594_q\);

-- Location: FF_X50_Y36_N7
\u_RX|MEM_UART~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1618_q\);

-- Location: LCCOMB_X52_Y36_N22
\u_RX|MEM_UART~1106feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1106feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1106feeder_combout\);

-- Location: FF_X52_Y36_N23
\u_RX|MEM_UART~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1106feeder_combout\,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1106_q\);

-- Location: FF_X51_Y36_N19
\u_RX|MEM_UART~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~82_q\);

-- Location: LCCOMB_X51_Y36_N18
\u_RX|MEM_UART~2629\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2629_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1106_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~82_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1106_q\,
	datac => \u_RX|MEM_UART~82_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2629_combout\);

-- Location: LCCOMB_X50_Y36_N6
\u_RX|MEM_UART~2630\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2630_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2629_combout\ & ((\u_RX|MEM_UART~1618_q\))) # (!\u_RX|MEM_UART~2629_combout\ & (\u_RX|MEM_UART~594_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~594_q\,
	datac => \u_RX|MEM_UART~1618_q\,
	datad => \u_RX|MEM_UART~2629_combout\,
	combout => \u_RX|MEM_UART~2630_combout\);

-- Location: LCCOMB_X54_Y39_N14
\u_RX|MEM_UART~2631\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2631_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2628_combout\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((!\i_log_ADDR[5]~input_o\ & \u_RX|MEM_UART~2630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2628_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~2630_combout\,
	combout => \u_RX|MEM_UART~2631_combout\);

-- Location: LCCOMB_X55_Y39_N14
\u_RX|MEM_UART~2634\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2634_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2631_combout\ & ((\u_RX|MEM_UART~2633_combout\))) # (!\u_RX|MEM_UART~2631_combout\ & (\u_RX|MEM_UART~2626_combout\)))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~2631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2626_combout\,
	datac => \u_RX|MEM_UART~2633_combout\,
	datad => \u_RX|MEM_UART~2631_combout\,
	combout => \u_RX|MEM_UART~2634_combout\);

-- Location: LCCOMB_X55_Y39_N12
\u_RX|MEM_UART~2645\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2645_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2634_combout\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2644_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2634_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2645_combout\);

-- Location: LCCOMB_X55_Y33_N4
\u_RX|MEM_UART~1394feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1394feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1394feeder_combout\);

-- Location: FF_X55_Y33_N5
\u_RX|MEM_UART~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1394feeder_combout\,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1394_q\);

-- Location: FF_X54_Y34_N21
\u_RX|MEM_UART~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~370_q\);

-- Location: LCCOMB_X54_Y34_N20
\u_RX|MEM_UART~2648\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2648_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1394_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~370_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1394_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~370_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2648_combout\);

-- Location: LCCOMB_X52_Y34_N8
\u_RX|MEM_UART~882feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~882feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~882feeder_combout\);

-- Location: FF_X52_Y34_N9
\u_RX|MEM_UART~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~882feeder_combout\,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~882_q\);

-- Location: LCCOMB_X55_Y37_N22
\u_RX|MEM_UART~1906feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1906feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1906feeder_combout\);

-- Location: FF_X55_Y37_N23
\u_RX|MEM_UART~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1906feeder_combout\,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1906_q\);

-- Location: LCCOMB_X51_Y37_N16
\u_RX|MEM_UART~2649\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2649_combout\ = (\u_RX|MEM_UART~2648_combout\ & (((\u_RX|MEM_UART~1906_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2648_combout\ & (\u_RX|MEM_UART~882_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2648_combout\,
	datab => \u_RX|MEM_UART~882_q\,
	datac => \u_RX|MEM_UART~1906_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2649_combout\);

-- Location: FF_X57_Y38_N25
\u_RX|MEM_UART~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~114_q\);

-- Location: FF_X56_Y39_N11
\u_RX|MEM_UART~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1138_q\);

-- Location: LCCOMB_X57_Y38_N24
\u_RX|MEM_UART~2650\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2650_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1138_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~114_q\,
	datad => \u_RX|MEM_UART~1138_q\,
	combout => \u_RX|MEM_UART~2650_combout\);

-- Location: FF_X54_Y41_N19
\u_RX|MEM_UART~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1650_q\);

-- Location: FF_X52_Y34_N15
\u_RX|MEM_UART~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~626_q\);

-- Location: LCCOMB_X54_Y41_N18
\u_RX|MEM_UART~2651\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2651_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2650_combout\ & (\u_RX|MEM_UART~1650_q\)) # (!\u_RX|MEM_UART~2650_combout\ & ((\u_RX|MEM_UART~626_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2650_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2650_combout\,
	datac => \u_RX|MEM_UART~1650_q\,
	datad => \u_RX|MEM_UART~626_q\,
	combout => \u_RX|MEM_UART~2651_combout\);

-- Location: LCCOMB_X54_Y39_N12
\u_RX|MEM_UART~2652\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2652_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2649_combout\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2651_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~2649_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~2651_combout\,
	combout => \u_RX|MEM_UART~2652_combout\);

-- Location: FF_X57_Y38_N27
\u_RX|MEM_UART~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~242_q\);

-- Location: LCCOMB_X49_Y33_N0
\u_RX|MEM_UART~754feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~754feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~754feeder_combout\);

-- Location: FF_X49_Y33_N1
\u_RX|MEM_UART~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~754feeder_combout\,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~754_q\);

-- Location: LCCOMB_X50_Y38_N0
\u_RX|MEM_UART~2646\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2646_combout\ = (\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~754_q\) # (\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~242_q\ & ((!\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~242_q\,
	datac => \u_RX|MEM_UART~754_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2646_combout\);

-- Location: LCCOMB_X59_Y40_N20
\u_RX|MEM_UART~1778feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1778feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1778feeder_combout\);

-- Location: FF_X59_Y40_N21
\u_RX|MEM_UART~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1778feeder_combout\,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1778_q\);

-- Location: LCCOMB_X56_Y39_N8
\u_RX|MEM_UART~1266feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1266feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1266feeder_combout\);

-- Location: FF_X56_Y39_N9
\u_RX|MEM_UART~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1266feeder_combout\,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1266_q\);

-- Location: LCCOMB_X55_Y40_N4
\u_RX|MEM_UART~2647\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2647_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2646_combout\ & (\u_RX|MEM_UART~1778_q\)) # (!\u_RX|MEM_UART~2646_combout\ & ((\u_RX|MEM_UART~1266_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2646_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2646_combout\,
	datac => \u_RX|MEM_UART~1778_q\,
	datad => \u_RX|MEM_UART~1266_q\,
	combout => \u_RX|MEM_UART~2647_combout\);

-- Location: FF_X49_Y33_N15
\u_RX|MEM_UART~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1010_q\);

-- Location: FF_X50_Y33_N15
\u_RX|MEM_UART~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~498_q\);

-- Location: LCCOMB_X50_Y33_N14
\u_RX|MEM_UART~2653\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2653_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~1010_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~498_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1010_q\,
	datac => \u_RX|MEM_UART~498_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2653_combout\);

-- Location: FF_X51_Y33_N13
\u_RX|MEM_UART~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2034_q\);

-- Location: FF_X55_Y33_N27
\u_RX|MEM_UART~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1522_q\);

-- Location: LCCOMB_X51_Y33_N12
\u_RX|MEM_UART~2654\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2654_combout\ = (\u_RX|MEM_UART~2653_combout\ & (((\u_RX|MEM_UART~2034_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2653_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1522_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2653_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2034_q\,
	datad => \u_RX|MEM_UART~1522_q\,
	combout => \u_RX|MEM_UART~2654_combout\);

-- Location: LCCOMB_X55_Y39_N30
\u_RX|MEM_UART~2655\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2655_combout\ = (\u_RX|MEM_UART~2652_combout\ & (((\u_RX|MEM_UART~2654_combout\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2652_combout\ & (\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2647_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2652_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2647_combout\,
	datad => \u_RX|MEM_UART~2654_combout\,
	combout => \u_RX|MEM_UART~2655_combout\);

-- Location: LCCOMB_X62_Y34_N4
\u_RX|MEM_UART~818feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~818feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~818feeder_combout\);

-- Location: FF_X62_Y34_N5
\u_RX|MEM_UART~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~818feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~818_q\);

-- Location: FF_X62_Y37_N15
\u_RX|MEM_UART~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1842_q\);

-- Location: FF_X62_Y34_N3
\u_RX|MEM_UART~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~306_q\);

-- Location: LCCOMB_X63_Y38_N28
\u_RX|MEM_UART~1330feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1330feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1330feeder_combout\);

-- Location: FF_X63_Y38_N29
\u_RX|MEM_UART~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1330feeder_combout\,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1330_q\);

-- Location: LCCOMB_X62_Y34_N2
\u_RX|MEM_UART~2617\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2617_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1330_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~306_q\,
	datad => \u_RX|MEM_UART~1330_q\,
	combout => \u_RX|MEM_UART~2617_combout\);

-- Location: LCCOMB_X62_Y37_N14
\u_RX|MEM_UART~2618\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2618_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2617_combout\ & ((\u_RX|MEM_UART~1842_q\))) # (!\u_RX|MEM_UART~2617_combout\ & (\u_RX|MEM_UART~818_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~818_q\,
	datac => \u_RX|MEM_UART~1842_q\,
	datad => \u_RX|MEM_UART~2617_combout\,
	combout => \u_RX|MEM_UART~2618_combout\);

-- Location: LCCOMB_X64_Y41_N12
\u_RX|MEM_UART~562feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~562feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~562feeder_combout\);

-- Location: FF_X64_Y41_N13
\u_RX|MEM_UART~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~562feeder_combout\,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~562_q\);

-- Location: FF_X63_Y41_N1
\u_RX|MEM_UART~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1586_q\);

-- Location: FF_X63_Y42_N15
\u_RX|MEM_UART~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1074_q\);

-- Location: FF_X65_Y42_N15
\u_RX|MEM_UART~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~50_q\);

-- Location: LCCOMB_X65_Y42_N14
\u_RX|MEM_UART~2619\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2619_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1074_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~50_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1074_q\,
	datac => \u_RX|MEM_UART~50_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2619_combout\);

-- Location: LCCOMB_X63_Y41_N0
\u_RX|MEM_UART~2620\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2620_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2619_combout\ & ((\u_RX|MEM_UART~1586_q\))) # (!\u_RX|MEM_UART~2619_combout\ & (\u_RX|MEM_UART~562_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~562_q\,
	datac => \u_RX|MEM_UART~1586_q\,
	datad => \u_RX|MEM_UART~2619_combout\,
	combout => \u_RX|MEM_UART~2620_combout\);

-- Location: LCCOMB_X63_Y40_N20
\u_RX|MEM_UART~2621\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2621_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2618_combout\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2620_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2618_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2620_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2621_combout\);

-- Location: LCCOMB_X65_Y34_N16
\u_RX|MEM_UART~1458feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1458feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~1458feeder_combout\);

-- Location: FF_X65_Y34_N17
\u_RX|MEM_UART~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1458feeder_combout\,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1458_q\);

-- Location: FF_X66_Y37_N3
\u_RX|MEM_UART~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1970_q\);

-- Location: FF_X65_Y34_N15
\u_RX|MEM_UART~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~434_q\);

-- Location: FF_X64_Y34_N19
\u_RX|MEM_UART~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~946_q\);

-- Location: LCCOMB_X65_Y34_N14
\u_RX|MEM_UART~2622\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2622_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~946_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~434_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~434_q\,
	datad => \u_RX|MEM_UART~946_q\,
	combout => \u_RX|MEM_UART~2622_combout\);

-- Location: LCCOMB_X66_Y37_N2
\u_RX|MEM_UART~2623\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2623_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2622_combout\ & ((\u_RX|MEM_UART~1970_q\))) # (!\u_RX|MEM_UART~2622_combout\ & (\u_RX|MEM_UART~1458_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1458_q\,
	datac => \u_RX|MEM_UART~1970_q\,
	datad => \u_RX|MEM_UART~2622_combout\,
	combout => \u_RX|MEM_UART~2623_combout\);

-- Location: FF_X62_Y39_N1
\u_RX|MEM_UART~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1202_q\);

-- Location: FF_X62_Y39_N11
\u_RX|MEM_UART~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1714_q\);

-- Location: FF_X64_Y39_N19
\u_RX|MEM_UART~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(2),
	sload => VCC,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~178_q\);

-- Location: LCCOMB_X67_Y38_N8
\u_RX|MEM_UART~690feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~690feeder_combout\ = \u_RX|r_DATA_BUFFER\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(2),
	combout => \u_RX|MEM_UART~690feeder_combout\);

-- Location: FF_X67_Y38_N9
\u_RX|MEM_UART~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~690feeder_combout\,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~690_q\);

-- Location: LCCOMB_X64_Y39_N18
\u_RX|MEM_UART~2615\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2615_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~690_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~178_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~178_q\,
	datad => \u_RX|MEM_UART~690_q\,
	combout => \u_RX|MEM_UART~2615_combout\);

-- Location: LCCOMB_X62_Y39_N10
\u_RX|MEM_UART~2616\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2616_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2615_combout\ & ((\u_RX|MEM_UART~1714_q\))) # (!\u_RX|MEM_UART~2615_combout\ & (\u_RX|MEM_UART~1202_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1202_q\,
	datac => \u_RX|MEM_UART~1714_q\,
	datad => \u_RX|MEM_UART~2615_combout\,
	combout => \u_RX|MEM_UART~2616_combout\);

-- Location: LCCOMB_X55_Y39_N24
\u_RX|MEM_UART~2624\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2624_combout\ = (\u_RX|MEM_UART~2621_combout\ & (((\u_RX|MEM_UART~2623_combout\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2621_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2621_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2623_combout\,
	datad => \u_RX|MEM_UART~2616_combout\,
	combout => \u_RX|MEM_UART~2624_combout\);

-- Location: LCCOMB_X55_Y39_N20
\u_RX|MEM_UART~2656\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2656_combout\ = (\u_RX|MEM_UART~2645_combout\ & (((\u_RX|MEM_UART~2655_combout\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2645_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2645_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2655_combout\,
	datad => \u_RX|MEM_UART~2624_combout\,
	combout => \u_RX|MEM_UART~2656_combout\);

-- Location: LCCOMB_X55_Y39_N18
\u_RX|MEM_UART~2657\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2657_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2614_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2656_combout\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2614_combout\,
	datab => \u_RX|MEM_UART~2656_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2657_combout\);

-- Location: LCCOMB_X58_Y39_N4
\u_RX|MEM_UART~2700\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2700_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2657_combout\ & (\u_RX|MEM_UART~2699_combout\)) # (!\u_RX|MEM_UART~2657_combout\ & ((\u_RX|MEM_UART~2572_combout\))))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~2657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2699_combout\,
	datac => \u_RX|MEM_UART~2572_combout\,
	datad => \u_RX|MEM_UART~2657_combout\,
	combout => \u_RX|MEM_UART~2700_combout\);

-- Location: LCCOMB_X60_Y33_N10
\u_RX|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~5_combout\ = (\u_RX|r_INDEX\(0) & (!\u_RX|r_INDEX\(3) & (\u_RX|r_INDEX\(1) & \u_RX|o_BUSY~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(0),
	datab => \u_RX|r_INDEX\(3),
	datac => \u_RX|r_INDEX\(1),
	datad => \u_RX|o_BUSY~q\,
	combout => \u_RX|Decoder0~5_combout\);

-- Location: LCCOMB_X59_Y33_N24
\u_RX|r_DATA_BUFFER[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[3]~4_combout\ = (\u_RX|Decoder0~5_combout\ & ((\u_RX|r_INDEX\(2) & (\u_RX|r_DATA_BUFFER\(3))) # (!\u_RX|r_INDEX\(2) & ((\i_RX~input_o\))))) # (!\u_RX|Decoder0~5_combout\ & (((\u_RX|r_DATA_BUFFER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Decoder0~5_combout\,
	datab => \u_RX|r_INDEX\(2),
	datac => \u_RX|r_DATA_BUFFER\(3),
	datad => \i_RX~input_o\,
	combout => \u_RX|r_DATA_BUFFER[3]~4_combout\);

-- Location: FF_X59_Y33_N25
\u_RX|r_DATA_BUFFER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(3));

-- Location: FF_X56_Y37_N9
\u_RX|MEM_UART~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1811_q\);

-- Location: LCCOMB_X56_Y33_N12
\u_RX|MEM_UART~1827feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1827feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1827feeder_combout\);

-- Location: FF_X56_Y33_N13
\u_RX|MEM_UART~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1827feeder_combout\,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1827_q\);

-- Location: LCCOMB_X56_Y37_N8
\u_RX|MEM_UART~2792\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2792_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1827_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1811_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1811_q\,
	datad => \u_RX|MEM_UART~1827_q\,
	combout => \u_RX|MEM_UART~2792_combout\);

-- Location: FF_X56_Y37_N3
\u_RX|MEM_UART~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1835_q\);

-- Location: FF_X56_Y38_N19
\u_RX|MEM_UART~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1819_q\);

-- Location: LCCOMB_X56_Y37_N2
\u_RX|MEM_UART~2793\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2793_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2792_combout\ & (\u_RX|MEM_UART~1835_q\)) # (!\u_RX|MEM_UART~2792_combout\ & ((\u_RX|MEM_UART~1819_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2792_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2792_combout\,
	datac => \u_RX|MEM_UART~1835_q\,
	datad => \u_RX|MEM_UART~1819_q\,
	combout => \u_RX|MEM_UART~2793_combout\);

-- Location: FF_X63_Y37_N9
\u_RX|MEM_UART~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1299_q\);

-- Location: LCCOMB_X60_Y43_N0
\u_RX|MEM_UART~1307feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1307feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1307feeder_combout\);

-- Location: FF_X60_Y43_N1
\u_RX|MEM_UART~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1307feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1307_q\);

-- Location: LCCOMB_X63_Y37_N8
\u_RX|MEM_UART~2785\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2785_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1307_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1299_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1299_q\,
	datad => \u_RX|MEM_UART~1307_q\,
	combout => \u_RX|MEM_UART~2785_combout\);

-- Location: LCCOMB_X58_Y36_N10
\u_RX|MEM_UART~1315feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1315feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1315feeder_combout\);

-- Location: FF_X58_Y36_N11
\u_RX|MEM_UART~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1315feeder_combout\,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1315_q\);

-- Location: FF_X58_Y37_N21
\u_RX|MEM_UART~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1323_q\);

-- Location: LCCOMB_X58_Y37_N20
\u_RX|MEM_UART~2786\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2786_combout\ = (\u_RX|MEM_UART~2785_combout\ & (((\u_RX|MEM_UART~1323_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2785_combout\ & (\u_RX|MEM_UART~1315_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2785_combout\,
	datab => \u_RX|MEM_UART~1315_q\,
	datac => \u_RX|MEM_UART~1323_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2786_combout\);

-- Location: LCCOMB_X57_Y36_N28
\u_RX|MEM_UART~795feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~795feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~795feeder_combout\);

-- Location: FF_X57_Y36_N29
\u_RX|MEM_UART~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~795feeder_combout\,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~795_q\);

-- Location: FF_X60_Y36_N25
\u_RX|MEM_UART~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~811_q\);

-- Location: FF_X60_Y36_N7
\u_RX|MEM_UART~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~787_q\);

-- Location: LCCOMB_X57_Y32_N18
\u_RX|MEM_UART~803feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~803feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~803feeder_combout\);

-- Location: FF_X57_Y32_N19
\u_RX|MEM_UART~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~803feeder_combout\,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~803_q\);

-- Location: LCCOMB_X60_Y36_N6
\u_RX|MEM_UART~2787\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2787_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~803_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~787_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~787_q\,
	datad => \u_RX|MEM_UART~803_q\,
	combout => \u_RX|MEM_UART~2787_combout\);

-- Location: LCCOMB_X60_Y36_N24
\u_RX|MEM_UART~2788\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2788_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2787_combout\ & ((\u_RX|MEM_UART~811_q\))) # (!\u_RX|MEM_UART~2787_combout\ & (\u_RX|MEM_UART~795_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~795_q\,
	datac => \u_RX|MEM_UART~811_q\,
	datad => \u_RX|MEM_UART~2787_combout\,
	combout => \u_RX|MEM_UART~2788_combout\);

-- Location: FF_X63_Y37_N31
\u_RX|MEM_UART~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~275_q\);

-- Location: FF_X59_Y37_N15
\u_RX|MEM_UART~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~283_q\);

-- Location: LCCOMB_X63_Y37_N30
\u_RX|MEM_UART~2789\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2789_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~283_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~275_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~275_q\,
	datad => \u_RX|MEM_UART~283_q\,
	combout => \u_RX|MEM_UART~2789_combout\);

-- Location: LCCOMB_X57_Y39_N12
\u_RX|MEM_UART~291feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~291feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~291feeder_combout\);

-- Location: FF_X57_Y39_N13
\u_RX|MEM_UART~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~291feeder_combout\,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~291_q\);

-- Location: FF_X58_Y37_N11
\u_RX|MEM_UART~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~299_q\);

-- Location: LCCOMB_X58_Y37_N10
\u_RX|MEM_UART~2790\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2790_combout\ = (\u_RX|MEM_UART~2789_combout\ & (((\u_RX|MEM_UART~299_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2789_combout\ & (\u_RX|MEM_UART~291_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2789_combout\,
	datab => \u_RX|MEM_UART~291_q\,
	datac => \u_RX|MEM_UART~299_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2790_combout\);

-- Location: LCCOMB_X61_Y41_N28
\u_RX|MEM_UART~2791\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2791_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2788_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2790_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2788_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2790_combout\,
	combout => \u_RX|MEM_UART~2791_combout\);

-- Location: LCCOMB_X62_Y37_N24
\u_RX|MEM_UART~2794\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2794_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2791_combout\ & (\u_RX|MEM_UART~2793_combout\)) # (!\u_RX|MEM_UART~2791_combout\ & ((\u_RX|MEM_UART~2786_combout\))))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~2791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2793_combout\,
	datab => \u_RX|MEM_UART~2786_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2791_combout\,
	combout => \u_RX|MEM_UART~2794_combout\);

-- Location: FF_X59_Y43_N15
\u_RX|MEM_UART~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1691_q\);

-- Location: FF_X60_Y42_N7
\u_RX|MEM_UART~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1707_q\);

-- Location: LCCOMB_X64_Y36_N18
\u_RX|MEM_UART~1699feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1699feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1699feeder_combout\);

-- Location: FF_X64_Y36_N19
\u_RX|MEM_UART~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1699feeder_combout\,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1699_q\);

-- Location: FF_X61_Y40_N11
\u_RX|MEM_UART~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1683_q\);

-- Location: LCCOMB_X61_Y40_N10
\u_RX|MEM_UART~2802\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2802_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1699_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1683_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1699_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1683_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2802_combout\);

-- Location: LCCOMB_X60_Y42_N6
\u_RX|MEM_UART~2803\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2803_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2802_combout\ & ((\u_RX|MEM_UART~1707_q\))) # (!\u_RX|MEM_UART~2802_combout\ & (\u_RX|MEM_UART~1691_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~1691_q\,
	datac => \u_RX|MEM_UART~1707_q\,
	datad => \u_RX|MEM_UART~2802_combout\,
	combout => \u_RX|MEM_UART~2803_combout\);

-- Location: FF_X63_Y40_N9
\u_RX|MEM_UART~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1171_q\);

-- Location: LCCOMB_X57_Y40_N12
\u_RX|MEM_UART~1179feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1179feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1179feeder_combout\);

-- Location: FF_X57_Y40_N13
\u_RX|MEM_UART~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1179feeder_combout\,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1179_q\);

-- Location: LCCOMB_X63_Y40_N8
\u_RX|MEM_UART~2797\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2797_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1179_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1171_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1171_q\,
	datad => \u_RX|MEM_UART~1179_q\,
	combout => \u_RX|MEM_UART~2797_combout\);

-- Location: LCCOMB_X64_Y33_N12
\u_RX|MEM_UART~1187feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1187feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1187feeder_combout\);

-- Location: FF_X64_Y33_N13
\u_RX|MEM_UART~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1187feeder_combout\,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1187_q\);

-- Location: FF_X64_Y40_N23
\u_RX|MEM_UART~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1195_q\);

-- Location: LCCOMB_X64_Y40_N22
\u_RX|MEM_UART~2798\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2798_combout\ = (\u_RX|MEM_UART~2797_combout\ & (((\u_RX|MEM_UART~1195_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2797_combout\ & (\u_RX|MEM_UART~1187_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2797_combout\,
	datab => \u_RX|MEM_UART~1187_q\,
	datac => \u_RX|MEM_UART~1195_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2798_combout\);

-- Location: LCCOMB_X59_Y35_N10
\u_RX|MEM_UART~163feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~163feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~163feeder_combout\);

-- Location: FF_X59_Y35_N11
\u_RX|MEM_UART~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~163feeder_combout\,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~163_q\);

-- Location: FF_X60_Y40_N21
\u_RX|MEM_UART~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~171_q\);

-- Location: LCCOMB_X57_Y40_N10
\u_RX|MEM_UART~155feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~155feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~155feeder_combout\);

-- Location: FF_X57_Y40_N11
\u_RX|MEM_UART~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~155feeder_combout\,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~155_q\);

-- Location: FF_X61_Y40_N25
\u_RX|MEM_UART~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~147_q\);

-- Location: LCCOMB_X61_Y40_N24
\u_RX|MEM_UART~2799\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2799_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~155_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~147_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~155_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~147_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2799_combout\);

-- Location: LCCOMB_X60_Y40_N20
\u_RX|MEM_UART~2800\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2800_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2799_combout\ & ((\u_RX|MEM_UART~171_q\))) # (!\u_RX|MEM_UART~2799_combout\ & (\u_RX|MEM_UART~163_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~163_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~171_q\,
	datad => \u_RX|MEM_UART~2799_combout\,
	combout => \u_RX|MEM_UART~2800_combout\);

-- Location: LCCOMB_X65_Y38_N0
\u_RX|MEM_UART~2801\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2801_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2798_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2800_combout\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2798_combout\,
	datab => \u_RX|MEM_UART~2800_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2801_combout\);

-- Location: LCCOMB_X56_Y41_N10
\u_RX|MEM_UART~667feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~667feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~667feeder_combout\);

-- Location: FF_X56_Y41_N11
\u_RX|MEM_UART~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~667feeder_combout\,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~667_q\);

-- Location: FF_X60_Y34_N29
\u_RX|MEM_UART~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~683_q\);

-- Location: FF_X63_Y32_N5
\u_RX|MEM_UART~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~659_q\);

-- Location: LCCOMB_X63_Y31_N0
\u_RX|MEM_UART~675feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~675feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~675feeder_combout\);

-- Location: FF_X63_Y31_N1
\u_RX|MEM_UART~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~675feeder_combout\,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~675_q\);

-- Location: LCCOMB_X63_Y32_N4
\u_RX|MEM_UART~2795\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2795_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~675_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~659_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~659_q\,
	datad => \u_RX|MEM_UART~675_q\,
	combout => \u_RX|MEM_UART~2795_combout\);

-- Location: LCCOMB_X60_Y34_N28
\u_RX|MEM_UART~2796\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2796_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2795_combout\ & ((\u_RX|MEM_UART~683_q\))) # (!\u_RX|MEM_UART~2795_combout\ & (\u_RX|MEM_UART~667_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~667_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~683_q\,
	datad => \u_RX|MEM_UART~2795_combout\,
	combout => \u_RX|MEM_UART~2796_combout\);

-- Location: LCCOMB_X65_Y38_N30
\u_RX|MEM_UART~2804\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2804_combout\ = (\u_RX|MEM_UART~2801_combout\ & ((\u_RX|MEM_UART~2803_combout\) # ((!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2801_combout\ & (((\u_RX|MEM_UART~2796_combout\ & \i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2803_combout\,
	datab => \u_RX|MEM_UART~2801_combout\,
	datac => \u_RX|MEM_UART~2796_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2804_combout\);

-- Location: FF_X62_Y40_N13
\u_RX|MEM_UART~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1043_q\);

-- Location: LCCOMB_X61_Y42_N20
\u_RX|MEM_UART~1051feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1051feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1051feeder_combout\);

-- Location: FF_X61_Y42_N21
\u_RX|MEM_UART~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1051feeder_combout\,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1051_q\);

-- Location: LCCOMB_X62_Y40_N12
\u_RX|MEM_UART~2805\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2805_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1051_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1043_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1043_q\,
	datad => \u_RX|MEM_UART~1051_q\,
	combout => \u_RX|MEM_UART~2805_combout\);

-- Location: FF_X64_Y40_N13
\u_RX|MEM_UART~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1067_q\);

-- Location: FF_X64_Y33_N3
\u_RX|MEM_UART~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1059_q\);

-- Location: LCCOMB_X64_Y40_N12
\u_RX|MEM_UART~2806\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2806_combout\ = (\u_RX|MEM_UART~2805_combout\ & (((\u_RX|MEM_UART~1067_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~2805_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1059_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2805_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1067_q\,
	datad => \u_RX|MEM_UART~1059_q\,
	combout => \u_RX|MEM_UART~2806_combout\);

-- Location: LCCOMB_X56_Y33_N26
\u_RX|MEM_UART~539feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~539feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~539feeder_combout\);

-- Location: FF_X56_Y33_N27
\u_RX|MEM_UART~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~539feeder_combout\,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~539_q\);

-- Location: LCCOMB_X59_Y32_N28
\u_RX|MEM_UART~547feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~547feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~547feeder_combout\);

-- Location: FF_X59_Y32_N29
\u_RX|MEM_UART~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~547feeder_combout\,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~547_q\);

-- Location: FF_X59_Y32_N27
\u_RX|MEM_UART~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~531_q\);

-- Location: LCCOMB_X59_Y32_N26
\u_RX|MEM_UART~2807\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2807_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~547_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~531_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~547_q\,
	datac => \u_RX|MEM_UART~531_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2807_combout\);

-- Location: FF_X61_Y34_N9
\u_RX|MEM_UART~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~555_q\);

-- Location: LCCOMB_X61_Y34_N8
\u_RX|MEM_UART~2808\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2808_combout\ = (\u_RX|MEM_UART~2807_combout\ & (((\u_RX|MEM_UART~555_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2807_combout\ & (\u_RX|MEM_UART~539_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~539_q\,
	datab => \u_RX|MEM_UART~2807_combout\,
	datac => \u_RX|MEM_UART~555_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2808_combout\);

-- Location: FF_X61_Y39_N27
\u_RX|MEM_UART~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~19_q\);

-- Location: LCCOMB_X60_Y41_N8
\u_RX|MEM_UART~27feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~27feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~27feeder_combout\);

-- Location: FF_X60_Y41_N9
\u_RX|MEM_UART~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~27feeder_combout\,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~27_q\);

-- Location: LCCOMB_X61_Y39_N26
\u_RX|MEM_UART~2809\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2809_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~27_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~19_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~19_q\,
	datad => \u_RX|MEM_UART~27_q\,
	combout => \u_RX|MEM_UART~2809_combout\);

-- Location: FF_X65_Y36_N7
\u_RX|MEM_UART~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~43_q\);

-- Location: FF_X59_Y35_N29
\u_RX|MEM_UART~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~35_q\);

-- Location: LCCOMB_X65_Y36_N6
\u_RX|MEM_UART~2810\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2810_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2809_combout\ & (\u_RX|MEM_UART~43_q\)) # (!\u_RX|MEM_UART~2809_combout\ & ((\u_RX|MEM_UART~35_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2809_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2809_combout\,
	datac => \u_RX|MEM_UART~43_q\,
	datad => \u_RX|MEM_UART~35_q\,
	combout => \u_RX|MEM_UART~2810_combout\);

-- Location: LCCOMB_X65_Y38_N20
\u_RX|MEM_UART~2811\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2811_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2808_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2810_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2808_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2810_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2811_combout\);

-- Location: FF_X60_Y41_N19
\u_RX|MEM_UART~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1563_q\);

-- Location: FF_X55_Y41_N15
\u_RX|MEM_UART~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1579_q\);

-- Location: FF_X55_Y41_N25
\u_RX|MEM_UART~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1555_q\);

-- Location: LCCOMB_X55_Y35_N18
\u_RX|MEM_UART~1571feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1571feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1571feeder_combout\);

-- Location: FF_X55_Y35_N19
\u_RX|MEM_UART~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1571feeder_combout\,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1571_q\);

-- Location: LCCOMB_X55_Y41_N24
\u_RX|MEM_UART~2812\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2812_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~1571_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1555_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1555_q\,
	datad => \u_RX|MEM_UART~1571_q\,
	combout => \u_RX|MEM_UART~2812_combout\);

-- Location: LCCOMB_X55_Y41_N14
\u_RX|MEM_UART~2813\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2813_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2812_combout\ & ((\u_RX|MEM_UART~1579_q\))) # (!\u_RX|MEM_UART~2812_combout\ & (\u_RX|MEM_UART~1563_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1563_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1579_q\,
	datad => \u_RX|MEM_UART~2812_combout\,
	combout => \u_RX|MEM_UART~2813_combout\);

-- Location: LCCOMB_X65_Y38_N10
\u_RX|MEM_UART~2814\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2814_combout\ = (\u_RX|MEM_UART~2811_combout\ & (((\u_RX|MEM_UART~2813_combout\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2811_combout\ & (\u_RX|MEM_UART~2806_combout\ & (\i_log_ADDR[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2806_combout\,
	datab => \u_RX|MEM_UART~2811_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2813_combout\,
	combout => \u_RX|MEM_UART~2814_combout\);

-- Location: LCCOMB_X65_Y38_N4
\u_RX|MEM_UART~2815\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2815_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2804_combout\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2814_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2804_combout\,
	datad => \u_RX|MEM_UART~2814_combout\,
	combout => \u_RX|MEM_UART~2815_combout\);

-- Location: LCCOMB_X57_Y35_N20
\u_RX|MEM_UART~923feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~923feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~923feeder_combout\);

-- Location: FF_X57_Y35_N21
\u_RX|MEM_UART~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~923feeder_combout\,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~923_q\);

-- Location: FF_X61_Y34_N7
\u_RX|MEM_UART~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~939_q\);

-- Location: FF_X63_Y32_N3
\u_RX|MEM_UART~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~915_q\);

-- Location: LCCOMB_X63_Y31_N18
\u_RX|MEM_UART~931feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~931feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~931feeder_combout\);

-- Location: FF_X63_Y31_N19
\u_RX|MEM_UART~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~931feeder_combout\,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~931_q\);

-- Location: LCCOMB_X63_Y32_N2
\u_RX|MEM_UART~2816\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2816_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~931_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~915_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~915_q\,
	datad => \u_RX|MEM_UART~931_q\,
	combout => \u_RX|MEM_UART~2816_combout\);

-- Location: LCCOMB_X61_Y34_N6
\u_RX|MEM_UART~2817\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2817_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2816_combout\ & ((\u_RX|MEM_UART~939_q\))) # (!\u_RX|MEM_UART~2816_combout\ & (\u_RX|MEM_UART~923_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~923_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~939_q\,
	datad => \u_RX|MEM_UART~2816_combout\,
	combout => \u_RX|MEM_UART~2817_combout\);

-- Location: LCCOMB_X61_Y36_N0
\u_RX|MEM_UART~419feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~419feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~419feeder_combout\);

-- Location: FF_X61_Y36_N1
\u_RX|MEM_UART~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~419feeder_combout\,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~419_q\);

-- Location: FF_X61_Y36_N11
\u_RX|MEM_UART~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~427_q\);

-- Location: FF_X62_Y36_N5
\u_RX|MEM_UART~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~403_q\);

-- Location: LCCOMB_X57_Y35_N26
\u_RX|MEM_UART~411feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~411feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~411feeder_combout\);

-- Location: FF_X57_Y35_N27
\u_RX|MEM_UART~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~411feeder_combout\,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~411_q\);

-- Location: LCCOMB_X62_Y36_N4
\u_RX|MEM_UART~2820\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2820_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~411_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~403_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~403_q\,
	datad => \u_RX|MEM_UART~411_q\,
	combout => \u_RX|MEM_UART~2820_combout\);

-- Location: LCCOMB_X61_Y36_N10
\u_RX|MEM_UART~2821\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2821_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2820_combout\ & ((\u_RX|MEM_UART~427_q\))) # (!\u_RX|MEM_UART~2820_combout\ & (\u_RX|MEM_UART~419_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~419_q\,
	datac => \u_RX|MEM_UART~427_q\,
	datad => \u_RX|MEM_UART~2820_combout\,
	combout => \u_RX|MEM_UART~2821_combout\);

-- Location: LCCOMB_X66_Y36_N16
\u_RX|MEM_UART~1443feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1443feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1443feeder_combout\);

-- Location: FF_X66_Y36_N17
\u_RX|MEM_UART~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1443feeder_combout\,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1443_q\);

-- Location: FF_X65_Y40_N17
\u_RX|MEM_UART~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1451_q\);

-- Location: FF_X66_Y36_N3
\u_RX|MEM_UART~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1427_q\);

-- Location: FF_X67_Y36_N27
\u_RX|MEM_UART~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1435_q\);

-- Location: LCCOMB_X66_Y36_N2
\u_RX|MEM_UART~2818\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2818_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~1435_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1427_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1427_q\,
	datad => \u_RX|MEM_UART~1435_q\,
	combout => \u_RX|MEM_UART~2818_combout\);

-- Location: LCCOMB_X65_Y40_N16
\u_RX|MEM_UART~2819\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2819_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2818_combout\ & ((\u_RX|MEM_UART~1451_q\))) # (!\u_RX|MEM_UART~2818_combout\ & (\u_RX|MEM_UART~1443_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1443_q\,
	datac => \u_RX|MEM_UART~1451_q\,
	datad => \u_RX|MEM_UART~2818_combout\,
	combout => \u_RX|MEM_UART~2819_combout\);

-- Location: LCCOMB_X57_Y39_N22
\u_RX|MEM_UART~2822\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2822_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\) # (\u_RX|MEM_UART~2819_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2821_combout\ & (!\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2821_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2819_combout\,
	combout => \u_RX|MEM_UART~2822_combout\);

-- Location: LCCOMB_X59_Y38_N14
\u_RX|MEM_UART~1947feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1947feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1947feeder_combout\);

-- Location: FF_X59_Y38_N15
\u_RX|MEM_UART~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1947feeder_combout\,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1947_q\);

-- Location: LCCOMB_X63_Y36_N12
\u_RX|MEM_UART~1955feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1955feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1955feeder_combout\);

-- Location: FF_X63_Y36_N13
\u_RX|MEM_UART~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1955feeder_combout\,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1955_q\);

-- Location: FF_X63_Y36_N3
\u_RX|MEM_UART~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1939_q\);

-- Location: LCCOMB_X63_Y36_N2
\u_RX|MEM_UART~2823\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2823_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1955_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1939_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1955_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1939_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2823_combout\);

-- Location: FF_X60_Y38_N29
\u_RX|MEM_UART~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1963_q\);

-- Location: LCCOMB_X60_Y38_N28
\u_RX|MEM_UART~2824\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2824_combout\ = (\u_RX|MEM_UART~2823_combout\ & (((\u_RX|MEM_UART~1963_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2823_combout\ & (\u_RX|MEM_UART~1947_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1947_q\,
	datab => \u_RX|MEM_UART~2823_combout\,
	datac => \u_RX|MEM_UART~1963_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2824_combout\);

-- Location: LCCOMB_X60_Y38_N6
\u_RX|MEM_UART~2825\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2825_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2822_combout\ & ((\u_RX|MEM_UART~2824_combout\))) # (!\u_RX|MEM_UART~2822_combout\ & (\u_RX|MEM_UART~2817_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~2822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2817_combout\,
	datac => \u_RX|MEM_UART~2822_combout\,
	datad => \u_RX|MEM_UART~2824_combout\,
	combout => \u_RX|MEM_UART~2825_combout\);

-- Location: LCCOMB_X61_Y39_N4
\u_RX|MEM_UART~2826\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2826_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2815_combout\ & ((\u_RX|MEM_UART~2825_combout\))) # (!\u_RX|MEM_UART~2815_combout\ & (\u_RX|MEM_UART~2794_combout\)))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~2815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2794_combout\,
	datac => \u_RX|MEM_UART~2815_combout\,
	datad => \u_RX|MEM_UART~2825_combout\,
	combout => \u_RX|MEM_UART~2826_combout\);

-- Location: FF_X64_Y34_N11
\u_RX|MEM_UART~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~947_q\);

-- Location: LCCOMB_X64_Y34_N20
\u_RX|MEM_UART~955feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~955feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~955feeder_combout\);

-- Location: FF_X64_Y34_N21
\u_RX|MEM_UART~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~955feeder_combout\,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~955_q\);

-- Location: LCCOMB_X64_Y34_N10
\u_RX|MEM_UART~2776\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2776_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~955_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~947_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~947_q\,
	datad => \u_RX|MEM_UART~955_q\,
	combout => \u_RX|MEM_UART~2776_combout\);

-- Location: FF_X64_Y37_N19
\u_RX|MEM_UART~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~971_q\);

-- Location: FF_X67_Y34_N11
\u_RX|MEM_UART~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~963_q\);

-- Location: LCCOMB_X64_Y37_N18
\u_RX|MEM_UART~2777\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2777_combout\ = (\u_RX|MEM_UART~2776_combout\ & (((\u_RX|MEM_UART~971_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~2776_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~963_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2776_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~971_q\,
	datad => \u_RX|MEM_UART~963_q\,
	combout => \u_RX|MEM_UART~2777_combout\);

-- Location: LCCOMB_X61_Y38_N24
\u_RX|MEM_UART~443feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~443feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~443feeder_combout\);

-- Location: FF_X61_Y38_N25
\u_RX|MEM_UART~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~443feeder_combout\,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~443_q\);

-- Location: FF_X61_Y37_N9
\u_RX|MEM_UART~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~459_q\);

-- Location: FF_X66_Y34_N23
\u_RX|MEM_UART~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~451_q\);

-- Location: FF_X65_Y34_N23
\u_RX|MEM_UART~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~435_q\);

-- Location: LCCOMB_X65_Y34_N22
\u_RX|MEM_UART~2778\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2778_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~451_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~451_q\,
	datac => \u_RX|MEM_UART~435_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2778_combout\);

-- Location: LCCOMB_X61_Y37_N8
\u_RX|MEM_UART~2779\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2779_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2778_combout\ & ((\u_RX|MEM_UART~459_q\))) # (!\u_RX|MEM_UART~2778_combout\ & (\u_RX|MEM_UART~443_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~443_q\,
	datac => \u_RX|MEM_UART~459_q\,
	datad => \u_RX|MEM_UART~2778_combout\,
	combout => \u_RX|MEM_UART~2779_combout\);

-- Location: LCCOMB_X61_Y37_N14
\u_RX|MEM_UART~2780\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2780_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2777_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2779_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2777_combout\,
	datab => \u_RX|MEM_UART~2779_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2780_combout\);

-- Location: LCCOMB_X66_Y34_N24
\u_RX|MEM_UART~1475feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1475feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1475feeder_combout\);

-- Location: FF_X66_Y34_N25
\u_RX|MEM_UART~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1475feeder_combout\,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1475_q\);

-- Location: FF_X65_Y34_N9
\u_RX|MEM_UART~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1459_q\);

-- Location: LCCOMB_X65_Y34_N8
\u_RX|MEM_UART~2774\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2774_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1475_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1459_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1475_q\,
	datac => \u_RX|MEM_UART~1459_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2774_combout\);

-- Location: FF_X64_Y38_N3
\u_RX|MEM_UART~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1483_q\);

-- Location: LCCOMB_X64_Y38_N0
\u_RX|MEM_UART~1467feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1467feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1467feeder_combout\);

-- Location: FF_X64_Y38_N1
\u_RX|MEM_UART~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1467feeder_combout\,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1467_q\);

-- Location: LCCOMB_X64_Y38_N2
\u_RX|MEM_UART~2775\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2775_combout\ = (\u_RX|MEM_UART~2774_combout\ & (((\u_RX|MEM_UART~1483_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2774_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1467_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2774_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1483_q\,
	datad => \u_RX|MEM_UART~1467_q\,
	combout => \u_RX|MEM_UART~2775_combout\);

-- Location: LCCOMB_X61_Y38_N6
\u_RX|MEM_UART~1979feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1979feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1979feeder_combout\);

-- Location: FF_X61_Y38_N7
\u_RX|MEM_UART~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1979feeder_combout\,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1979_q\);

-- Location: FF_X66_Y37_N5
\u_RX|MEM_UART~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1971_q\);

-- Location: LCCOMB_X66_Y37_N4
\u_RX|MEM_UART~2781\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2781_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1979_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1971_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1979_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1971_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2781_combout\);

-- Location: FF_X62_Y38_N19
\u_RX|MEM_UART~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1995_q\);

-- Location: LCCOMB_X67_Y37_N0
\u_RX|MEM_UART~1987feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1987feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1987feeder_combout\);

-- Location: FF_X67_Y37_N1
\u_RX|MEM_UART~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1987feeder_combout\,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1987_q\);

-- Location: LCCOMB_X62_Y38_N18
\u_RX|MEM_UART~2782\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2782_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2781_combout\ & (\u_RX|MEM_UART~1995_q\)) # (!\u_RX|MEM_UART~2781_combout\ & ((\u_RX|MEM_UART~1987_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2781_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2781_combout\,
	datac => \u_RX|MEM_UART~1995_q\,
	datad => \u_RX|MEM_UART~1987_q\,
	combout => \u_RX|MEM_UART~2782_combout\);

-- Location: LCCOMB_X62_Y38_N12
\u_RX|MEM_UART~2783\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2783_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2780_combout\ & ((\u_RX|MEM_UART~2782_combout\))) # (!\u_RX|MEM_UART~2780_combout\ & (\u_RX|MEM_UART~2775_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2780_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2780_combout\,
	datac => \u_RX|MEM_UART~2775_combout\,
	datad => \u_RX|MEM_UART~2782_combout\,
	combout => \u_RX|MEM_UART~2783_combout\);

-- Location: FF_X65_Y37_N21
\u_RX|MEM_UART~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~331_q\);

-- Location: LCCOMB_X66_Y38_N20
\u_RX|MEM_UART~1355feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1355feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1355feeder_combout\);

-- Location: FF_X66_Y38_N21
\u_RX|MEM_UART~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1355feeder_combout\,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1355_q\);

-- Location: LCCOMB_X65_Y37_N20
\u_RX|MEM_UART~2760\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2760_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1355_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~331_q\,
	datad => \u_RX|MEM_UART~1355_q\,
	combout => \u_RX|MEM_UART~2760_combout\);

-- Location: FF_X66_Y35_N1
\u_RX|MEM_UART~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1867_q\);

-- Location: LCCOMB_X65_Y37_N14
\u_RX|MEM_UART~843feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~843feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~843feeder_combout\);

-- Location: FF_X65_Y37_N15
\u_RX|MEM_UART~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~843feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~843_q\);

-- Location: LCCOMB_X66_Y35_N0
\u_RX|MEM_UART~2761\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2761_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2760_combout\ & (\u_RX|MEM_UART~1867_q\)) # (!\u_RX|MEM_UART~2760_combout\ & ((\u_RX|MEM_UART~843_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2760_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2760_combout\,
	datac => \u_RX|MEM_UART~1867_q\,
	datad => \u_RX|MEM_UART~843_q\,
	combout => \u_RX|MEM_UART~2761_combout\);

-- Location: FF_X56_Y34_N21
\u_RX|MEM_UART~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~323_q\);

-- Location: LCCOMB_X58_Y32_N4
\u_RX|MEM_UART~835feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~835feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~835feeder_combout\);

-- Location: FF_X58_Y32_N5
\u_RX|MEM_UART~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~835feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~835_q\);

-- Location: LCCOMB_X56_Y34_N20
\u_RX|MEM_UART~2753\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2753_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~835_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~323_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~323_q\,
	datad => \u_RX|MEM_UART~835_q\,
	combout => \u_RX|MEM_UART~2753_combout\);

-- Location: FF_X62_Y33_N9
\u_RX|MEM_UART~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1859_q\);

-- Location: LCCOMB_X65_Y38_N26
\u_RX|MEM_UART~1347feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1347feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1347feeder_combout\);

-- Location: FF_X65_Y38_N27
\u_RX|MEM_UART~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1347feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1347_q\);

-- Location: LCCOMB_X62_Y33_N8
\u_RX|MEM_UART~2754\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2754_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2753_combout\ & (\u_RX|MEM_UART~1859_q\)) # (!\u_RX|MEM_UART~2753_combout\ & ((\u_RX|MEM_UART~1347_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2753_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2753_combout\,
	datac => \u_RX|MEM_UART~1859_q\,
	datad => \u_RX|MEM_UART~1347_q\,
	combout => \u_RX|MEM_UART~2754_combout\);

-- Location: LCCOMB_X59_Y41_N28
\u_RX|MEM_UART~1339feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1339feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1339feeder_combout\);

-- Location: FF_X59_Y41_N29
\u_RX|MEM_UART~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1339feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1339_q\);

-- Location: FF_X59_Y37_N25
\u_RX|MEM_UART~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~315_q\);

-- Location: LCCOMB_X59_Y37_N24
\u_RX|MEM_UART~2755\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2755_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1339_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~315_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1339_q\,
	datac => \u_RX|MEM_UART~315_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2755_combout\);

-- Location: LCCOMB_X65_Y33_N4
\u_RX|MEM_UART~827feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~827feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~827feeder_combout\);

-- Location: FF_X65_Y33_N5
\u_RX|MEM_UART~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~827feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~827_q\);

-- Location: LCCOMB_X58_Y42_N24
\u_RX|MEM_UART~1851feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1851feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1851feeder_combout\);

-- Location: FF_X58_Y42_N25
\u_RX|MEM_UART~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1851feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1851_q\);

-- Location: LCCOMB_X57_Y42_N8
\u_RX|MEM_UART~2756\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2756_combout\ = (\u_RX|MEM_UART~2755_combout\ & (((\u_RX|MEM_UART~1851_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2755_combout\ & (\u_RX|MEM_UART~827_q\ & (\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2755_combout\,
	datab => \u_RX|MEM_UART~827_q\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~1851_q\,
	combout => \u_RX|MEM_UART~2756_combout\);

-- Location: FF_X62_Y34_N11
\u_RX|MEM_UART~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~307_q\);

-- Location: LCCOMB_X62_Y34_N28
\u_RX|MEM_UART~819feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~819feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~819feeder_combout\);

-- Location: FF_X62_Y34_N29
\u_RX|MEM_UART~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~819feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~819_q\);

-- Location: LCCOMB_X62_Y34_N10
\u_RX|MEM_UART~2757\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2757_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~819_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~307_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~307_q\,
	datad => \u_RX|MEM_UART~819_q\,
	combout => \u_RX|MEM_UART~2757_combout\);

-- Location: FF_X62_Y37_N19
\u_RX|MEM_UART~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1843_q\);

-- Location: LCCOMB_X62_Y37_N16
\u_RX|MEM_UART~1331feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1331feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1331feeder_combout\);

-- Location: FF_X62_Y37_N17
\u_RX|MEM_UART~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1331feeder_combout\,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1331_q\);

-- Location: LCCOMB_X62_Y37_N18
\u_RX|MEM_UART~2758\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2758_combout\ = (\u_RX|MEM_UART~2757_combout\ & (((\u_RX|MEM_UART~1843_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2757_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2757_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1843_q\,
	datad => \u_RX|MEM_UART~1331_q\,
	combout => \u_RX|MEM_UART~2758_combout\);

-- Location: LCCOMB_X61_Y39_N2
\u_RX|MEM_UART~2759\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2759_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2756_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((!\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~2758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2756_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2758_combout\,
	combout => \u_RX|MEM_UART~2759_combout\);

-- Location: LCCOMB_X61_Y39_N8
\u_RX|MEM_UART~2762\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2762_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2759_combout\ & (\u_RX|MEM_UART~2761_combout\)) # (!\u_RX|MEM_UART~2759_combout\ & ((\u_RX|MEM_UART~2754_combout\))))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~2759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2761_combout\,
	datab => \u_RX|MEM_UART~2754_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2759_combout\,
	combout => \u_RX|MEM_UART~2762_combout\);

-- Location: FF_X65_Y42_N11
\u_RX|MEM_UART~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~51_q\);

-- Location: LCCOMB_X65_Y42_N16
\u_RX|MEM_UART~59feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~59feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~59feeder_combout\);

-- Location: FF_X65_Y42_N17
\u_RX|MEM_UART~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~59feeder_combout\,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~59_q\);

-- Location: LCCOMB_X65_Y42_N10
\u_RX|MEM_UART~2767\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2767_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~59_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~51_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~51_q\,
	datad => \u_RX|MEM_UART~59_q\,
	combout => \u_RX|MEM_UART~2767_combout\);

-- Location: FF_X65_Y36_N25
\u_RX|MEM_UART~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~75_q\);

-- Location: LCCOMB_X63_Y35_N6
\u_RX|MEM_UART~67feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~67feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~67feeder_combout\);

-- Location: FF_X63_Y35_N7
\u_RX|MEM_UART~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~67feeder_combout\,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~67_q\);

-- Location: LCCOMB_X65_Y36_N24
\u_RX|MEM_UART~2768\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2768_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2767_combout\ & (\u_RX|MEM_UART~75_q\)) # (!\u_RX|MEM_UART~2767_combout\ & ((\u_RX|MEM_UART~67_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2767_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2767_combout\,
	datac => \u_RX|MEM_UART~75_q\,
	datad => \u_RX|MEM_UART~67_q\,
	combout => \u_RX|MEM_UART~2768_combout\);

-- Location: LCCOMB_X65_Y33_N22
\u_RX|MEM_UART~571feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~571feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~571feeder_combout\);

-- Location: FF_X65_Y33_N23
\u_RX|MEM_UART~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~571feeder_combout\,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~571_q\);

-- Location: FF_X64_Y37_N13
\u_RX|MEM_UART~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~587_q\);

-- Location: FF_X63_Y41_N15
\u_RX|MEM_UART~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~563_q\);

-- Location: LCCOMB_X66_Y35_N10
\u_RX|MEM_UART~579feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~579feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~579feeder_combout\);

-- Location: FF_X66_Y35_N11
\u_RX|MEM_UART~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~579feeder_combout\,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~579_q\);

-- Location: LCCOMB_X63_Y41_N14
\u_RX|MEM_UART~2765\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2765_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~579_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~563_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~563_q\,
	datad => \u_RX|MEM_UART~579_q\,
	combout => \u_RX|MEM_UART~2765_combout\);

-- Location: LCCOMB_X64_Y37_N12
\u_RX|MEM_UART~2766\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2766_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2765_combout\ & ((\u_RX|MEM_UART~587_q\))) # (!\u_RX|MEM_UART~2765_combout\ & (\u_RX|MEM_UART~571_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~571_q\,
	datac => \u_RX|MEM_UART~587_q\,
	datad => \u_RX|MEM_UART~2765_combout\,
	combout => \u_RX|MEM_UART~2766_combout\);

-- Location: LCCOMB_X63_Y38_N12
\u_RX|MEM_UART~2769\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2769_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2766_combout\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2768_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2766_combout\,
	combout => \u_RX|MEM_UART~2769_combout\);

-- Location: FF_X63_Y41_N5
\u_RX|MEM_UART~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1587_q\);

-- Location: LCCOMB_X63_Y35_N20
\u_RX|MEM_UART~1603feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1603feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1603feeder_combout\);

-- Location: FF_X63_Y35_N21
\u_RX|MEM_UART~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1603feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1603_q\);

-- Location: LCCOMB_X63_Y41_N4
\u_RX|MEM_UART~2770\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2770_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~1603_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1587_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1587_q\,
	datad => \u_RX|MEM_UART~1603_q\,
	combout => \u_RX|MEM_UART~2770_combout\);

-- Location: FF_X63_Y38_N19
\u_RX|MEM_UART~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1611_q\);

-- Location: LCCOMB_X57_Y41_N30
\u_RX|MEM_UART~1595feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1595feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1595feeder_combout\);

-- Location: FF_X57_Y41_N31
\u_RX|MEM_UART~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1595feeder_combout\,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1595_q\);

-- Location: LCCOMB_X63_Y38_N18
\u_RX|MEM_UART~2771\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2771_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2770_combout\ & (\u_RX|MEM_UART~1611_q\)) # (!\u_RX|MEM_UART~2770_combout\ & ((\u_RX|MEM_UART~1595_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2770_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2770_combout\,
	datac => \u_RX|MEM_UART~1611_q\,
	datad => \u_RX|MEM_UART~1595_q\,
	combout => \u_RX|MEM_UART~2771_combout\);

-- Location: LCCOMB_X62_Y42_N16
\u_RX|MEM_UART~1083feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1083feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1083feeder_combout\);

-- Location: FF_X62_Y42_N17
\u_RX|MEM_UART~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1083feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1083_q\);

-- Location: FF_X63_Y42_N25
\u_RX|MEM_UART~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1075_q\);

-- Location: LCCOMB_X63_Y42_N24
\u_RX|MEM_UART~2763\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2763_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1083_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1075_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1083_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1075_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2763_combout\);

-- Location: LCCOMB_X62_Y35_N26
\u_RX|MEM_UART~1091feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1091feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1091feeder_combout\);

-- Location: FF_X62_Y35_N27
\u_RX|MEM_UART~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1091feeder_combout\,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1091_q\);

-- Location: FF_X63_Y39_N9
\u_RX|MEM_UART~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1099_q\);

-- Location: LCCOMB_X63_Y39_N8
\u_RX|MEM_UART~2764\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2764_combout\ = (\u_RX|MEM_UART~2763_combout\ & (((\u_RX|MEM_UART~1099_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2763_combout\ & (\u_RX|MEM_UART~1091_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2763_combout\,
	datab => \u_RX|MEM_UART~1091_q\,
	datac => \u_RX|MEM_UART~1099_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2764_combout\);

-- Location: LCCOMB_X63_Y38_N24
\u_RX|MEM_UART~2772\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2772_combout\ = (\u_RX|MEM_UART~2769_combout\ & ((\u_RX|MEM_UART~2771_combout\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2769_combout\ & (((\u_RX|MEM_UART~2764_combout\ & \i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2769_combout\,
	datab => \u_RX|MEM_UART~2771_combout\,
	datac => \u_RX|MEM_UART~2764_combout\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2772_combout\);

-- Location: LCCOMB_X61_Y39_N14
\u_RX|MEM_UART~2773\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2773_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2762_combout\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((!\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~2772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2762_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2772_combout\,
	combout => \u_RX|MEM_UART~2773_combout\);

-- Location: LCCOMB_X64_Y36_N0
\u_RX|MEM_UART~1731feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1731feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1731feeder_combout\);

-- Location: FF_X64_Y36_N1
\u_RX|MEM_UART~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1731feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1731_q\);

-- Location: FF_X62_Y39_N31
\u_RX|MEM_UART~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1715_q\);

-- Location: LCCOMB_X62_Y39_N30
\u_RX|MEM_UART~2750\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2750_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1731_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1715_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1731_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1715_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2750_combout\);

-- Location: FF_X62_Y41_N25
\u_RX|MEM_UART~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1739_q\);

-- Location: LCCOMB_X60_Y39_N6
\u_RX|MEM_UART~1723feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1723feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1723feeder_combout\);

-- Location: FF_X60_Y39_N7
\u_RX|MEM_UART~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1723feeder_combout\,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1723_q\);

-- Location: LCCOMB_X62_Y41_N24
\u_RX|MEM_UART~2751\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2751_combout\ = (\u_RX|MEM_UART~2750_combout\ & (((\u_RX|MEM_UART~1739_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2750_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1723_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2750_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1739_q\,
	datad => \u_RX|MEM_UART~1723_q\,
	combout => \u_RX|MEM_UART~2751_combout\);

-- Location: LCCOMB_X62_Y35_N4
\u_RX|MEM_UART~1219feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1219feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1219feeder_combout\);

-- Location: FF_X62_Y35_N5
\u_RX|MEM_UART~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1219feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1219_q\);

-- Location: LCCOMB_X60_Y39_N20
\u_RX|MEM_UART~1211feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1211feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1211feeder_combout\);

-- Location: FF_X60_Y39_N21
\u_RX|MEM_UART~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1211feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1211_q\);

-- Location: FF_X62_Y39_N29
\u_RX|MEM_UART~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1203_q\);

-- Location: LCCOMB_X62_Y39_N28
\u_RX|MEM_UART~2745\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2745_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1211_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1203_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1211_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1203_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2745_combout\);

-- Location: FF_X63_Y39_N11
\u_RX|MEM_UART~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1227_q\);

-- Location: LCCOMB_X63_Y39_N10
\u_RX|MEM_UART~2746\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2746_combout\ = (\u_RX|MEM_UART~2745_combout\ & (((\u_RX|MEM_UART~1227_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2745_combout\ & (\u_RX|MEM_UART~1219_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1219_q\,
	datab => \u_RX|MEM_UART~2745_combout\,
	datac => \u_RX|MEM_UART~1227_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2746_combout\);

-- Location: FF_X64_Y39_N1
\u_RX|MEM_UART~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~179_q\);

-- Location: LCCOMB_X66_Y41_N2
\u_RX|MEM_UART~187feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~187feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~187feeder_combout\);

-- Location: FF_X66_Y41_N3
\u_RX|MEM_UART~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~187feeder_combout\,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~187_q\);

-- Location: LCCOMB_X64_Y39_N0
\u_RX|MEM_UART~2747\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2747_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~187_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~179_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~179_q\,
	datad => \u_RX|MEM_UART~187_q\,
	combout => \u_RX|MEM_UART~2747_combout\);

-- Location: LCCOMB_X64_Y32_N8
\u_RX|MEM_UART~195feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~195feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~195feeder_combout\);

-- Location: FF_X64_Y32_N9
\u_RX|MEM_UART~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~195feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~195_q\);

-- Location: FF_X66_Y39_N13
\u_RX|MEM_UART~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~203_q\);

-- Location: LCCOMB_X66_Y39_N12
\u_RX|MEM_UART~2748\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2748_combout\ = (\u_RX|MEM_UART~2747_combout\ & (((\u_RX|MEM_UART~203_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2747_combout\ & (\u_RX|MEM_UART~195_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2747_combout\,
	datab => \u_RX|MEM_UART~195_q\,
	datac => \u_RX|MEM_UART~203_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2748_combout\);

-- Location: LCCOMB_X66_Y39_N22
\u_RX|MEM_UART~2749\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2749_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2746_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((!\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~2748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2746_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2748_combout\,
	combout => \u_RX|MEM_UART~2749_combout\);

-- Location: LCCOMB_X66_Y41_N8
\u_RX|MEM_UART~699feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~699feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~699feeder_combout\);

-- Location: FF_X66_Y41_N9
\u_RX|MEM_UART~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~699feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~699_q\);

-- Location: FF_X67_Y38_N7
\u_RX|MEM_UART~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~715_q\);

-- Location: LCCOMB_X67_Y35_N2
\u_RX|MEM_UART~707feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~707feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~707feeder_combout\);

-- Location: FF_X67_Y35_N3
\u_RX|MEM_UART~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~707feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~707_q\);

-- Location: FF_X67_Y38_N29
\u_RX|MEM_UART~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~691_q\);

-- Location: LCCOMB_X67_Y38_N28
\u_RX|MEM_UART~2743\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2743_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~707_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~691_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~707_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~691_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2743_combout\);

-- Location: LCCOMB_X67_Y38_N6
\u_RX|MEM_UART~2744\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2744_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2743_combout\ & ((\u_RX|MEM_UART~715_q\))) # (!\u_RX|MEM_UART~2743_combout\ & (\u_RX|MEM_UART~699_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~699_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~715_q\,
	datad => \u_RX|MEM_UART~2743_combout\,
	combout => \u_RX|MEM_UART~2744_combout\);

-- Location: LCCOMB_X65_Y38_N16
\u_RX|MEM_UART~2752\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2752_combout\ = (\u_RX|MEM_UART~2749_combout\ & ((\u_RX|MEM_UART~2751_combout\) # ((!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2749_combout\ & (((\u_RX|MEM_UART~2744_combout\ & \i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2751_combout\,
	datab => \u_RX|MEM_UART~2749_combout\,
	datac => \u_RX|MEM_UART~2744_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2752_combout\);

-- Location: LCCOMB_X61_Y39_N28
\u_RX|MEM_UART~2784\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2784_combout\ = (\u_RX|MEM_UART~2773_combout\ & ((\u_RX|MEM_UART~2783_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2773_combout\ & (((\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~2752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2783_combout\,
	datab => \u_RX|MEM_UART~2773_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2752_combout\,
	combout => \u_RX|MEM_UART~2784_combout\);

-- Location: LCCOMB_X62_Y36_N14
\u_RX|MEM_UART~2827\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2827_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\) # (\u_RX|MEM_UART~2784_combout\)))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2826_combout\ & (!\i_log_ADDR[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2826_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~2784_combout\,
	combout => \u_RX|MEM_UART~2827_combout\);

-- Location: LCCOMB_X60_Y32_N24
\u_RX|MEM_UART~1027feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1027feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1027feeder_combout\);

-- Location: FF_X60_Y32_N25
\u_RX|MEM_UART~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1027feeder_combout\,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1027_q\);

-- Location: FF_X60_Y35_N9
\u_RX|MEM_UART~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~515_q\);

-- Location: LCCOMB_X60_Y35_N8
\u_RX|MEM_UART~2861\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2861_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~1027_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~515_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1027_q\,
	datac => \u_RX|MEM_UART~515_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2861_combout\);

-- Location: FF_X60_Y35_N15
\u_RX|MEM_UART~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2051_q\);

-- Location: LCCOMB_X61_Y35_N28
\u_RX|MEM_UART~1539feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1539feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1539feeder_combout\);

-- Location: FF_X61_Y35_N29
\u_RX|MEM_UART~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1539feeder_combout\,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1539_q\);

-- Location: LCCOMB_X60_Y35_N14
\u_RX|MEM_UART~2862\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2862_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2861_combout\ & (\u_RX|MEM_UART~2051_q\)) # (!\u_RX|MEM_UART~2861_combout\ & ((\u_RX|MEM_UART~1539_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~2861_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2861_combout\,
	datac => \u_RX|MEM_UART~2051_q\,
	datad => \u_RX|MEM_UART~1539_q\,
	combout => \u_RX|MEM_UART~2862_combout\);

-- Location: LCCOMB_X49_Y33_N30
\u_RX|MEM_UART~1011feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1011feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1011feeder_combout\);

-- Location: FF_X49_Y33_N31
\u_RX|MEM_UART~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1011feeder_combout\,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1011_q\);

-- Location: FF_X50_Y33_N13
\u_RX|MEM_UART~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~499_q\);

-- Location: LCCOMB_X50_Y33_N12
\u_RX|MEM_UART~2863\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2863_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~1011_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~499_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1011_q\,
	datac => \u_RX|MEM_UART~499_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2863_combout\);

-- Location: FF_X51_Y33_N31
\u_RX|MEM_UART~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2035_q\);

-- Location: LCCOMB_X55_Y33_N6
\u_RX|MEM_UART~1523feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1523feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1523feeder_combout\);

-- Location: FF_X55_Y33_N7
\u_RX|MEM_UART~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1523feeder_combout\,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1523_q\);

-- Location: LCCOMB_X51_Y33_N30
\u_RX|MEM_UART~2864\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2864_combout\ = (\u_RX|MEM_UART~2863_combout\ & (((\u_RX|MEM_UART~2035_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2863_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1523_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2863_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2035_q\,
	datad => \u_RX|MEM_UART~1523_q\,
	combout => \u_RX|MEM_UART~2864_combout\);

-- Location: LCCOMB_X51_Y33_N28
\u_RX|MEM_UART~2865\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2865_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2862_combout\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2864_combout\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2862_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2864_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2865_combout\);

-- Location: FF_X59_Y34_N23
\u_RX|MEM_UART~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1035_q\);

-- Location: FF_X56_Y34_N31
\u_RX|MEM_UART~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2059_q\);

-- Location: FF_X64_Y35_N25
\u_RX|MEM_UART~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~523_q\);

-- Location: LCCOMB_X59_Y36_N20
\u_RX|MEM_UART~1547feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1547feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1547feeder_combout\);

-- Location: FF_X59_Y36_N21
\u_RX|MEM_UART~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1547feeder_combout\,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1547_q\);

-- Location: LCCOMB_X64_Y35_N24
\u_RX|MEM_UART~2866\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2866_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1547_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~523_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~523_q\,
	datad => \u_RX|MEM_UART~1547_q\,
	combout => \u_RX|MEM_UART~2866_combout\);

-- Location: LCCOMB_X56_Y34_N30
\u_RX|MEM_UART~2867\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2867_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2866_combout\ & ((\u_RX|MEM_UART~2059_q\))) # (!\u_RX|MEM_UART~2866_combout\ & (\u_RX|MEM_UART~1035_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1035_q\,
	datac => \u_RX|MEM_UART~2059_q\,
	datad => \u_RX|MEM_UART~2866_combout\,
	combout => \u_RX|MEM_UART~2867_combout\);

-- Location: LCCOMB_X49_Y40_N4
\u_RX|MEM_UART~1019feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1019feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1019feeder_combout\);

-- Location: FF_X49_Y40_N5
\u_RX|MEM_UART~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1019feeder_combout\,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1019_q\);

-- Location: FF_X50_Y41_N3
\u_RX|MEM_UART~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2043_q\);

-- Location: LCCOMB_X50_Y40_N28
\u_RX|MEM_UART~1531feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1531feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1531feeder_combout\);

-- Location: FF_X50_Y40_N29
\u_RX|MEM_UART~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1531feeder_combout\,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1531_q\);

-- Location: FF_X49_Y40_N3
\u_RX|MEM_UART~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~507_q\);

-- Location: LCCOMB_X49_Y40_N2
\u_RX|MEM_UART~2859\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2859_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1531_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~507_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1531_q\,
	datac => \u_RX|MEM_UART~507_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2859_combout\);

-- Location: LCCOMB_X50_Y41_N2
\u_RX|MEM_UART~2860\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2860_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2859_combout\ & ((\u_RX|MEM_UART~2043_q\))) # (!\u_RX|MEM_UART~2859_combout\ & (\u_RX|MEM_UART~1019_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1019_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2043_q\,
	datad => \u_RX|MEM_UART~2859_combout\,
	combout => \u_RX|MEM_UART~2860_combout\);

-- Location: LCCOMB_X51_Y33_N26
\u_RX|MEM_UART~2868\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2868_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2865_combout\ & (\u_RX|MEM_UART~2867_combout\)) # (!\u_RX|MEM_UART~2865_combout\ & ((\u_RX|MEM_UART~2860_combout\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2865_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2865_combout\,
	datac => \u_RX|MEM_UART~2867_combout\,
	datad => \u_RX|MEM_UART~2860_combout\,
	combout => \u_RX|MEM_UART~2868_combout\);

-- Location: LCCOMB_X52_Y33_N10
\u_RX|MEM_UART~1923feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1923feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1923feeder_combout\);

-- Location: FF_X52_Y33_N11
\u_RX|MEM_UART~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1923feeder_combout\,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1923_q\);

-- Location: FF_X55_Y37_N17
\u_RX|MEM_UART~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1931_q\);

-- Location: FF_X54_Y37_N15
\u_RX|MEM_UART~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1915_q\);

-- Location: FF_X55_Y37_N3
\u_RX|MEM_UART~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1907_q\);

-- Location: LCCOMB_X55_Y37_N2
\u_RX|MEM_UART~2835\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2835_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1915_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1907_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1915_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1907_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2835_combout\);

-- Location: LCCOMB_X55_Y37_N16
\u_RX|MEM_UART~2836\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2836_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2835_combout\ & ((\u_RX|MEM_UART~1931_q\))) # (!\u_RX|MEM_UART~2835_combout\ & (\u_RX|MEM_UART~1923_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1923_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1931_q\,
	datad => \u_RX|MEM_UART~2835_combout\,
	combout => \u_RX|MEM_UART~2836_combout\);

-- Location: LCCOMB_X56_Y31_N28
\u_RX|MEM_UART~1411feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1411feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1411feeder_combout\);

-- Location: FF_X56_Y31_N29
\u_RX|MEM_UART~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1411feeder_combout\,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1411_q\);

-- Location: FF_X55_Y33_N17
\u_RX|MEM_UART~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1395_q\);

-- Location: LCCOMB_X55_Y33_N16
\u_RX|MEM_UART~2830\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2830_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1411_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1395_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1411_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1395_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2830_combout\);

-- Location: FF_X54_Y33_N15
\u_RX|MEM_UART~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1419_q\);

-- Location: LCCOMB_X54_Y33_N28
\u_RX|MEM_UART~1403feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1403feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1403feeder_combout\);

-- Location: FF_X54_Y33_N29
\u_RX|MEM_UART~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1403feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1403_q\);

-- Location: LCCOMB_X54_Y33_N14
\u_RX|MEM_UART~2831\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2831_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2830_combout\ & (\u_RX|MEM_UART~1419_q\)) # (!\u_RX|MEM_UART~2830_combout\ & ((\u_RX|MEM_UART~1403_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2830_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2830_combout\,
	datac => \u_RX|MEM_UART~1419_q\,
	datad => \u_RX|MEM_UART~1403_q\,
	combout => \u_RX|MEM_UART~2831_combout\);

-- Location: LCCOMB_X54_Y37_N24
\u_RX|MEM_UART~379feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~379feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~379feeder_combout\);

-- Location: FF_X54_Y37_N25
\u_RX|MEM_UART~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~379feeder_combout\,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~379_q\);

-- Location: FF_X55_Y34_N3
\u_RX|MEM_UART~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~395_q\);

-- Location: LCCOMB_X56_Y31_N22
\u_RX|MEM_UART~387feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~387feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~387feeder_combout\);

-- Location: FF_X56_Y31_N23
\u_RX|MEM_UART~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~387feeder_combout\,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~387_q\);

-- Location: FF_X54_Y34_N15
\u_RX|MEM_UART~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~371_q\);

-- Location: LCCOMB_X54_Y34_N14
\u_RX|MEM_UART~2832\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2832_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~387_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~371_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~387_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~371_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2832_combout\);

-- Location: LCCOMB_X55_Y34_N2
\u_RX|MEM_UART~2833\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2833_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2832_combout\ & ((\u_RX|MEM_UART~395_q\))) # (!\u_RX|MEM_UART~2832_combout\ & (\u_RX|MEM_UART~379_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~379_q\,
	datac => \u_RX|MEM_UART~395_q\,
	datad => \u_RX|MEM_UART~2832_combout\,
	combout => \u_RX|MEM_UART~2833_combout\);

-- Location: LCCOMB_X55_Y34_N20
\u_RX|MEM_UART~2834\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2834_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2831_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2833_combout\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2831_combout\,
	datab => \u_RX|MEM_UART~2833_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2834_combout\);

-- Location: FF_X51_Y34_N11
\u_RX|MEM_UART~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~883_q\);

-- Location: LCCOMB_X49_Y36_N4
\u_RX|MEM_UART~891feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~891feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~891feeder_combout\);

-- Location: FF_X49_Y36_N5
\u_RX|MEM_UART~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~891feeder_combout\,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~891_q\);

-- Location: LCCOMB_X51_Y34_N10
\u_RX|MEM_UART~2828\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2828_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~891_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~883_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~883_q\,
	datad => \u_RX|MEM_UART~891_q\,
	combout => \u_RX|MEM_UART~2828_combout\);

-- Location: FF_X58_Y34_N27
\u_RX|MEM_UART~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~907_q\);

-- Location: LCCOMB_X56_Y32_N20
\u_RX|MEM_UART~899feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~899feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~899feeder_combout\);

-- Location: FF_X56_Y32_N21
\u_RX|MEM_UART~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~899feeder_combout\,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~899_q\);

-- Location: LCCOMB_X58_Y34_N26
\u_RX|MEM_UART~2829\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2829_combout\ = (\u_RX|MEM_UART~2828_combout\ & (((\u_RX|MEM_UART~907_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~2828_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~899_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2828_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~907_q\,
	datad => \u_RX|MEM_UART~899_q\,
	combout => \u_RX|MEM_UART~2829_combout\);

-- Location: LCCOMB_X67_Y37_N22
\u_RX|MEM_UART~2837\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2837_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2834_combout\ & (\u_RX|MEM_UART~2836_combout\)) # (!\u_RX|MEM_UART~2834_combout\ & ((\u_RX|MEM_UART~2829_combout\))))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~2834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2836_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2834_combout\,
	datad => \u_RX|MEM_UART~2829_combout\,
	combout => \u_RX|MEM_UART~2837_combout\);

-- Location: LCCOMB_X52_Y34_N20
\u_RX|MEM_UART~627feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~627feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~627feeder_combout\);

-- Location: FF_X52_Y34_N21
\u_RX|MEM_UART~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~627feeder_combout\,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~627_q\);

-- Location: LCCOMB_X56_Y39_N18
\u_RX|MEM_UART~1139feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1139feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1139feeder_combout\);

-- Location: FF_X56_Y39_N19
\u_RX|MEM_UART~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1139feeder_combout\,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1139_q\);

-- Location: FF_X57_Y38_N21
\u_RX|MEM_UART~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~115_q\);

-- Location: LCCOMB_X57_Y38_N20
\u_RX|MEM_UART~2852\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2852_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1139_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1139_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~115_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2852_combout\);

-- Location: FF_X54_Y41_N29
\u_RX|MEM_UART~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1651_q\);

-- Location: LCCOMB_X54_Y41_N28
\u_RX|MEM_UART~2853\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2853_combout\ = (\u_RX|MEM_UART~2852_combout\ & (((\u_RX|MEM_UART~1651_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2852_combout\ & (\u_RX|MEM_UART~627_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~627_q\,
	datab => \u_RX|MEM_UART~2852_combout\,
	datac => \u_RX|MEM_UART~1651_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2853_combout\);

-- Location: LCCOMB_X56_Y35_N20
\u_RX|MEM_UART~643feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~643feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~643feeder_combout\);

-- Location: FF_X56_Y35_N21
\u_RX|MEM_UART~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~643feeder_combout\,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~643_q\);

-- Location: LCCOMB_X61_Y35_N14
\u_RX|MEM_UART~1155feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1155feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1155feeder_combout\);

-- Location: FF_X61_Y35_N15
\u_RX|MEM_UART~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1155feeder_combout\,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1155_q\);

-- Location: FF_X54_Y35_N21
\u_RX|MEM_UART~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~131_q\);

-- Location: LCCOMB_X54_Y35_N20
\u_RX|MEM_UART~2850\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2850_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1155_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~131_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1155_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~131_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2850_combout\);

-- Location: FF_X55_Y35_N1
\u_RX|MEM_UART~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1667_q\);

-- Location: LCCOMB_X55_Y35_N0
\u_RX|MEM_UART~2851\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2851_combout\ = (\u_RX|MEM_UART~2850_combout\ & (((\u_RX|MEM_UART~1667_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~2850_combout\ & (\u_RX|MEM_UART~643_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~643_q\,
	datab => \u_RX|MEM_UART~2850_combout\,
	datac => \u_RX|MEM_UART~1667_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2851_combout\);

-- Location: LCCOMB_X54_Y41_N14
\u_RX|MEM_UART~2854\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2854_combout\ = (\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2851_combout\) # (\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2853_combout\ & ((!\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2853_combout\,
	datac => \u_RX|MEM_UART~2851_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2854_combout\);

-- Location: LCCOMB_X58_Y41_N8
\u_RX|MEM_UART~1163feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1163feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1163feeder_combout\);

-- Location: FF_X58_Y41_N9
\u_RX|MEM_UART~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1163feeder_combout\,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1163_q\);

-- Location: FF_X58_Y41_N27
\u_RX|MEM_UART~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1675_q\);

-- Location: FF_X58_Y34_N1
\u_RX|MEM_UART~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~651_q\);

-- Location: FF_X65_Y39_N25
\u_RX|MEM_UART~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~139_q\);

-- Location: LCCOMB_X65_Y39_N24
\u_RX|MEM_UART~2855\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2855_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~651_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~139_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~651_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~139_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2855_combout\);

-- Location: LCCOMB_X58_Y41_N26
\u_RX|MEM_UART~2856\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2856_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2855_combout\ & ((\u_RX|MEM_UART~1675_q\))) # (!\u_RX|MEM_UART~2855_combout\ & (\u_RX|MEM_UART~1163_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1163_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1675_q\,
	datad => \u_RX|MEM_UART~2855_combout\,
	combout => \u_RX|MEM_UART~2856_combout\);

-- Location: LCCOMB_X55_Y43_N22
\u_RX|MEM_UART~1147feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1147feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1147feeder_combout\);

-- Location: FF_X55_Y43_N23
\u_RX|MEM_UART~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1147feeder_combout\,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1147_q\);

-- Location: LCCOMB_X47_Y41_N24
\u_RX|MEM_UART~635feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~635feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~635feeder_combout\);

-- Location: FF_X47_Y41_N25
\u_RX|MEM_UART~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~635feeder_combout\,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~635_q\);

-- Location: FF_X56_Y43_N29
\u_RX|MEM_UART~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~123_q\);

-- Location: LCCOMB_X56_Y43_N28
\u_RX|MEM_UART~2848\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2848_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~635_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~123_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~635_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~123_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2848_combout\);

-- Location: FF_X56_Y43_N3
\u_RX|MEM_UART~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1659_q\);

-- Location: LCCOMB_X56_Y43_N2
\u_RX|MEM_UART~2849\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2849_combout\ = (\u_RX|MEM_UART~2848_combout\ & (((\u_RX|MEM_UART~1659_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2848_combout\ & (\u_RX|MEM_UART~1147_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1147_q\,
	datab => \u_RX|MEM_UART~2848_combout\,
	datac => \u_RX|MEM_UART~1659_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2849_combout\);

-- Location: LCCOMB_X62_Y41_N14
\u_RX|MEM_UART~2857\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2857_combout\ = (\u_RX|MEM_UART~2854_combout\ & (((\u_RX|MEM_UART~2856_combout\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2854_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2854_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2856_combout\,
	datad => \u_RX|MEM_UART~2849_combout\,
	combout => \u_RX|MEM_UART~2857_combout\);

-- Location: LCCOMB_X50_Y41_N0
\u_RX|MEM_UART~763feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~763feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~763feeder_combout\);

-- Location: FF_X50_Y41_N1
\u_RX|MEM_UART~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~763feeder_combout\,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~763_q\);

-- Location: FF_X61_Y43_N17
\u_RX|MEM_UART~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~251_q\);

-- Location: LCCOMB_X61_Y43_N16
\u_RX|MEM_UART~2840\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2840_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~763_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~251_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~763_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~251_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2840_combout\);

-- Location: FF_X58_Y43_N25
\u_RX|MEM_UART~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1787_q\);

-- Location: LCCOMB_X57_Y43_N10
\u_RX|MEM_UART~1275feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1275feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1275feeder_combout\);

-- Location: FF_X57_Y43_N11
\u_RX|MEM_UART~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1275feeder_combout\,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1275_q\);

-- Location: LCCOMB_X58_Y43_N24
\u_RX|MEM_UART~2841\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2841_combout\ = (\u_RX|MEM_UART~2840_combout\ & (((\u_RX|MEM_UART~1787_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~2840_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1275_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2840_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1787_q\,
	datad => \u_RX|MEM_UART~1275_q\,
	combout => \u_RX|MEM_UART~2841_combout\);

-- Location: LCCOMB_X49_Y33_N12
\u_RX|MEM_UART~755feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~755feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~755feeder_combout\);

-- Location: FF_X49_Y33_N13
\u_RX|MEM_UART~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~755feeder_combout\,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~755_q\);

-- Location: FF_X57_Y38_N3
\u_RX|MEM_UART~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~243_q\);

-- Location: LCCOMB_X56_Y39_N12
\u_RX|MEM_UART~1267feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1267feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1267feeder_combout\);

-- Location: FF_X56_Y39_N13
\u_RX|MEM_UART~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1267feeder_combout\,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1267_q\);

-- Location: LCCOMB_X57_Y38_N2
\u_RX|MEM_UART~2842\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2842_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1267_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~243_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~243_q\,
	datad => \u_RX|MEM_UART~1267_q\,
	combout => \u_RX|MEM_UART~2842_combout\);

-- Location: LCCOMB_X59_Y40_N24
\u_RX|MEM_UART~1779feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1779feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1779feeder_combout\);

-- Location: FF_X59_Y40_N25
\u_RX|MEM_UART~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1779feeder_combout\,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1779_q\);

-- Location: LCCOMB_X54_Y40_N0
\u_RX|MEM_UART~2843\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2843_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2842_combout\ & ((\u_RX|MEM_UART~1779_q\))) # (!\u_RX|MEM_UART~2842_combout\ & (\u_RX|MEM_UART~755_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~755_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2842_combout\,
	datad => \u_RX|MEM_UART~1779_q\,
	combout => \u_RX|MEM_UART~2843_combout\);

-- Location: LCCOMB_X62_Y41_N10
\u_RX|MEM_UART~2844\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2844_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2841_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2843_combout\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2841_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2843_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2844_combout\);

-- Location: LCCOMB_X61_Y31_N12
\u_RX|MEM_UART~771feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~771feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~771feeder_combout\);

-- Location: FF_X61_Y31_N13
\u_RX|MEM_UART~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~771feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~771_q\);

-- Location: FF_X61_Y32_N3
\u_RX|MEM_UART~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1795_q\);

-- Location: FF_X61_Y32_N1
\u_RX|MEM_UART~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~259_q\);

-- Location: LCCOMB_X62_Y32_N16
\u_RX|MEM_UART~1283feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1283feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1283feeder_combout\);

-- Location: FF_X62_Y32_N17
\u_RX|MEM_UART~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1283feeder_combout\,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1283_q\);

-- Location: LCCOMB_X61_Y32_N0
\u_RX|MEM_UART~2838\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2838_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1283_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~259_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~259_q\,
	datad => \u_RX|MEM_UART~1283_q\,
	combout => \u_RX|MEM_UART~2838_combout\);

-- Location: LCCOMB_X61_Y32_N2
\u_RX|MEM_UART~2839\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2839_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2838_combout\ & ((\u_RX|MEM_UART~1795_q\))) # (!\u_RX|MEM_UART~2838_combout\ & (\u_RX|MEM_UART~771_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~771_q\,
	datac => \u_RX|MEM_UART~1795_q\,
	datad => \u_RX|MEM_UART~2838_combout\,
	combout => \u_RX|MEM_UART~2839_combout\);

-- Location: LCCOMB_X58_Y40_N24
\u_RX|MEM_UART~1291feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1291feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1291feeder_combout\);

-- Location: FF_X58_Y40_N25
\u_RX|MEM_UART~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1291feeder_combout\,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1291_q\);

-- Location: LCCOMB_X59_Y34_N16
\u_RX|MEM_UART~779feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~779feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~779feeder_combout\);

-- Location: FF_X59_Y34_N17
\u_RX|MEM_UART~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~779feeder_combout\,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~779_q\);

-- Location: FF_X60_Y40_N15
\u_RX|MEM_UART~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~267_q\);

-- Location: LCCOMB_X60_Y40_N14
\u_RX|MEM_UART~2845\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2845_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~779_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~267_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~779_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~267_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2845_combout\);

-- Location: FF_X59_Y40_N11
\u_RX|MEM_UART~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1803_q\);

-- Location: LCCOMB_X59_Y40_N10
\u_RX|MEM_UART~2846\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2846_combout\ = (\u_RX|MEM_UART~2845_combout\ & (((\u_RX|MEM_UART~1803_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2845_combout\ & (\u_RX|MEM_UART~1291_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1291_q\,
	datab => \u_RX|MEM_UART~2845_combout\,
	datac => \u_RX|MEM_UART~1803_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2846_combout\);

-- Location: LCCOMB_X62_Y41_N0
\u_RX|MEM_UART~2847\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2847_combout\ = (\u_RX|MEM_UART~2844_combout\ & (((\u_RX|MEM_UART~2846_combout\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2844_combout\ & (\u_RX|MEM_UART~2839_combout\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2844_combout\,
	datab => \u_RX|MEM_UART~2839_combout\,
	datac => \u_RX|MEM_UART~2846_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2847_combout\);

-- Location: LCCOMB_X61_Y37_N12
\u_RX|MEM_UART~2858\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2858_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2847_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2857_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~2847_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2858_combout\);

-- Location: LCCOMB_X58_Y33_N30
\u_RX|MEM_UART~2869\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2869_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2858_combout\ & (\u_RX|MEM_UART~2868_combout\)) # (!\u_RX|MEM_UART~2858_combout\ & ((\u_RX|MEM_UART~2837_combout\))))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~2858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2868_combout\,
	datab => \u_RX|MEM_UART~2837_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~2858_combout\,
	combout => \u_RX|MEM_UART~2869_combout\);

-- Location: LCCOMB_X51_Y34_N16
\u_RX|MEM_UART~875feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~875feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~875feeder_combout\);

-- Location: FF_X51_Y34_N17
\u_RX|MEM_UART~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~875feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~875_q\);

-- Location: FF_X51_Y38_N25
\u_RX|MEM_UART~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1003_q\);

-- Location: FF_X54_Y38_N27
\u_RX|MEM_UART~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~619_q\);

-- Location: LCCOMB_X54_Y38_N28
\u_RX|MEM_UART~747feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~747feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~747feeder_combout\);

-- Location: FF_X54_Y38_N29
\u_RX|MEM_UART~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~747feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~747_q\);

-- Location: LCCOMB_X54_Y38_N26
\u_RX|MEM_UART~2718\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2718_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~747_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~619_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~619_q\,
	datad => \u_RX|MEM_UART~747_q\,
	combout => \u_RX|MEM_UART~2718_combout\);

-- Location: LCCOMB_X51_Y38_N24
\u_RX|MEM_UART~2719\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2719_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2718_combout\ & ((\u_RX|MEM_UART~1003_q\))) # (!\u_RX|MEM_UART~2718_combout\ & (\u_RX|MEM_UART~875_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~875_q\,
	datac => \u_RX|MEM_UART~1003_q\,
	datad => \u_RX|MEM_UART~2718_combout\,
	combout => \u_RX|MEM_UART~2719_combout\);

-- Location: LCCOMB_X58_Y31_N4
\u_RX|MEM_UART~739feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~739feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~739feeder_combout\);

-- Location: FF_X58_Y31_N5
\u_RX|MEM_UART~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~739feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~739_q\);

-- Location: LCCOMB_X57_Y32_N16
\u_RX|MEM_UART~867feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~867feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~867feeder_combout\);

-- Location: FF_X57_Y32_N17
\u_RX|MEM_UART~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~867feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~867_q\);

-- Location: FF_X57_Y31_N29
\u_RX|MEM_UART~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~611_q\);

-- Location: LCCOMB_X57_Y31_N28
\u_RX|MEM_UART~2711\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2711_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~867_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~867_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~611_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2711_combout\);

-- Location: FF_X57_Y31_N23
\u_RX|MEM_UART~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~995_q\);

-- Location: LCCOMB_X57_Y31_N22
\u_RX|MEM_UART~2712\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2712_combout\ = (\u_RX|MEM_UART~2711_combout\ & (((\u_RX|MEM_UART~995_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2711_combout\ & (\u_RX|MEM_UART~739_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~739_q\,
	datab => \u_RX|MEM_UART~2711_combout\,
	datac => \u_RX|MEM_UART~995_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2712_combout\);

-- Location: FF_X52_Y41_N7
\u_RX|MEM_UART~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~603_q\);

-- Location: LCCOMB_X52_Y41_N28
\u_RX|MEM_UART~731feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~731feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~731feeder_combout\);

-- Location: FF_X52_Y41_N29
\u_RX|MEM_UART~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~731feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~731_q\);

-- Location: LCCOMB_X52_Y41_N6
\u_RX|MEM_UART~2713\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2713_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~731_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~603_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~603_q\,
	datad => \u_RX|MEM_UART~731_q\,
	combout => \u_RX|MEM_UART~2713_combout\);

-- Location: FF_X49_Y39_N21
\u_RX|MEM_UART~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~987_q\);

-- Location: LCCOMB_X49_Y39_N18
\u_RX|MEM_UART~859feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~859feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~859feeder_combout\);

-- Location: FF_X49_Y39_N19
\u_RX|MEM_UART~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~859feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~859_q\);

-- Location: LCCOMB_X49_Y39_N20
\u_RX|MEM_UART~2714\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2714_combout\ = (\u_RX|MEM_UART~2713_combout\ & (((\u_RX|MEM_UART~987_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~2713_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~859_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2713_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~987_q\,
	datad => \u_RX|MEM_UART~859_q\,
	combout => \u_RX|MEM_UART~2714_combout\);

-- Location: LCCOMB_X54_Y36_N12
\u_RX|MEM_UART~851feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~851feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~851feeder_combout\);

-- Location: FF_X54_Y36_N13
\u_RX|MEM_UART~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~851feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~851_q\);

-- Location: FF_X50_Y36_N13
\u_RX|MEM_UART~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~595_q\);

-- Location: LCCOMB_X50_Y36_N12
\u_RX|MEM_UART~2715\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2715_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~851_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~595_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~851_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~595_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2715_combout\);

-- Location: LCCOMB_X50_Y35_N24
\u_RX|MEM_UART~723feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~723feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~723feeder_combout\);

-- Location: FF_X50_Y35_N25
\u_RX|MEM_UART~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~723feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~723_q\);

-- Location: FF_X50_Y35_N11
\u_RX|MEM_UART~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~979_q\);

-- Location: LCCOMB_X50_Y35_N10
\u_RX|MEM_UART~2716\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2716_combout\ = (\u_RX|MEM_UART~2715_combout\ & (((\u_RX|MEM_UART~979_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2715_combout\ & (\u_RX|MEM_UART~723_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2715_combout\,
	datab => \u_RX|MEM_UART~723_q\,
	datac => \u_RX|MEM_UART~979_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2716_combout\);

-- Location: LCCOMB_X61_Y39_N18
\u_RX|MEM_UART~2717\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2717_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2714_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((!\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~2716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2714_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2716_combout\,
	combout => \u_RX|MEM_UART~2717_combout\);

-- Location: LCCOMB_X61_Y39_N12
\u_RX|MEM_UART~2720\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2720_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2717_combout\ & (\u_RX|MEM_UART~2719_combout\)) # (!\u_RX|MEM_UART~2717_combout\ & ((\u_RX|MEM_UART~2712_combout\))))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~2717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2719_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2712_combout\,
	datad => \u_RX|MEM_UART~2717_combout\,
	combout => \u_RX|MEM_UART~2720_combout\);

-- Location: FF_X52_Y39_N21
\u_RX|MEM_UART~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~211_q\);

-- Location: FF_X51_Y35_N1
\u_RX|MEM_UART~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~467_q\);

-- Location: LCCOMB_X49_Y37_N4
\u_RX|MEM_UART~339feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~339feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~339feeder_combout\);

-- Location: FF_X49_Y37_N5
\u_RX|MEM_UART~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~339feeder_combout\,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~339_q\);

-- Location: FF_X51_Y36_N21
\u_RX|MEM_UART~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~83_q\);

-- Location: LCCOMB_X51_Y36_N20
\u_RX|MEM_UART~2725\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2725_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~339_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~83_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~339_q\,
	datac => \u_RX|MEM_UART~83_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2725_combout\);

-- Location: LCCOMB_X51_Y35_N0
\u_RX|MEM_UART~2726\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2726_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2725_combout\ & ((\u_RX|MEM_UART~467_q\))) # (!\u_RX|MEM_UART~2725_combout\ & (\u_RX|MEM_UART~211_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~211_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~467_q\,
	datad => \u_RX|MEM_UART~2725_combout\,
	combout => \u_RX|MEM_UART~2726_combout\);

-- Location: FF_X52_Y35_N7
\u_RX|MEM_UART~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~99_q\);

-- Location: LCCOMB_X58_Y39_N14
\u_RX|MEM_UART~355feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~355feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~355feeder_combout\);

-- Location: FF_X58_Y39_N15
\u_RX|MEM_UART~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~355feeder_combout\,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~355_q\);

-- Location: LCCOMB_X52_Y35_N6
\u_RX|MEM_UART~2723\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2723_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~355_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~99_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~99_q\,
	datad => \u_RX|MEM_UART~355_q\,
	combout => \u_RX|MEM_UART~2723_combout\);

-- Location: FF_X51_Y35_N15
\u_RX|MEM_UART~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~483_q\);

-- Location: LCCOMB_X52_Y35_N16
\u_RX|MEM_UART~227feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~227feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~227feeder_combout\);

-- Location: FF_X52_Y35_N17
\u_RX|MEM_UART~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~227feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~227_q\);

-- Location: LCCOMB_X51_Y35_N14
\u_RX|MEM_UART~2724\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2724_combout\ = (\u_RX|MEM_UART~2723_combout\ & (((\u_RX|MEM_UART~483_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2723_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~227_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2723_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~483_q\,
	datad => \u_RX|MEM_UART~227_q\,
	combout => \u_RX|MEM_UART~2724_combout\);

-- Location: LCCOMB_X51_Y35_N26
\u_RX|MEM_UART~2727\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2727_combout\ = (\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2724_combout\) # (\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2726_combout\ & ((!\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2726_combout\,
	datac => \u_RX|MEM_UART~2724_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2727_combout\);

-- Location: LCCOMB_X52_Y37_N0
\u_RX|MEM_UART~347feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~347feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~347feeder_combout\);

-- Location: FF_X52_Y37_N1
\u_RX|MEM_UART~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~347feeder_combout\,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~347_q\);

-- Location: FF_X51_Y42_N13
\u_RX|MEM_UART~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~475_q\);

-- Location: LCCOMB_X52_Y42_N8
\u_RX|MEM_UART~91feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~91feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~91feeder_combout\);

-- Location: FF_X52_Y42_N9
\u_RX|MEM_UART~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~91feeder_combout\,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~91_q\);

-- Location: LCCOMB_X55_Y40_N10
\u_RX|MEM_UART~219feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~219feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~219feeder_combout\);

-- Location: FF_X55_Y40_N11
\u_RX|MEM_UART~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~219feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~219_q\);

-- Location: LCCOMB_X56_Y42_N4
\u_RX|MEM_UART~2721\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2721_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\) # (\u_RX|MEM_UART~219_q\)))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~91_q\ & (!\i_log_ADDR[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~91_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~219_q\,
	combout => \u_RX|MEM_UART~2721_combout\);

-- Location: LCCOMB_X51_Y42_N12
\u_RX|MEM_UART~2722\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2722_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2721_combout\ & ((\u_RX|MEM_UART~475_q\))) # (!\u_RX|MEM_UART~2721_combout\ & (\u_RX|MEM_UART~347_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~347_q\,
	datac => \u_RX|MEM_UART~475_q\,
	datad => \u_RX|MEM_UART~2721_combout\,
	combout => \u_RX|MEM_UART~2722_combout\);

-- Location: LCCOMB_X52_Y40_N30
\u_RX|MEM_UART~363feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~363feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~363feeder_combout\);

-- Location: FF_X52_Y40_N31
\u_RX|MEM_UART~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~363feeder_combout\,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~363_q\);

-- Location: LCCOMB_X52_Y39_N26
\u_RX|MEM_UART~235feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~235feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~235feeder_combout\);

-- Location: FF_X52_Y39_N27
\u_RX|MEM_UART~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~235feeder_combout\,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~235_q\);

-- Location: FF_X50_Y39_N5
\u_RX|MEM_UART~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~107_q\);

-- Location: LCCOMB_X50_Y39_N4
\u_RX|MEM_UART~2728\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2728_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~235_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~107_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~235_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~107_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2728_combout\);

-- Location: FF_X50_Y39_N11
\u_RX|MEM_UART~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~491_q\);

-- Location: LCCOMB_X50_Y39_N10
\u_RX|MEM_UART~2729\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2729_combout\ = (\u_RX|MEM_UART~2728_combout\ & (((\u_RX|MEM_UART~491_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2728_combout\ & (\u_RX|MEM_UART~363_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~363_q\,
	datab => \u_RX|MEM_UART~2728_combout\,
	datac => \u_RX|MEM_UART~491_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2729_combout\);

-- Location: LCCOMB_X51_Y35_N8
\u_RX|MEM_UART~2730\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2730_combout\ = (\u_RX|MEM_UART~2727_combout\ & (((\u_RX|MEM_UART~2729_combout\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2727_combout\ & (\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2722_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2727_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2722_combout\,
	datad => \u_RX|MEM_UART~2729_combout\,
	combout => \u_RX|MEM_UART~2730_combout\);

-- Location: LCCOMB_X57_Y33_N22
\u_RX|MEM_UART~2731\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2731_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2720_combout\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((!\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~2730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2720_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2730_combout\,
	combout => \u_RX|MEM_UART~2731_combout\);

-- Location: LCCOMB_X52_Y40_N16
\u_RX|MEM_UART~1387feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1387feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1387feeder_combout\);

-- Location: FF_X52_Y40_N17
\u_RX|MEM_UART~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1387feeder_combout\,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1387_q\);

-- Location: FF_X55_Y42_N17
\u_RX|MEM_UART~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1131_q\);

-- Location: LCCOMB_X55_Y42_N10
\u_RX|MEM_UART~1259feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1259feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1259feeder_combout\);

-- Location: FF_X55_Y42_N11
\u_RX|MEM_UART~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1259feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1259_q\);

-- Location: LCCOMB_X55_Y42_N16
\u_RX|MEM_UART~2708\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2708_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1259_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1131_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1131_q\,
	datad => \u_RX|MEM_UART~1259_q\,
	combout => \u_RX|MEM_UART~2708_combout\);

-- Location: FF_X55_Y40_N13
\u_RX|MEM_UART~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1515_q\);

-- Location: LCCOMB_X55_Y40_N12
\u_RX|MEM_UART~2709\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2709_combout\ = (\u_RX|MEM_UART~2708_combout\ & (((\u_RX|MEM_UART~1515_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~2708_combout\ & (\u_RX|MEM_UART~1387_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1387_q\,
	datab => \u_RX|MEM_UART~2708_combout\,
	datac => \u_RX|MEM_UART~1515_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2709_combout\);

-- Location: LCCOMB_X60_Y37_N16
\u_RX|MEM_UART~1371feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1371feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1371feeder_combout\);

-- Location: FF_X60_Y37_N17
\u_RX|MEM_UART~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1371feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1371_q\);

-- Location: FF_X51_Y40_N15
\u_RX|MEM_UART~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1499_q\);

-- Location: LCCOMB_X56_Y40_N18
\u_RX|MEM_UART~1243feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1243feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1243feeder_combout\);

-- Location: FF_X56_Y40_N19
\u_RX|MEM_UART~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1243feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1243_q\);

-- Location: FF_X55_Y43_N9
\u_RX|MEM_UART~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1115_q\);

-- Location: LCCOMB_X55_Y43_N8
\u_RX|MEM_UART~2701\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2701_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1243_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1243_q\,
	datac => \u_RX|MEM_UART~1115_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2701_combout\);

-- Location: LCCOMB_X51_Y40_N14
\u_RX|MEM_UART~2702\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2702_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2701_combout\ & ((\u_RX|MEM_UART~1499_q\))) # (!\u_RX|MEM_UART~2701_combout\ & (\u_RX|MEM_UART~1371_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1371_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1499_q\,
	datad => \u_RX|MEM_UART~2701_combout\,
	combout => \u_RX|MEM_UART~2702_combout\);

-- Location: FF_X57_Y37_N15
\u_RX|MEM_UART~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1123_q\);

-- Location: LCCOMB_X58_Y36_N4
\u_RX|MEM_UART~1379feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1379feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1379feeder_combout\);

-- Location: FF_X58_Y36_N5
\u_RX|MEM_UART~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1379feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1379_q\);

-- Location: LCCOMB_X57_Y37_N14
\u_RX|MEM_UART~2703\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2703_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1379_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1123_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1123_q\,
	datad => \u_RX|MEM_UART~1379_q\,
	combout => \u_RX|MEM_UART~2703_combout\);

-- Location: FF_X57_Y33_N5
\u_RX|MEM_UART~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1507_q\);

-- Location: LCCOMB_X57_Y33_N18
\u_RX|MEM_UART~1251feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1251feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1251feeder_combout\);

-- Location: FF_X57_Y33_N19
\u_RX|MEM_UART~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1251feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1251_q\);

-- Location: LCCOMB_X57_Y33_N4
\u_RX|MEM_UART~2704\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2704_combout\ = (\u_RX|MEM_UART~2703_combout\ & (((\u_RX|MEM_UART~1507_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2703_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1251_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2703_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1507_q\,
	datad => \u_RX|MEM_UART~1251_q\,
	combout => \u_RX|MEM_UART~2704_combout\);

-- Location: LCCOMB_X47_Y39_N22
\u_RX|MEM_UART~1235feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1235feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1235feeder_combout\);

-- Location: FF_X47_Y39_N23
\u_RX|MEM_UART~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1235feeder_combout\,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1235_q\);

-- Location: FF_X51_Y40_N13
\u_RX|MEM_UART~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1491_q\);

-- Location: LCCOMB_X49_Y35_N16
\u_RX|MEM_UART~1363feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1363feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1363feeder_combout\);

-- Location: FF_X49_Y35_N17
\u_RX|MEM_UART~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1363feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1363_q\);

-- Location: FF_X52_Y36_N31
\u_RX|MEM_UART~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1107_q\);

-- Location: LCCOMB_X52_Y36_N30
\u_RX|MEM_UART~2705\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2705_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1363_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1107_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1363_q\,
	datac => \u_RX|MEM_UART~1107_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2705_combout\);

-- Location: LCCOMB_X51_Y40_N12
\u_RX|MEM_UART~2706\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2706_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2705_combout\ & ((\u_RX|MEM_UART~1491_q\))) # (!\u_RX|MEM_UART~2705_combout\ & (\u_RX|MEM_UART~1235_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~2705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1235_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1491_q\,
	datad => \u_RX|MEM_UART~2705_combout\,
	combout => \u_RX|MEM_UART~2706_combout\);

-- Location: LCCOMB_X57_Y33_N6
\u_RX|MEM_UART~2707\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2707_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2704_combout\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2706_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2704_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2706_combout\,
	combout => \u_RX|MEM_UART~2707_combout\);

-- Location: LCCOMB_X57_Y33_N16
\u_RX|MEM_UART~2710\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2710_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2707_combout\ & (\u_RX|MEM_UART~2709_combout\)) # (!\u_RX|MEM_UART~2707_combout\ & ((\u_RX|MEM_UART~2702_combout\))))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~2707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2709_combout\,
	datac => \u_RX|MEM_UART~2702_combout\,
	datad => \u_RX|MEM_UART~2707_combout\,
	combout => \u_RX|MEM_UART~2710_combout\);

-- Location: FF_X47_Y35_N21
\u_RX|MEM_UART~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1635_q\);

-- Location: LCCOMB_X52_Y32_N18
\u_RX|MEM_UART~1891feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1891feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1891feeder_combout\);

-- Location: FF_X52_Y32_N19
\u_RX|MEM_UART~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1891feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1891_q\);

-- Location: LCCOMB_X47_Y35_N20
\u_RX|MEM_UART~2732\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2732_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~1891_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1635_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1635_q\,
	datad => \u_RX|MEM_UART~1891_q\,
	combout => \u_RX|MEM_UART~2732_combout\);

-- Location: FF_X57_Y34_N31
\u_RX|MEM_UART~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2019_q\);

-- Location: LCCOMB_X57_Y34_N28
\u_RX|MEM_UART~1763feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1763feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1763feeder_combout\);

-- Location: FF_X57_Y34_N29
\u_RX|MEM_UART~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1763feeder_combout\,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1763_q\);

-- Location: LCCOMB_X57_Y34_N30
\u_RX|MEM_UART~2733\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2733_combout\ = (\u_RX|MEM_UART~2732_combout\ & (((\u_RX|MEM_UART~2019_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~2732_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1763_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2732_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~2019_q\,
	datad => \u_RX|MEM_UART~1763_q\,
	combout => \u_RX|MEM_UART~2733_combout\);

-- Location: LCCOMB_X50_Y37_N2
\u_RX|MEM_UART~1899feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1899feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1899feeder_combout\);

-- Location: FF_X50_Y37_N3
\u_RX|MEM_UART~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1899feeder_combout\,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1899_q\);

-- Location: FF_X55_Y38_N31
\u_RX|MEM_UART~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2027_q\);

-- Location: LCCOMB_X60_Y42_N20
\u_RX|MEM_UART~1771feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1771feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1771feeder_combout\);

-- Location: FF_X60_Y42_N21
\u_RX|MEM_UART~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1771feeder_combout\,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1771_q\);

-- Location: FF_X55_Y38_N29
\u_RX|MEM_UART~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1643_q\);

-- Location: LCCOMB_X55_Y38_N28
\u_RX|MEM_UART~2739\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2739_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1771_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1771_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1643_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2739_combout\);

-- Location: LCCOMB_X55_Y38_N30
\u_RX|MEM_UART~2740\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2740_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2739_combout\ & ((\u_RX|MEM_UART~2027_q\))) # (!\u_RX|MEM_UART~2739_combout\ & (\u_RX|MEM_UART~1899_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~2739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1899_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~2027_q\,
	datad => \u_RX|MEM_UART~2739_combout\,
	combout => \u_RX|MEM_UART~2740_combout\);

-- Location: LCCOMB_X50_Y37_N20
\u_RX|MEM_UART~1875feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1875feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1875feeder_combout\);

-- Location: FF_X50_Y37_N21
\u_RX|MEM_UART~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1875feeder_combout\,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1875_q\);

-- Location: FF_X50_Y36_N19
\u_RX|MEM_UART~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1619_q\);

-- Location: LCCOMB_X50_Y36_N18
\u_RX|MEM_UART~2736\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2736_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1875_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~1619_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1875_q\,
	datac => \u_RX|MEM_UART~1619_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2736_combout\);

-- Location: LCCOMB_X51_Y39_N14
\u_RX|MEM_UART~1747feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1747feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1747feeder_combout\);

-- Location: FF_X51_Y39_N15
\u_RX|MEM_UART~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1747feeder_combout\,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1747_q\);

-- Location: FF_X50_Y38_N31
\u_RX|MEM_UART~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2003_q\);

-- Location: LCCOMB_X50_Y38_N30
\u_RX|MEM_UART~2737\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2737_combout\ = (\u_RX|MEM_UART~2736_combout\ & (((\u_RX|MEM_UART~2003_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~2736_combout\ & (\u_RX|MEM_UART~1747_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2736_combout\,
	datab => \u_RX|MEM_UART~1747_q\,
	datac => \u_RX|MEM_UART~2003_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~2737_combout\);

-- Location: LCCOMB_X59_Y43_N12
\u_RX|MEM_UART~1755feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1755feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1755feeder_combout\);

-- Location: FF_X59_Y43_N13
\u_RX|MEM_UART~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1755feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1755_q\);

-- Location: FF_X51_Y41_N29
\u_RX|MEM_UART~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1627_q\);

-- Location: LCCOMB_X51_Y41_N28
\u_RX|MEM_UART~2734\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2734_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1755_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~1627_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1755_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1627_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~2734_combout\);

-- Location: FF_X52_Y38_N13
\u_RX|MEM_UART~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(3),
	sload => VCC,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2011_q\);

-- Location: LCCOMB_X52_Y37_N22
\u_RX|MEM_UART~1883feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1883feeder_combout\ = \u_RX|r_DATA_BUFFER\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(3),
	combout => \u_RX|MEM_UART~1883feeder_combout\);

-- Location: FF_X52_Y37_N23
\u_RX|MEM_UART~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1883feeder_combout\,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1883_q\);

-- Location: LCCOMB_X52_Y38_N12
\u_RX|MEM_UART~2735\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2735_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2734_combout\ & (\u_RX|MEM_UART~2011_q\)) # (!\u_RX|MEM_UART~2734_combout\ & ((\u_RX|MEM_UART~1883_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2734_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2734_combout\,
	datac => \u_RX|MEM_UART~2011_q\,
	datad => \u_RX|MEM_UART~1883_q\,
	combout => \u_RX|MEM_UART~2735_combout\);

-- Location: LCCOMB_X63_Y38_N30
\u_RX|MEM_UART~2738\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2738_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~2735_combout\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2737_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2737_combout\,
	datad => \u_RX|MEM_UART~2735_combout\,
	combout => \u_RX|MEM_UART~2738_combout\);

-- Location: LCCOMB_X57_Y33_N28
\u_RX|MEM_UART~2741\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2741_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2738_combout\ & ((\u_RX|MEM_UART~2740_combout\))) # (!\u_RX|MEM_UART~2738_combout\ & (\u_RX|MEM_UART~2733_combout\)))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~2738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2733_combout\,
	datab => \u_RX|MEM_UART~2740_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2738_combout\,
	combout => \u_RX|MEM_UART~2741_combout\);

-- Location: LCCOMB_X57_Y33_N10
\u_RX|MEM_UART~2742\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2742_combout\ = (\u_RX|MEM_UART~2731_combout\ & (((\u_RX|MEM_UART~2741_combout\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2731_combout\ & (\u_RX|MEM_UART~2710_combout\ & (\i_log_ADDR[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2731_combout\,
	datab => \u_RX|MEM_UART~2710_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2741_combout\,
	combout => \u_RX|MEM_UART~2742_combout\);

-- Location: LCCOMB_X49_Y36_N30
\u_RX|MEM_UART~2870\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2870_combout\ = (\u_RX|MEM_UART~2827_combout\ & ((\u_RX|MEM_UART~2869_combout\) # ((!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2827_combout\ & (((\u_RX|MEM_UART~2742_combout\ & \i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2827_combout\,
	datab => \u_RX|MEM_UART~2869_combout\,
	datac => \u_RX|MEM_UART~2742_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2870_combout\);

-- Location: LCCOMB_X62_Y33_N18
\u_RX|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|Decoder0~6_combout\ = (\u_RX|r_INDEX\(2) & !\u_RX|r_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_INDEX\(2),
	datad => \u_RX|r_INDEX\(1),
	combout => \u_RX|Decoder0~6_combout\);

-- Location: LCCOMB_X60_Y33_N4
\u_RX|r_DATA_BUFFER[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[4]~5_combout\ = (\u_RX|Decoder0~6_combout\ & ((\u_RX|Decoder0~1_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~1_combout\ & ((\u_RX|r_DATA_BUFFER\(4)))))) # (!\u_RX|Decoder0~6_combout\ & (((\u_RX|r_DATA_BUFFER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Decoder0~6_combout\,
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(4),
	datad => \u_RX|Decoder0~1_combout\,
	combout => \u_RX|r_DATA_BUFFER[4]~5_combout\);

-- Location: FF_X60_Y33_N5
\u_RX|r_DATA_BUFFER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(4));

-- Location: LCCOMB_X54_Y38_N8
\u_RX|MEM_UART~620feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~620feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~620feeder_combout\);

-- Location: FF_X54_Y38_N9
\u_RX|MEM_UART~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~620feeder_combout\,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~620_q\);

-- Location: FF_X58_Y34_N21
\u_RX|MEM_UART~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~652_q\);

-- Location: LCCOMB_X64_Y37_N4
\u_RX|MEM_UART~588feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~588feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~588feeder_combout\);

-- Location: FF_X64_Y37_N5
\u_RX|MEM_UART~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~588feeder_combout\,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~588_q\);

-- Location: FF_X61_Y34_N25
\u_RX|MEM_UART~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~556_q\);

-- Location: LCCOMB_X61_Y34_N24
\u_RX|MEM_UART~2962\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2962_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~588_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~556_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~588_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~556_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2962_combout\);

-- Location: LCCOMB_X58_Y34_N20
\u_RX|MEM_UART~2963\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2963_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2962_combout\ & ((\u_RX|MEM_UART~652_q\))) # (!\u_RX|MEM_UART~2962_combout\ & (\u_RX|MEM_UART~620_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~620_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~652_q\,
	datad => \u_RX|MEM_UART~2962_combout\,
	combout => \u_RX|MEM_UART~2963_combout\);

-- Location: LCCOMB_X51_Y36_N14
\u_RX|MEM_UART~596feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~596feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~596feeder_combout\);

-- Location: FF_X51_Y36_N15
\u_RX|MEM_UART~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~596feeder_combout\,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~596_q\);

-- Location: FF_X59_Y32_N31
\u_RX|MEM_UART~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~532_q\);

-- Location: LCCOMB_X59_Y32_N30
\u_RX|MEM_UART~2959\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2959_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~596_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~532_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~596_q\,
	datac => \u_RX|MEM_UART~532_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2959_combout\);

-- Location: FF_X52_Y34_N17
\u_RX|MEM_UART~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~628_q\);

-- Location: LCCOMB_X64_Y41_N14
\u_RX|MEM_UART~564feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~564feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~564feeder_combout\);

-- Location: FF_X64_Y41_N15
\u_RX|MEM_UART~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~564feeder_combout\,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~564_q\);

-- Location: LCCOMB_X52_Y34_N16
\u_RX|MEM_UART~2960\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2960_combout\ = (\u_RX|MEM_UART~2959_combout\ & (((\u_RX|MEM_UART~628_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2959_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2959_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~628_q\,
	datad => \u_RX|MEM_UART~564_q\,
	combout => \u_RX|MEM_UART~2960_combout\);

-- Location: LCCOMB_X66_Y35_N8
\u_RX|MEM_UART~580feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~580feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~580feeder_combout\);

-- Location: FF_X66_Y35_N9
\u_RX|MEM_UART~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~580feeder_combout\,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~580_q\);

-- Location: FF_X56_Y35_N31
\u_RX|MEM_UART~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~644_q\);

-- Location: FF_X59_Y32_N5
\u_RX|MEM_UART~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~548_q\);

-- Location: LCCOMB_X58_Y31_N8
\u_RX|MEM_UART~612feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~612feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~612feeder_combout\);

-- Location: FF_X58_Y31_N9
\u_RX|MEM_UART~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~612feeder_combout\,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~612_q\);

-- Location: LCCOMB_X59_Y32_N4
\u_RX|MEM_UART~2957\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2957_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~612_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~548_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~548_q\,
	datad => \u_RX|MEM_UART~612_q\,
	combout => \u_RX|MEM_UART~2957_combout\);

-- Location: LCCOMB_X56_Y35_N30
\u_RX|MEM_UART~2958\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2958_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2957_combout\ & ((\u_RX|MEM_UART~644_q\))) # (!\u_RX|MEM_UART~2957_combout\ & (\u_RX|MEM_UART~580_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~580_q\,
	datac => \u_RX|MEM_UART~644_q\,
	datad => \u_RX|MEM_UART~2957_combout\,
	combout => \u_RX|MEM_UART~2958_combout\);

-- Location: LCCOMB_X47_Y41_N20
\u_RX|MEM_UART~2961\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2961_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2958_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2960_combout\,
	datab => \u_RX|MEM_UART~2958_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2961_combout\);

-- Location: LCCOMB_X65_Y33_N18
\u_RX|MEM_UART~572feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~572feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~572feeder_combout\);

-- Location: FF_X65_Y33_N19
\u_RX|MEM_UART~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~572feeder_combout\,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~572_q\);

-- Location: FF_X56_Y33_N19
\u_RX|MEM_UART~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~540_q\);

-- Location: LCCOMB_X56_Y33_N18
\u_RX|MEM_UART~2955\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2955_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~572_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~540_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~572_q\,
	datac => \u_RX|MEM_UART~540_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2955_combout\);

-- Location: FF_X47_Y41_N7
\u_RX|MEM_UART~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~636_q\);

-- Location: LCCOMB_X52_Y41_N18
\u_RX|MEM_UART~604feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~604feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~604feeder_combout\);

-- Location: FF_X52_Y41_N19
\u_RX|MEM_UART~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~604feeder_combout\,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~604_q\);

-- Location: LCCOMB_X47_Y41_N6
\u_RX|MEM_UART~2956\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2956_combout\ = (\u_RX|MEM_UART~2955_combout\ & (((\u_RX|MEM_UART~636_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2955_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~604_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2955_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~636_q\,
	datad => \u_RX|MEM_UART~604_q\,
	combout => \u_RX|MEM_UART~2956_combout\);

-- Location: LCCOMB_X47_Y41_N10
\u_RX|MEM_UART~2964\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2964_combout\ = (\u_RX|MEM_UART~2961_combout\ & ((\u_RX|MEM_UART~2963_combout\) # ((!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2961_combout\ & (((\i_log_ADDR[0]~input_o\ & \u_RX|MEM_UART~2956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2963_combout\,
	datab => \u_RX|MEM_UART~2961_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2956_combout\,
	combout => \u_RX|MEM_UART~2964_combout\);

-- Location: LCCOMB_X63_Y41_N22
\u_RX|MEM_UART~1588feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1588feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1588feeder_combout\);

-- Location: FF_X63_Y41_N23
\u_RX|MEM_UART~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1588feeder_combout\,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1588_q\);

-- Location: FF_X54_Y41_N5
\u_RX|MEM_UART~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1652_q\);

-- Location: FF_X55_Y41_N29
\u_RX|MEM_UART~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1556_q\);

-- Location: LCCOMB_X50_Y36_N0
\u_RX|MEM_UART~1620feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1620feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1620feeder_combout\);

-- Location: FF_X50_Y36_N1
\u_RX|MEM_UART~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1620feeder_combout\,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1620_q\);

-- Location: LCCOMB_X55_Y41_N28
\u_RX|MEM_UART~2990\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2990_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1620_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1556_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1556_q\,
	datad => \u_RX|MEM_UART~1620_q\,
	combout => \u_RX|MEM_UART~2990_combout\);

-- Location: LCCOMB_X54_Y41_N4
\u_RX|MEM_UART~2991\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2991_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2990_combout\ & ((\u_RX|MEM_UART~1652_q\))) # (!\u_RX|MEM_UART~2990_combout\ & (\u_RX|MEM_UART~1588_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1588_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1652_q\,
	datad => \u_RX|MEM_UART~2990_combout\,
	combout => \u_RX|MEM_UART~2991_combout\);

-- Location: LCCOMB_X47_Y35_N6
\u_RX|MEM_UART~1636feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1636feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1636feeder_combout\);

-- Location: FF_X47_Y35_N7
\u_RX|MEM_UART~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1636feeder_combout\,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1636_q\);

-- Location: FF_X55_Y35_N31
\u_RX|MEM_UART~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1572_q\);

-- Location: LCCOMB_X55_Y35_N30
\u_RX|MEM_UART~2988\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2988_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1636_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1572_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1636_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1572_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2988_combout\);

-- Location: FF_X55_Y35_N17
\u_RX|MEM_UART~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1668_q\);

-- Location: LCCOMB_X63_Y35_N22
\u_RX|MEM_UART~1604feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1604feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1604feeder_combout\);

-- Location: FF_X63_Y35_N23
\u_RX|MEM_UART~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1604feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1604_q\);

-- Location: LCCOMB_X55_Y35_N16
\u_RX|MEM_UART~2989\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2989_combout\ = (\u_RX|MEM_UART~2988_combout\ & (((\u_RX|MEM_UART~1668_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2988_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1604_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2988_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1668_q\,
	datad => \u_RX|MEM_UART~1604_q\,
	combout => \u_RX|MEM_UART~2989_combout\);

-- Location: LCCOMB_X47_Y41_N12
\u_RX|MEM_UART~2992\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2992_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\) # (\u_RX|MEM_UART~2989_combout\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2991_combout\ & (!\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2991_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2989_combout\,
	combout => \u_RX|MEM_UART~2992_combout\);

-- Location: LCCOMB_X55_Y39_N2
\u_RX|MEM_UART~1644feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1644feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1644feeder_combout\);

-- Location: FF_X55_Y39_N3
\u_RX|MEM_UART~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1644feeder_combout\,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1644_q\);

-- Location: FF_X58_Y41_N29
\u_RX|MEM_UART~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1676_q\);

-- Location: FF_X55_Y41_N7
\u_RX|MEM_UART~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1580_q\);

-- Location: LCCOMB_X63_Y38_N0
\u_RX|MEM_UART~1612feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1612feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1612feeder_combout\);

-- Location: FF_X63_Y38_N1
\u_RX|MEM_UART~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1612feeder_combout\,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1612_q\);

-- Location: LCCOMB_X55_Y41_N6
\u_RX|MEM_UART~2993\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2993_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1612_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1580_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1580_q\,
	datad => \u_RX|MEM_UART~1612_q\,
	combout => \u_RX|MEM_UART~2993_combout\);

-- Location: LCCOMB_X58_Y41_N28
\u_RX|MEM_UART~2994\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2994_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2993_combout\ & ((\u_RX|MEM_UART~1676_q\))) # (!\u_RX|MEM_UART~2993_combout\ & (\u_RX|MEM_UART~1644_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1644_q\,
	datac => \u_RX|MEM_UART~1676_q\,
	datad => \u_RX|MEM_UART~2993_combout\,
	combout => \u_RX|MEM_UART~2994_combout\);

-- Location: LCCOMB_X51_Y41_N30
\u_RX|MEM_UART~1628feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1628feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1628feeder_combout\);

-- Location: FF_X51_Y41_N31
\u_RX|MEM_UART~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1628feeder_combout\,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1628_q\);

-- Location: FF_X56_Y43_N23
\u_RX|MEM_UART~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1660_q\);

-- Location: FF_X60_Y41_N31
\u_RX|MEM_UART~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1564_q\);

-- Location: LCCOMB_X57_Y41_N8
\u_RX|MEM_UART~1596feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1596feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1596feeder_combout\);

-- Location: FF_X57_Y41_N9
\u_RX|MEM_UART~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1596feeder_combout\,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1596_q\);

-- Location: LCCOMB_X60_Y41_N30
\u_RX|MEM_UART~2986\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2986_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1596_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1564_q\,
	datad => \u_RX|MEM_UART~1596_q\,
	combout => \u_RX|MEM_UART~2986_combout\);

-- Location: LCCOMB_X56_Y43_N22
\u_RX|MEM_UART~2987\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2987_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2986_combout\ & ((\u_RX|MEM_UART~1660_q\))) # (!\u_RX|MEM_UART~2986_combout\ & (\u_RX|MEM_UART~1628_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1628_q\,
	datac => \u_RX|MEM_UART~1660_q\,
	datad => \u_RX|MEM_UART~2986_combout\,
	combout => \u_RX|MEM_UART~2987_combout\);

-- Location: LCCOMB_X47_Y41_N14
\u_RX|MEM_UART~2995\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2995_combout\ = (\u_RX|MEM_UART~2992_combout\ & (((\u_RX|MEM_UART~2994_combout\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~2992_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2992_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2994_combout\,
	datad => \u_RX|MEM_UART~2987_combout\,
	combout => \u_RX|MEM_UART~2995_combout\);

-- Location: FF_X64_Y33_N11
\u_RX|MEM_UART~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1060_q\);

-- Location: LCCOMB_X57_Y37_N24
\u_RX|MEM_UART~1124feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1124feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1124feeder_combout\);

-- Location: FF_X57_Y37_N25
\u_RX|MEM_UART~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1124feeder_combout\,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1124_q\);

-- Location: LCCOMB_X64_Y33_N10
\u_RX|MEM_UART~2965\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2965_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1124_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1060_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1060_q\,
	datad => \u_RX|MEM_UART~1124_q\,
	combout => \u_RX|MEM_UART~2965_combout\);

-- Location: FF_X61_Y35_N19
\u_RX|MEM_UART~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1156_q\);

-- Location: LCCOMB_X62_Y35_N2
\u_RX|MEM_UART~1092feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1092feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1092feeder_combout\);

-- Location: FF_X62_Y35_N3
\u_RX|MEM_UART~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1092feeder_combout\,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1092_q\);

-- Location: LCCOMB_X61_Y35_N18
\u_RX|MEM_UART~2966\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2966_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2965_combout\ & (\u_RX|MEM_UART~1156_q\)) # (!\u_RX|MEM_UART~2965_combout\ & ((\u_RX|MEM_UART~1092_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2965_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2965_combout\,
	datac => \u_RX|MEM_UART~1156_q\,
	datad => \u_RX|MEM_UART~1092_q\,
	combout => \u_RX|MEM_UART~2966_combout\);

-- Location: LCCOMB_X55_Y42_N8
\u_RX|MEM_UART~1132feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1132feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1132feeder_combout\);

-- Location: FF_X55_Y42_N9
\u_RX|MEM_UART~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1132feeder_combout\,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1132_q\);

-- Location: FF_X59_Y39_N11
\u_RX|MEM_UART~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1164_q\);

-- Location: FF_X64_Y40_N1
\u_RX|MEM_UART~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1068_q\);

-- Location: LCCOMB_X64_Y41_N28
\u_RX|MEM_UART~1100feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1100feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1100feeder_combout\);

-- Location: FF_X64_Y41_N29
\u_RX|MEM_UART~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1100feeder_combout\,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1100_q\);

-- Location: LCCOMB_X64_Y40_N0
\u_RX|MEM_UART~2972\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2972_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1100_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1068_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1068_q\,
	datad => \u_RX|MEM_UART~1100_q\,
	combout => \u_RX|MEM_UART~2972_combout\);

-- Location: LCCOMB_X59_Y39_N10
\u_RX|MEM_UART~2973\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2973_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2972_combout\ & ((\u_RX|MEM_UART~1164_q\))) # (!\u_RX|MEM_UART~2972_combout\ & (\u_RX|MEM_UART~1132_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1132_q\,
	datac => \u_RX|MEM_UART~1164_q\,
	datad => \u_RX|MEM_UART~2972_combout\,
	combout => \u_RX|MEM_UART~2973_combout\);

-- Location: LCCOMB_X52_Y36_N4
\u_RX|MEM_UART~1108feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1108feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1108feeder_combout\);

-- Location: FF_X52_Y36_N5
\u_RX|MEM_UART~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1108feeder_combout\,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1108_q\);

-- Location: FF_X62_Y40_N5
\u_RX|MEM_UART~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1044_q\);

-- Location: LCCOMB_X62_Y40_N4
\u_RX|MEM_UART~2969\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2969_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1108_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1044_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1108_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1044_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2969_combout\);

-- Location: FF_X56_Y39_N15
\u_RX|MEM_UART~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1140_q\);

-- Location: LCCOMB_X63_Y42_N26
\u_RX|MEM_UART~1076feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1076feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1076feeder_combout\);

-- Location: FF_X63_Y42_N27
\u_RX|MEM_UART~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1076feeder_combout\,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1076_q\);

-- Location: LCCOMB_X56_Y39_N14
\u_RX|MEM_UART~2970\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2970_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2969_combout\ & (\u_RX|MEM_UART~1140_q\)) # (!\u_RX|MEM_UART~2969_combout\ & ((\u_RX|MEM_UART~1076_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2969_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2969_combout\,
	datac => \u_RX|MEM_UART~1140_q\,
	datad => \u_RX|MEM_UART~1076_q\,
	combout => \u_RX|MEM_UART~2970_combout\);

-- Location: LCCOMB_X61_Y42_N18
\u_RX|MEM_UART~1084feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1084feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1084feeder_combout\);

-- Location: FF_X61_Y42_N19
\u_RX|MEM_UART~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1084feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1084_q\);

-- Location: FF_X61_Y42_N9
\u_RX|MEM_UART~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1052_q\);

-- Location: LCCOMB_X61_Y42_N8
\u_RX|MEM_UART~2967\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2967_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1084_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1052_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1084_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1052_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2967_combout\);

-- Location: FF_X55_Y43_N17
\u_RX|MEM_UART~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1148_q\);

-- Location: LCCOMB_X54_Y43_N8
\u_RX|MEM_UART~1116feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1116feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1116feeder_combout\);

-- Location: FF_X54_Y43_N9
\u_RX|MEM_UART~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1116feeder_combout\,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1116_q\);

-- Location: LCCOMB_X55_Y43_N16
\u_RX|MEM_UART~2968\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2968_combout\ = (\u_RX|MEM_UART~2967_combout\ & (((\u_RX|MEM_UART~1148_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2967_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1116_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2967_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1148_q\,
	datad => \u_RX|MEM_UART~1116_q\,
	combout => \u_RX|MEM_UART~2968_combout\);

-- Location: LCCOMB_X54_Y39_N20
\u_RX|MEM_UART~2971\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2971_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2968_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2970_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2968_combout\,
	combout => \u_RX|MEM_UART~2971_combout\);

-- Location: LCCOMB_X54_Y39_N18
\u_RX|MEM_UART~2974\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2974_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2971_combout\ & ((\u_RX|MEM_UART~2973_combout\))) # (!\u_RX|MEM_UART~2971_combout\ & (\u_RX|MEM_UART~2966_combout\)))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~2971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2966_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2973_combout\,
	datad => \u_RX|MEM_UART~2971_combout\,
	combout => \u_RX|MEM_UART~2974_combout\);

-- Location: LCCOMB_X66_Y32_N22
\u_RX|MEM_UART~68feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~68feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~68feeder_combout\);

-- Location: FF_X66_Y32_N23
\u_RX|MEM_UART~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~68feeder_combout\,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~68_q\);

-- Location: FF_X54_Y35_N1
\u_RX|MEM_UART~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~132_q\);

-- Location: FF_X59_Y35_N13
\u_RX|MEM_UART~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~36_q\);

-- Location: LCCOMB_X52_Y35_N14
\u_RX|MEM_UART~100feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~100feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~100feeder_combout\);

-- Location: FF_X52_Y35_N15
\u_RX|MEM_UART~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~100feeder_combout\,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~100_q\);

-- Location: LCCOMB_X59_Y35_N12
\u_RX|MEM_UART~2975\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2975_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~100_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~36_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~36_q\,
	datad => \u_RX|MEM_UART~100_q\,
	combout => \u_RX|MEM_UART~2975_combout\);

-- Location: LCCOMB_X54_Y35_N0
\u_RX|MEM_UART~2976\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2976_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2975_combout\ & ((\u_RX|MEM_UART~132_q\))) # (!\u_RX|MEM_UART~2975_combout\ & (\u_RX|MEM_UART~68_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~68_q\,
	datac => \u_RX|MEM_UART~132_q\,
	datad => \u_RX|MEM_UART~2975_combout\,
	combout => \u_RX|MEM_UART~2976_combout\);

-- Location: LCCOMB_X51_Y36_N24
\u_RX|MEM_UART~84feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~84feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~84feeder_combout\);

-- Location: FF_X51_Y36_N25
\u_RX|MEM_UART~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~84feeder_combout\,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~84_q\);

-- Location: FF_X62_Y36_N9
\u_RX|MEM_UART~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~20_q\);

-- Location: LCCOMB_X62_Y36_N8
\u_RX|MEM_UART~2979\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2979_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~84_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~20_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~84_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~20_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2979_combout\);

-- Location: FF_X57_Y38_N13
\u_RX|MEM_UART~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~116_q\);

-- Location: LCCOMB_X65_Y42_N26
\u_RX|MEM_UART~52feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~52feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~52feeder_combout\);

-- Location: FF_X65_Y42_N27
\u_RX|MEM_UART~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~52feeder_combout\,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~52_q\);

-- Location: LCCOMB_X57_Y38_N12
\u_RX|MEM_UART~2980\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2980_combout\ = (\u_RX|MEM_UART~2979_combout\ & (((\u_RX|MEM_UART~116_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2979_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~52_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2979_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~116_q\,
	datad => \u_RX|MEM_UART~52_q\,
	combout => \u_RX|MEM_UART~2980_combout\);

-- Location: LCCOMB_X56_Y43_N20
\u_RX|MEM_UART~124feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~124feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~124feeder_combout\);

-- Location: FF_X56_Y43_N21
\u_RX|MEM_UART~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~124feeder_combout\,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~124_q\);

-- Location: LCCOMB_X51_Y42_N10
\u_RX|MEM_UART~92feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~92feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~92feeder_combout\);

-- Location: FF_X51_Y42_N11
\u_RX|MEM_UART~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~92feeder_combout\,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~92_q\);

-- Location: LCCOMB_X65_Y42_N24
\u_RX|MEM_UART~60feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~60feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~60feeder_combout\);

-- Location: FF_X65_Y42_N25
\u_RX|MEM_UART~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~60feeder_combout\,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~60_q\);

-- Location: FF_X60_Y41_N1
\u_RX|MEM_UART~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~28_q\);

-- Location: LCCOMB_X60_Y41_N0
\u_RX|MEM_UART~2977\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2977_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~60_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~28_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~60_q\,
	datac => \u_RX|MEM_UART~28_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2977_combout\);

-- Location: LCCOMB_X58_Y42_N28
\u_RX|MEM_UART~2978\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2978_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2977_combout\ & (\u_RX|MEM_UART~124_q\)) # (!\u_RX|MEM_UART~2977_combout\ & ((\u_RX|MEM_UART~92_q\))))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~124_q\,
	datac => \u_RX|MEM_UART~92_q\,
	datad => \u_RX|MEM_UART~2977_combout\,
	combout => \u_RX|MEM_UART~2978_combout\);

-- Location: LCCOMB_X54_Y39_N4
\u_RX|MEM_UART~2981\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2981_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2978_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2980_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2978_combout\,
	combout => \u_RX|MEM_UART~2981_combout\);

-- Location: LCCOMB_X50_Y39_N0
\u_RX|MEM_UART~108feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~108feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~108feeder_combout\);

-- Location: FF_X50_Y39_N1
\u_RX|MEM_UART~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~108feeder_combout\,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~108_q\);

-- Location: FF_X65_Y36_N9
\u_RX|MEM_UART~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~76_q\);

-- Location: FF_X65_Y36_N19
\u_RX|MEM_UART~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~44_q\);

-- Location: LCCOMB_X65_Y36_N18
\u_RX|MEM_UART~2982\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2982_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~76_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~44_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~76_q\,
	datac => \u_RX|MEM_UART~44_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2982_combout\);

-- Location: FF_X65_Y39_N7
\u_RX|MEM_UART~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~140_q\);

-- Location: LCCOMB_X65_Y39_N6
\u_RX|MEM_UART~2983\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2983_combout\ = (\u_RX|MEM_UART~2982_combout\ & (((\u_RX|MEM_UART~140_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2982_combout\ & (\u_RX|MEM_UART~108_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~108_q\,
	datab => \u_RX|MEM_UART~2982_combout\,
	datac => \u_RX|MEM_UART~140_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2983_combout\);

-- Location: LCCOMB_X54_Y39_N10
\u_RX|MEM_UART~2984\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2984_combout\ = (\u_RX|MEM_UART~2981_combout\ & (((\u_RX|MEM_UART~2983_combout\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2981_combout\ & (\u_RX|MEM_UART~2976_combout\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2976_combout\,
	datab => \u_RX|MEM_UART~2981_combout\,
	datac => \u_RX|MEM_UART~2983_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2984_combout\);

-- Location: LCCOMB_X54_Y39_N28
\u_RX|MEM_UART~2985\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2985_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2974_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((!\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~2984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2974_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2984_combout\,
	combout => \u_RX|MEM_UART~2985_combout\);

-- Location: LCCOMB_X47_Y41_N0
\u_RX|MEM_UART~2996\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2996_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2985_combout\ & ((\u_RX|MEM_UART~2995_combout\))) # (!\u_RX|MEM_UART~2985_combout\ & (\u_RX|MEM_UART~2964_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~2985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2964_combout\,
	datab => \u_RX|MEM_UART~2995_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2985_combout\,
	combout => \u_RX|MEM_UART~2996_combout\);

-- Location: LCCOMB_X64_Y36_N20
\u_RX|MEM_UART~1732feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1732feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1732feeder_combout\);

-- Location: FF_X64_Y36_N21
\u_RX|MEM_UART~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1732feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1732_q\);

-- Location: FF_X64_Y36_N3
\u_RX|MEM_UART~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1700_q\);

-- Location: LCCOMB_X64_Y36_N2
\u_RX|MEM_UART~2930\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2930_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1732_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1700_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1732_q\,
	datac => \u_RX|MEM_UART~1700_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2930_combout\);

-- Location: FF_X61_Y32_N15
\u_RX|MEM_UART~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1796_q\);

-- Location: FF_X60_Y33_N7
\u_RX|MEM_UART~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1764_q\);

-- Location: LCCOMB_X61_Y32_N14
\u_RX|MEM_UART~2931\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2931_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2930_combout\ & (\u_RX|MEM_UART~1796_q\)) # (!\u_RX|MEM_UART~2930_combout\ & ((\u_RX|MEM_UART~1764_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2930_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2930_combout\,
	datac => \u_RX|MEM_UART~1796_q\,
	datad => \u_RX|MEM_UART~1764_q\,
	combout => \u_RX|MEM_UART~2931_combout\);

-- Location: FF_X59_Y35_N27
\u_RX|MEM_UART~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~164_q\);

-- Location: LCCOMB_X52_Y35_N12
\u_RX|MEM_UART~228feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~228feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~228feeder_combout\);

-- Location: FF_X52_Y35_N13
\u_RX|MEM_UART~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~228feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~228_q\);

-- Location: LCCOMB_X59_Y35_N26
\u_RX|MEM_UART~2927\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2927_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~228_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~164_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~164_q\,
	datad => \u_RX|MEM_UART~228_q\,
	combout => \u_RX|MEM_UART~2927_combout\);

-- Location: FF_X61_Y32_N21
\u_RX|MEM_UART~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~260_q\);

-- Location: LCCOMB_X64_Y32_N26
\u_RX|MEM_UART~196feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~196feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~196feeder_combout\);

-- Location: FF_X64_Y32_N27
\u_RX|MEM_UART~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~196feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~196_q\);

-- Location: LCCOMB_X61_Y32_N20
\u_RX|MEM_UART~2928\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2928_combout\ = (\u_RX|MEM_UART~2927_combout\ & (((\u_RX|MEM_UART~260_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2927_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2927_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~260_q\,
	datad => \u_RX|MEM_UART~196_q\,
	combout => \u_RX|MEM_UART~2928_combout\);

-- Location: LCCOMB_X58_Y31_N14
\u_RX|MEM_UART~740feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~740feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~740feeder_combout\);

-- Location: FF_X58_Y31_N15
\u_RX|MEM_UART~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~740feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~740_q\);

-- Location: FF_X63_Y31_N25
\u_RX|MEM_UART~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~676_q\);

-- Location: LCCOMB_X67_Y35_N24
\u_RX|MEM_UART~708feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~708feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~708feeder_combout\);

-- Location: FF_X67_Y35_N25
\u_RX|MEM_UART~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~708feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~708_q\);

-- Location: LCCOMB_X63_Y31_N24
\u_RX|MEM_UART~2925\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2925_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~708_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~676_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~676_q\,
	datad => \u_RX|MEM_UART~708_q\,
	combout => \u_RX|MEM_UART~2925_combout\);

-- Location: LCCOMB_X61_Y31_N14
\u_RX|MEM_UART~772feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~772feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~772feeder_combout\);

-- Location: FF_X61_Y31_N15
\u_RX|MEM_UART~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~772feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~772_q\);

-- Location: LCCOMB_X62_Y31_N0
\u_RX|MEM_UART~2926\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2926_combout\ = (\u_RX|MEM_UART~2925_combout\ & (((\u_RX|MEM_UART~772_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2925_combout\ & (\u_RX|MEM_UART~740_q\ & (\i_log_ADDR[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~740_q\,
	datab => \u_RX|MEM_UART~2925_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~772_q\,
	combout => \u_RX|MEM_UART~2926_combout\);

-- Location: LCCOMB_X62_Y32_N4
\u_RX|MEM_UART~2929\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2929_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2926_combout\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2928_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2926_combout\,
	combout => \u_RX|MEM_UART~2929_combout\);

-- Location: FF_X64_Y33_N5
\u_RX|MEM_UART~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1188_q\);

-- Location: LCCOMB_X57_Y33_N12
\u_RX|MEM_UART~1252feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1252feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1252feeder_combout\);

-- Location: FF_X57_Y33_N13
\u_RX|MEM_UART~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1252feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1252_q\);

-- Location: LCCOMB_X64_Y33_N4
\u_RX|MEM_UART~2923\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2923_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1252_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1188_q\,
	datad => \u_RX|MEM_UART~1252_q\,
	combout => \u_RX|MEM_UART~2923_combout\);

-- Location: FF_X62_Y32_N3
\u_RX|MEM_UART~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1284_q\);

-- Location: LCCOMB_X62_Y35_N8
\u_RX|MEM_UART~1220feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1220feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1220feeder_combout\);

-- Location: FF_X62_Y35_N9
\u_RX|MEM_UART~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1220feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1220_q\);

-- Location: LCCOMB_X62_Y32_N2
\u_RX|MEM_UART~2924\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2924_combout\ = (\u_RX|MEM_UART~2923_combout\ & (((\u_RX|MEM_UART~1284_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2923_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1220_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2923_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1284_q\,
	datad => \u_RX|MEM_UART~1220_q\,
	combout => \u_RX|MEM_UART~2924_combout\);

-- Location: LCCOMB_X62_Y32_N22
\u_RX|MEM_UART~2932\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2932_combout\ = (\u_RX|MEM_UART~2929_combout\ & ((\u_RX|MEM_UART~2931_combout\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2929_combout\ & (((\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~2924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2931_combout\,
	datab => \u_RX|MEM_UART~2929_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2924_combout\,
	combout => \u_RX|MEM_UART~2932_combout\);

-- Location: FF_X61_Y40_N19
\u_RX|MEM_UART~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1684_q\);

-- Location: LCCOMB_X62_Y39_N6
\u_RX|MEM_UART~1716feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1716feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1716feeder_combout\);

-- Location: FF_X62_Y39_N7
\u_RX|MEM_UART~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1716feeder_combout\,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1716_q\);

-- Location: LCCOMB_X61_Y40_N18
\u_RX|MEM_UART~2940\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2940_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1716_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1684_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1684_q\,
	datad => \u_RX|MEM_UART~1716_q\,
	combout => \u_RX|MEM_UART~2940_combout\);

-- Location: LCCOMB_X59_Y40_N4
\u_RX|MEM_UART~1780feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1780feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1780feeder_combout\);

-- Location: FF_X59_Y40_N5
\u_RX|MEM_UART~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1780feeder_combout\,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1780_q\);

-- Location: LCCOMB_X51_Y39_N4
\u_RX|MEM_UART~1748feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1748feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1748feeder_combout\);

-- Location: FF_X51_Y39_N5
\u_RX|MEM_UART~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1748feeder_combout\,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1748_q\);

-- Location: LCCOMB_X54_Y40_N14
\u_RX|MEM_UART~2941\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2941_combout\ = (\u_RX|MEM_UART~2940_combout\ & ((\u_RX|MEM_UART~1780_q\) # ((!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2940_combout\ & (((\u_RX|MEM_UART~1748_q\ & \i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2940_combout\,
	datab => \u_RX|MEM_UART~1780_q\,
	datac => \u_RX|MEM_UART~1748_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2941_combout\);

-- Location: LCCOMB_X67_Y38_N20
\u_RX|MEM_UART~692feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~692feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~692feeder_combout\);

-- Location: FF_X67_Y38_N21
\u_RX|MEM_UART~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~692feeder_combout\,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~692_q\);

-- Location: FF_X63_Y32_N1
\u_RX|MEM_UART~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~660_q\);

-- Location: LCCOMB_X63_Y32_N0
\u_RX|MEM_UART~2935\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2935_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~692_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~660_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~692_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~660_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2935_combout\);

-- Location: FF_X49_Y33_N21
\u_RX|MEM_UART~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~756_q\);

-- Location: LCCOMB_X50_Y35_N16
\u_RX|MEM_UART~724feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~724feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~724feeder_combout\);

-- Location: FF_X50_Y35_N17
\u_RX|MEM_UART~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~724feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~724_q\);

-- Location: LCCOMB_X49_Y33_N20
\u_RX|MEM_UART~2936\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2936_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2935_combout\ & (\u_RX|MEM_UART~756_q\)) # (!\u_RX|MEM_UART~2935_combout\ & ((\u_RX|MEM_UART~724_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2935_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2935_combout\,
	datac => \u_RX|MEM_UART~756_q\,
	datad => \u_RX|MEM_UART~724_q\,
	combout => \u_RX|MEM_UART~2936_combout\);

-- Location: FF_X61_Y40_N21
\u_RX|MEM_UART~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~148_q\);

-- Location: LCCOMB_X52_Y39_N8
\u_RX|MEM_UART~212feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~212feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~212feeder_combout\);

-- Location: FF_X52_Y39_N9
\u_RX|MEM_UART~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~212feeder_combout\,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~212_q\);

-- Location: LCCOMB_X61_Y40_N20
\u_RX|MEM_UART~2937\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2937_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~212_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~148_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~148_q\,
	datad => \u_RX|MEM_UART~212_q\,
	combout => \u_RX|MEM_UART~2937_combout\);

-- Location: FF_X57_Y38_N11
\u_RX|MEM_UART~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~244_q\);

-- Location: FF_X64_Y39_N7
\u_RX|MEM_UART~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~180_q\);

-- Location: LCCOMB_X57_Y38_N10
\u_RX|MEM_UART~2938\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2938_combout\ = (\u_RX|MEM_UART~2937_combout\ & (((\u_RX|MEM_UART~244_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2937_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~180_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2937_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~244_q\,
	datad => \u_RX|MEM_UART~180_q\,
	combout => \u_RX|MEM_UART~2938_combout\);

-- Location: LCCOMB_X54_Y39_N30
\u_RX|MEM_UART~2939\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2939_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~2936_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2938_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~2936_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~2938_combout\,
	combout => \u_RX|MEM_UART~2939_combout\);

-- Location: FF_X62_Y40_N23
\u_RX|MEM_UART~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1172_q\);

-- Location: LCCOMB_X47_Y39_N0
\u_RX|MEM_UART~1236feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1236feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1236feeder_combout\);

-- Location: FF_X47_Y39_N1
\u_RX|MEM_UART~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1236feeder_combout\,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1236_q\);

-- Location: LCCOMB_X62_Y40_N22
\u_RX|MEM_UART~2933\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2933_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1236_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1172_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1172_q\,
	datad => \u_RX|MEM_UART~1236_q\,
	combout => \u_RX|MEM_UART~2933_combout\);

-- Location: FF_X56_Y39_N17
\u_RX|MEM_UART~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1268_q\);

-- Location: LCCOMB_X62_Y39_N24
\u_RX|MEM_UART~1204feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1204feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1204feeder_combout\);

-- Location: FF_X62_Y39_N25
\u_RX|MEM_UART~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1204feeder_combout\,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1204_q\);

-- Location: LCCOMB_X56_Y39_N16
\u_RX|MEM_UART~2934\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2934_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2933_combout\ & (\u_RX|MEM_UART~1268_q\)) # (!\u_RX|MEM_UART~2933_combout\ & ((\u_RX|MEM_UART~1204_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2933_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2933_combout\,
	datac => \u_RX|MEM_UART~1268_q\,
	datad => \u_RX|MEM_UART~1204_q\,
	combout => \u_RX|MEM_UART~2934_combout\);

-- Location: LCCOMB_X55_Y39_N0
\u_RX|MEM_UART~2942\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2942_combout\ = (\u_RX|MEM_UART~2939_combout\ & ((\u_RX|MEM_UART~2941_combout\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2939_combout\ & (((\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~2934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2941_combout\,
	datab => \u_RX|MEM_UART~2939_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2934_combout\,
	combout => \u_RX|MEM_UART~2942_combout\);

-- Location: LCCOMB_X57_Y43_N22
\u_RX|MEM_UART~2943\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2943_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2932_combout\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2942_combout\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2932_combout\,
	datac => \u_RX|MEM_UART~2942_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2943_combout\);

-- Location: LCCOMB_X60_Y34_N14
\u_RX|MEM_UART~684feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~684feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~684feeder_combout\);

-- Location: FF_X60_Y34_N15
\u_RX|MEM_UART~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~684feeder_combout\,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~684_q\);

-- Location: FF_X60_Y42_N27
\u_RX|MEM_UART~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1708_q\);

-- Location: LCCOMB_X64_Y40_N6
\u_RX|MEM_UART~1196feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1196feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1196feeder_combout\);

-- Location: FF_X64_Y40_N7
\u_RX|MEM_UART~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1196feeder_combout\,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1196_q\);

-- Location: FF_X60_Y40_N1
\u_RX|MEM_UART~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~172_q\);

-- Location: LCCOMB_X60_Y40_N0
\u_RX|MEM_UART~2948\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2948_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1196_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1196_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~172_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2948_combout\);

-- Location: LCCOMB_X60_Y42_N26
\u_RX|MEM_UART~2949\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2949_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2948_combout\ & ((\u_RX|MEM_UART~1708_q\))) # (!\u_RX|MEM_UART~2948_combout\ & (\u_RX|MEM_UART~684_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~684_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1708_q\,
	datad => \u_RX|MEM_UART~2948_combout\,
	combout => \u_RX|MEM_UART~2949_combout\);

-- Location: LCCOMB_X51_Y38_N30
\u_RX|MEM_UART~748feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~748feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~748feeder_combout\);

-- Location: FF_X51_Y38_N31
\u_RX|MEM_UART~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~748feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~748_q\);

-- Location: FF_X60_Y42_N13
\u_RX|MEM_UART~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1772_q\);

-- Location: LCCOMB_X55_Y42_N26
\u_RX|MEM_UART~1260feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1260feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1260feeder_combout\);

-- Location: FF_X55_Y42_N27
\u_RX|MEM_UART~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1260feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1260_q\);

-- Location: FF_X52_Y39_N23
\u_RX|MEM_UART~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~236_q\);

-- Location: LCCOMB_X52_Y39_N22
\u_RX|MEM_UART~2946\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2946_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1260_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~236_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1260_q\,
	datac => \u_RX|MEM_UART~236_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2946_combout\);

-- Location: LCCOMB_X60_Y42_N12
\u_RX|MEM_UART~2947\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2947_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2946_combout\ & ((\u_RX|MEM_UART~1772_q\))) # (!\u_RX|MEM_UART~2946_combout\ & (\u_RX|MEM_UART~748_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~748_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1772_q\,
	datad => \u_RX|MEM_UART~2946_combout\,
	combout => \u_RX|MEM_UART~2947_combout\);

-- Location: LCCOMB_X56_Y42_N10
\u_RX|MEM_UART~2950\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2950_combout\ = (\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2947_combout\) # (\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2949_combout\ & ((!\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2949_combout\,
	datac => \u_RX|MEM_UART~2947_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2950_combout\);

-- Location: LCCOMB_X63_Y39_N14
\u_RX|MEM_UART~1228feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1228feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1228feeder_combout\);

-- Location: FF_X63_Y39_N15
\u_RX|MEM_UART~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1228feeder_combout\,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1228_q\);

-- Location: FF_X62_Y41_N17
\u_RX|MEM_UART~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1740_q\);

-- Location: LCCOMB_X67_Y38_N26
\u_RX|MEM_UART~716feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~716feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~716feeder_combout\);

-- Location: FF_X67_Y38_N27
\u_RX|MEM_UART~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~716feeder_combout\,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~716_q\);

-- Location: FF_X66_Y39_N29
\u_RX|MEM_UART~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~204_q\);

-- Location: LCCOMB_X66_Y39_N28
\u_RX|MEM_UART~2944\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2944_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~716_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~204_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~716_q\,
	datac => \u_RX|MEM_UART~204_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2944_combout\);

-- Location: LCCOMB_X62_Y41_N16
\u_RX|MEM_UART~2945\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2945_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2944_combout\ & ((\u_RX|MEM_UART~1740_q\))) # (!\u_RX|MEM_UART~2944_combout\ & (\u_RX|MEM_UART~1228_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1228_q\,
	datac => \u_RX|MEM_UART~1740_q\,
	datad => \u_RX|MEM_UART~2944_combout\,
	combout => \u_RX|MEM_UART~2945_combout\);

-- Location: LCCOMB_X58_Y40_N10
\u_RX|MEM_UART~1292feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1292feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1292feeder_combout\);

-- Location: FF_X58_Y40_N11
\u_RX|MEM_UART~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1292feeder_combout\,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1292_q\);

-- Location: LCCOMB_X58_Y32_N28
\u_RX|MEM_UART~780feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~780feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~780feeder_combout\);

-- Location: FF_X58_Y32_N29
\u_RX|MEM_UART~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~780feeder_combout\,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~780_q\);

-- Location: LCCOMB_X58_Y40_N0
\u_RX|MEM_UART~268feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~268feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~268feeder_combout\);

-- Location: FF_X58_Y40_N1
\u_RX|MEM_UART~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~268feeder_combout\,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~268_q\);

-- Location: LCCOMB_X57_Y36_N24
\u_RX|MEM_UART~2951\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2951_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~780_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~268_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~780_q\,
	datac => \u_RX|MEM_UART~268_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2951_combout\);

-- Location: FF_X59_Y40_N3
\u_RX|MEM_UART~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1804_q\);

-- Location: LCCOMB_X59_Y40_N2
\u_RX|MEM_UART~2952\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2952_combout\ = (\u_RX|MEM_UART~2951_combout\ & (((\u_RX|MEM_UART~1804_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2951_combout\ & (\u_RX|MEM_UART~1292_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1292_q\,
	datab => \u_RX|MEM_UART~2951_combout\,
	datac => \u_RX|MEM_UART~1804_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2952_combout\);

-- Location: LCCOMB_X57_Y43_N24
\u_RX|MEM_UART~2953\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2953_combout\ = (\u_RX|MEM_UART~2950_combout\ & (((\u_RX|MEM_UART~2952_combout\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2950_combout\ & (\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2945_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2950_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~2945_combout\,
	datad => \u_RX|MEM_UART~2952_combout\,
	combout => \u_RX|MEM_UART~2953_combout\);

-- Location: LCCOMB_X52_Y41_N12
\u_RX|MEM_UART~732feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~732feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~732feeder_combout\);

-- Location: FF_X52_Y41_N13
\u_RX|MEM_UART~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~732feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~732_q\);

-- Location: FF_X50_Y41_N17
\u_RX|MEM_UART~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~764_q\);

-- Location: FF_X56_Y41_N29
\u_RX|MEM_UART~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~668_q\);

-- Location: LCCOMB_X66_Y41_N28
\u_RX|MEM_UART~700feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~700feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~700feeder_combout\);

-- Location: FF_X66_Y41_N29
\u_RX|MEM_UART~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~700feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~700_q\);

-- Location: LCCOMB_X56_Y41_N28
\u_RX|MEM_UART~2913\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2913_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~700_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~668_q\,
	datad => \u_RX|MEM_UART~700_q\,
	combout => \u_RX|MEM_UART~2913_combout\);

-- Location: LCCOMB_X50_Y41_N16
\u_RX|MEM_UART~2914\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2914_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2913_combout\ & ((\u_RX|MEM_UART~764_q\))) # (!\u_RX|MEM_UART~2913_combout\ & (\u_RX|MEM_UART~732_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~732_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~764_q\,
	datad => \u_RX|MEM_UART~2913_combout\,
	combout => \u_RX|MEM_UART~2914_combout\);

-- Location: FF_X59_Y43_N11
\u_RX|MEM_UART~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1692_q\);

-- Location: LCCOMB_X60_Y39_N22
\u_RX|MEM_UART~1724feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1724feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1724feeder_combout\);

-- Location: FF_X60_Y39_N23
\u_RX|MEM_UART~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1724feeder_combout\,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1724_q\);

-- Location: LCCOMB_X59_Y43_N10
\u_RX|MEM_UART~2920\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2920_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1724_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1692_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1692_q\,
	datad => \u_RX|MEM_UART~1724_q\,
	combout => \u_RX|MEM_UART~2920_combout\);

-- Location: FF_X58_Y43_N15
\u_RX|MEM_UART~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1788_q\);

-- Location: LCCOMB_X59_Y43_N16
\u_RX|MEM_UART~1756feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1756feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1756feeder_combout\);

-- Location: FF_X59_Y43_N17
\u_RX|MEM_UART~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1756feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1756_q\);

-- Location: LCCOMB_X58_Y43_N14
\u_RX|MEM_UART~2921\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2921_combout\ = (\u_RX|MEM_UART~2920_combout\ & (((\u_RX|MEM_UART~1788_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2920_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1756_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2920_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1788_q\,
	datad => \u_RX|MEM_UART~1756_q\,
	combout => \u_RX|MEM_UART~2921_combout\);

-- Location: FF_X57_Y40_N17
\u_RX|MEM_UART~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1180_q\);

-- Location: LCCOMB_X56_Y40_N20
\u_RX|MEM_UART~1244feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1244feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1244feeder_combout\);

-- Location: FF_X56_Y40_N21
\u_RX|MEM_UART~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1244feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1244_q\);

-- Location: LCCOMB_X57_Y40_N16
\u_RX|MEM_UART~2915\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2915_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1244_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1180_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1180_q\,
	datad => \u_RX|MEM_UART~1244_q\,
	combout => \u_RX|MEM_UART~2915_combout\);

-- Location: FF_X57_Y43_N1
\u_RX|MEM_UART~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1276_q\);

-- Location: LCCOMB_X60_Y39_N16
\u_RX|MEM_UART~1212feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1212feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1212feeder_combout\);

-- Location: FF_X60_Y39_N17
\u_RX|MEM_UART~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1212feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1212_q\);

-- Location: LCCOMB_X57_Y43_N0
\u_RX|MEM_UART~2916\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2916_combout\ = (\u_RX|MEM_UART~2915_combout\ & (((\u_RX|MEM_UART~1276_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2915_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1212_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2915_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1276_q\,
	datad => \u_RX|MEM_UART~1212_q\,
	combout => \u_RX|MEM_UART~2916_combout\);

-- Location: LCCOMB_X66_Y41_N30
\u_RX|MEM_UART~188feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~188feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~188feeder_combout\);

-- Location: FF_X66_Y41_N31
\u_RX|MEM_UART~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~188feeder_combout\,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~188_q\);

-- Location: FF_X61_Y43_N31
\u_RX|MEM_UART~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~252_q\);

-- Location: FF_X57_Y43_N31
\u_RX|MEM_UART~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~156_q\);

-- Location: LCCOMB_X56_Y40_N14
\u_RX|MEM_UART~220feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~220feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~220feeder_combout\);

-- Location: FF_X56_Y40_N15
\u_RX|MEM_UART~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~220feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~220_q\);

-- Location: LCCOMB_X57_Y43_N30
\u_RX|MEM_UART~2917\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2917_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~220_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~156_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~156_q\,
	datad => \u_RX|MEM_UART~220_q\,
	combout => \u_RX|MEM_UART~2917_combout\);

-- Location: LCCOMB_X61_Y43_N30
\u_RX|MEM_UART~2918\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2918_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2917_combout\ & ((\u_RX|MEM_UART~252_q\))) # (!\u_RX|MEM_UART~2917_combout\ & (\u_RX|MEM_UART~188_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~188_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~252_q\,
	datad => \u_RX|MEM_UART~2917_combout\,
	combout => \u_RX|MEM_UART~2918_combout\);

-- Location: LCCOMB_X61_Y43_N24
\u_RX|MEM_UART~2919\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2919_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~2916_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~2918_combout\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2916_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2918_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~2919_combout\);

-- Location: LCCOMB_X57_Y43_N28
\u_RX|MEM_UART~2922\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2922_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2919_combout\ & ((\u_RX|MEM_UART~2921_combout\))) # (!\u_RX|MEM_UART~2919_combout\ & (\u_RX|MEM_UART~2914_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~2919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2914_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2921_combout\,
	datad => \u_RX|MEM_UART~2919_combout\,
	combout => \u_RX|MEM_UART~2922_combout\);

-- Location: LCCOMB_X57_Y43_N6
\u_RX|MEM_UART~2954\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2954_combout\ = (\u_RX|MEM_UART~2943_combout\ & ((\u_RX|MEM_UART~2953_combout\) # ((!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2943_combout\ & (((\i_log_ADDR[0]~input_o\ & \u_RX|MEM_UART~2922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2943_combout\,
	datab => \u_RX|MEM_UART~2953_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2922_combout\,
	combout => \u_RX|MEM_UART~2954_combout\);

-- Location: LCCOMB_X65_Y35_N24
\u_RX|MEM_UART~2997\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2997_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~2954_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~2996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2996_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~2954_combout\,
	combout => \u_RX|MEM_UART~2997_combout\);

-- Location: LCCOMB_X54_Y36_N10
\u_RX|MEM_UART~852feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~852feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~852feeder_combout\);

-- Location: FF_X54_Y36_N11
\u_RX|MEM_UART~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~852feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~852_q\);

-- Location: FF_X60_Y36_N23
\u_RX|MEM_UART~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~788_q\);

-- Location: LCCOMB_X60_Y36_N22
\u_RX|MEM_UART~2885\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2885_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~852_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~788_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~852_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~788_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2885_combout\);

-- Location: FF_X52_Y34_N31
\u_RX|MEM_UART~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~884_q\);

-- Location: LCCOMB_X62_Y34_N20
\u_RX|MEM_UART~820feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~820feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~820feeder_combout\);

-- Location: FF_X62_Y34_N21
\u_RX|MEM_UART~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~820feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~820_q\);

-- Location: LCCOMB_X52_Y34_N30
\u_RX|MEM_UART~2886\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2886_combout\ = (\u_RX|MEM_UART~2885_combout\ & (((\u_RX|MEM_UART~884_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~2885_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~820_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2885_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~884_q\,
	datad => \u_RX|MEM_UART~820_q\,
	combout => \u_RX|MEM_UART~2886_combout\);

-- Location: LCCOMB_X49_Y39_N10
\u_RX|MEM_UART~860feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~860feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~860feeder_combout\);

-- Location: FF_X49_Y39_N11
\u_RX|MEM_UART~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~860feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~860_q\);

-- Location: FF_X57_Y36_N15
\u_RX|MEM_UART~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~796_q\);

-- Location: LCCOMB_X65_Y33_N24
\u_RX|MEM_UART~828feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~828feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~828feeder_combout\);

-- Location: FF_X65_Y33_N25
\u_RX|MEM_UART~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~828feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~828_q\);

-- Location: LCCOMB_X57_Y36_N14
\u_RX|MEM_UART~2883\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2883_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~828_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~796_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~796_q\,
	datad => \u_RX|MEM_UART~828_q\,
	combout => \u_RX|MEM_UART~2883_combout\);

-- Location: FF_X49_Y36_N9
\u_RX|MEM_UART~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~892_q\);

-- Location: LCCOMB_X49_Y36_N8
\u_RX|MEM_UART~2884\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2884_combout\ = (\u_RX|MEM_UART~2883_combout\ & (((\u_RX|MEM_UART~892_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2883_combout\ & (\u_RX|MEM_UART~860_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~860_q\,
	datab => \u_RX|MEM_UART~2883_combout\,
	datac => \u_RX|MEM_UART~892_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2884_combout\);

-- Location: LCCOMB_X52_Y33_N12
\u_RX|MEM_UART~2887\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2887_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2884_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2886_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2884_combout\,
	combout => \u_RX|MEM_UART~2887_combout\);

-- Location: LCCOMB_X66_Y37_N22
\u_RX|MEM_UART~844feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~844feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~844feeder_combout\);

-- Location: FF_X66_Y37_N23
\u_RX|MEM_UART~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~844feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~844_q\);

-- Location: FF_X60_Y36_N21
\u_RX|MEM_UART~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~812_q\);

-- Location: LCCOMB_X60_Y36_N20
\u_RX|MEM_UART~2888\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2888_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~844_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~812_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~844_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~812_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2888_combout\);

-- Location: FF_X58_Y34_N5
\u_RX|MEM_UART~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~908_q\);

-- Location: LCCOMB_X51_Y34_N28
\u_RX|MEM_UART~876feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~876feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~876feeder_combout\);

-- Location: FF_X51_Y34_N29
\u_RX|MEM_UART~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~876feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~876_q\);

-- Location: LCCOMB_X58_Y34_N4
\u_RX|MEM_UART~2889\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2889_combout\ = (\u_RX|MEM_UART~2888_combout\ & (((\u_RX|MEM_UART~908_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~2888_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~876_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2888_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~908_q\,
	datad => \u_RX|MEM_UART~876_q\,
	combout => \u_RX|MEM_UART~2889_combout\);

-- Location: LCCOMB_X58_Y32_N6
\u_RX|MEM_UART~836feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~836feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~836feeder_combout\);

-- Location: FF_X58_Y32_N7
\u_RX|MEM_UART~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~836feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~836_q\);

-- Location: LCCOMB_X57_Y32_N24
\u_RX|MEM_UART~868feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~868feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~868feeder_combout\);

-- Location: FF_X57_Y32_N25
\u_RX|MEM_UART~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~868feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~868_q\);

-- Location: FF_X57_Y32_N27
\u_RX|MEM_UART~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~804_q\);

-- Location: LCCOMB_X57_Y32_N26
\u_RX|MEM_UART~2881\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2881_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~868_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~804_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~868_q\,
	datac => \u_RX|MEM_UART~804_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2881_combout\);

-- Location: FF_X56_Y32_N11
\u_RX|MEM_UART~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~900_q\);

-- Location: LCCOMB_X56_Y32_N10
\u_RX|MEM_UART~2882\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2882_combout\ = (\u_RX|MEM_UART~2881_combout\ & (((\u_RX|MEM_UART~900_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~2881_combout\ & (\u_RX|MEM_UART~836_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~836_q\,
	datab => \u_RX|MEM_UART~2881_combout\,
	datac => \u_RX|MEM_UART~900_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2882_combout\);

-- Location: LCCOMB_X54_Y33_N0
\u_RX|MEM_UART~2890\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2890_combout\ = (\u_RX|MEM_UART~2887_combout\ & ((\u_RX|MEM_UART~2889_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2887_combout\ & (((\u_RX|MEM_UART~2882_combout\ & \i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2887_combout\,
	datab => \u_RX|MEM_UART~2889_combout\,
	datac => \u_RX|MEM_UART~2882_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2890_combout\);

-- Location: LCCOMB_X54_Y34_N4
\u_RX|MEM_UART~380feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~380feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~380feeder_combout\);

-- Location: FF_X54_Y34_N5
\u_RX|MEM_UART~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~380feeder_combout\,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~380_q\);

-- Location: FF_X55_Y34_N31
\u_RX|MEM_UART~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~396_q\);

-- Location: LCCOMB_X56_Y31_N10
\u_RX|MEM_UART~388feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~388feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~388feeder_combout\);

-- Location: FF_X56_Y31_N11
\u_RX|MEM_UART~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~388feeder_combout\,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~388_q\);

-- Location: FF_X54_Y34_N23
\u_RX|MEM_UART~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~372_q\);

-- Location: LCCOMB_X54_Y34_N22
\u_RX|MEM_UART~2898\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2898_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~388_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~372_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~388_q\,
	datac => \u_RX|MEM_UART~372_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2898_combout\);

-- Location: LCCOMB_X55_Y34_N30
\u_RX|MEM_UART~2899\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2899_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2898_combout\ & ((\u_RX|MEM_UART~396_q\))) # (!\u_RX|MEM_UART~2898_combout\ & (\u_RX|MEM_UART~380_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~380_q\,
	datac => \u_RX|MEM_UART~396_q\,
	datad => \u_RX|MEM_UART~2898_combout\,
	combout => \u_RX|MEM_UART~2899_combout\);

-- Location: LCCOMB_X58_Y39_N0
\u_RX|MEM_UART~356feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~356feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~356feeder_combout\);

-- Location: FF_X58_Y39_N1
\u_RX|MEM_UART~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~356feeder_combout\,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~356_q\);

-- Location: FF_X52_Y40_N15
\u_RX|MEM_UART~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~364_q\);

-- Location: LCCOMB_X52_Y37_N20
\u_RX|MEM_UART~348feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~348feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~348feeder_combout\);

-- Location: FF_X52_Y37_N21
\u_RX|MEM_UART~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~348feeder_combout\,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~348_q\);

-- Location: FF_X49_Y37_N3
\u_RX|MEM_UART~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~340_q\);

-- Location: LCCOMB_X49_Y37_N2
\u_RX|MEM_UART~2891\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2891_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~348_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~340_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~348_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~340_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2891_combout\);

-- Location: LCCOMB_X52_Y40_N14
\u_RX|MEM_UART~2892\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2892_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2891_combout\ & ((\u_RX|MEM_UART~364_q\))) # (!\u_RX|MEM_UART~2891_combout\ & (\u_RX|MEM_UART~356_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~2891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~356_q\,
	datac => \u_RX|MEM_UART~364_q\,
	datad => \u_RX|MEM_UART~2891_combout\,
	combout => \u_RX|MEM_UART~2892_combout\);

-- Location: LCCOMB_X57_Y39_N4
\u_RX|MEM_UART~292feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~292feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~292feeder_combout\);

-- Location: FF_X57_Y39_N5
\u_RX|MEM_UART~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~292feeder_combout\,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~292_q\);

-- Location: LCCOMB_X59_Y37_N16
\u_RX|MEM_UART~284feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~284feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~284feeder_combout\);

-- Location: FF_X59_Y37_N17
\u_RX|MEM_UART~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~284feeder_combout\,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~284_q\);

-- Location: FF_X63_Y37_N7
\u_RX|MEM_UART~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~276_q\);

-- Location: LCCOMB_X63_Y37_N6
\u_RX|MEM_UART~2895\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2895_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~284_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~276_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~284_q\,
	datac => \u_RX|MEM_UART~276_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2895_combout\);

-- Location: FF_X58_Y37_N31
\u_RX|MEM_UART~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~300_q\);

-- Location: LCCOMB_X58_Y37_N30
\u_RX|MEM_UART~2896\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2896_combout\ = (\u_RX|MEM_UART~2895_combout\ & (((\u_RX|MEM_UART~300_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2895_combout\ & (\u_RX|MEM_UART~292_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~292_q\,
	datab => \u_RX|MEM_UART~2895_combout\,
	datac => \u_RX|MEM_UART~300_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2896_combout\);

-- Location: LCCOMB_X56_Y34_N8
\u_RX|MEM_UART~324feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~324feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~324feeder_combout\);

-- Location: FF_X56_Y34_N9
\u_RX|MEM_UART~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~324feeder_combout\,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~324_q\);

-- Location: FF_X62_Y34_N7
\u_RX|MEM_UART~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~308_q\);

-- Location: LCCOMB_X62_Y34_N6
\u_RX|MEM_UART~2893\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2893_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~324_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~324_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~308_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2893_combout\);

-- Location: LCCOMB_X59_Y41_N20
\u_RX|MEM_UART~316feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~316feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~316feeder_combout\);

-- Location: FF_X59_Y41_N21
\u_RX|MEM_UART~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~316feeder_combout\,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~316_q\);

-- Location: FF_X65_Y37_N27
\u_RX|MEM_UART~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~332_q\);

-- Location: LCCOMB_X65_Y37_N26
\u_RX|MEM_UART~2894\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2894_combout\ = (\u_RX|MEM_UART~2893_combout\ & (((\u_RX|MEM_UART~332_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~2893_combout\ & (\u_RX|MEM_UART~316_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2893_combout\,
	datab => \u_RX|MEM_UART~316_q\,
	datac => \u_RX|MEM_UART~332_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2894_combout\);

-- Location: LCCOMB_X58_Y34_N10
\u_RX|MEM_UART~2897\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2897_combout\ = (\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~2894_combout\) # (\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2896_combout\ & ((!\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2896_combout\,
	datac => \u_RX|MEM_UART~2894_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2897_combout\);

-- Location: LCCOMB_X55_Y34_N16
\u_RX|MEM_UART~2900\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2900_combout\ = (\u_RX|MEM_UART~2897_combout\ & ((\u_RX|MEM_UART~2899_combout\) # ((!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~2897_combout\ & (((\u_RX|MEM_UART~2892_combout\ & \i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2899_combout\,
	datab => \u_RX|MEM_UART~2892_combout\,
	datac => \u_RX|MEM_UART~2897_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2900_combout\);

-- Location: LCCOMB_X55_Y34_N18
\u_RX|MEM_UART~2901\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2901_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2890_combout\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((!\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~2900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~2890_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~2900_combout\,
	combout => \u_RX|MEM_UART~2901_combout\);

-- Location: LCCOMB_X60_Y37_N26
\u_RX|MEM_UART~1372feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1372feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1372feeder_combout\);

-- Location: FF_X60_Y37_N27
\u_RX|MEM_UART~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1372feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1372_q\);

-- Location: FF_X52_Y40_N5
\u_RX|MEM_UART~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1388_q\);

-- Location: LCCOMB_X54_Y35_N2
\u_RX|MEM_UART~1364feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1364feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1364feeder_combout\);

-- Location: FF_X54_Y35_N3
\u_RX|MEM_UART~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1364feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1364_q\);

-- Location: LCCOMB_X58_Y36_N16
\u_RX|MEM_UART~1380feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1380feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1380feeder_combout\);

-- Location: FF_X58_Y36_N17
\u_RX|MEM_UART~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1380feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1380_q\);

-- Location: LCCOMB_X52_Y38_N10
\u_RX|MEM_UART~2873\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2873_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~1380_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1364_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1364_q\,
	datad => \u_RX|MEM_UART~1380_q\,
	combout => \u_RX|MEM_UART~2873_combout\);

-- Location: LCCOMB_X52_Y40_N4
\u_RX|MEM_UART~2874\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2874_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2873_combout\ & ((\u_RX|MEM_UART~1388_q\))) # (!\u_RX|MEM_UART~2873_combout\ & (\u_RX|MEM_UART~1372_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1372_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1388_q\,
	datad => \u_RX|MEM_UART~2873_combout\,
	combout => \u_RX|MEM_UART~2874_combout\);

-- Location: LCCOMB_X60_Y43_N30
\u_RX|MEM_UART~1308feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1308feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1308feeder_combout\);

-- Location: FF_X60_Y43_N31
\u_RX|MEM_UART~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1308feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1308_q\);

-- Location: FF_X58_Y37_N13
\u_RX|MEM_UART~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1324_q\);

-- Location: FF_X63_Y37_N25
\u_RX|MEM_UART~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1300_q\);

-- Location: LCCOMB_X58_Y36_N14
\u_RX|MEM_UART~1316feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1316feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1316feeder_combout\);

-- Location: FF_X58_Y36_N15
\u_RX|MEM_UART~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1316feeder_combout\,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1316_q\);

-- Location: LCCOMB_X63_Y37_N24
\u_RX|MEM_UART~2875\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2875_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~1316_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1300_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1300_q\,
	datad => \u_RX|MEM_UART~1316_q\,
	combout => \u_RX|MEM_UART~2875_combout\);

-- Location: LCCOMB_X58_Y37_N12
\u_RX|MEM_UART~2876\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2876_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2875_combout\ & ((\u_RX|MEM_UART~1324_q\))) # (!\u_RX|MEM_UART~2875_combout\ & (\u_RX|MEM_UART~1308_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~2875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1308_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1324_q\,
	datad => \u_RX|MEM_UART~2875_combout\,
	combout => \u_RX|MEM_UART~2876_combout\);

-- Location: LCCOMB_X58_Y34_N6
\u_RX|MEM_UART~2877\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2877_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2874_combout\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2876_combout\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2874_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2876_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2877_combout\);

-- Location: FF_X63_Y38_N7
\u_RX|MEM_UART~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1332_q\);

-- Location: LCCOMB_X59_Y41_N14
\u_RX|MEM_UART~1340feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1340feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1340feeder_combout\);

-- Location: FF_X59_Y41_N15
\u_RX|MEM_UART~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1340feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1340_q\);

-- Location: LCCOMB_X63_Y38_N6
\u_RX|MEM_UART~2871\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2871_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~1340_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1332_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1332_q\,
	datad => \u_RX|MEM_UART~1340_q\,
	combout => \u_RX|MEM_UART~2871_combout\);

-- Location: FF_X66_Y38_N27
\u_RX|MEM_UART~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1356_q\);

-- Location: LCCOMB_X65_Y38_N14
\u_RX|MEM_UART~1348feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1348feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1348feeder_combout\);

-- Location: FF_X65_Y38_N15
\u_RX|MEM_UART~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1348feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1348_q\);

-- Location: LCCOMB_X66_Y38_N26
\u_RX|MEM_UART~2872\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2872_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2871_combout\ & (\u_RX|MEM_UART~1356_q\)) # (!\u_RX|MEM_UART~2871_combout\ & ((\u_RX|MEM_UART~1348_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2871_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2871_combout\,
	datac => \u_RX|MEM_UART~1356_q\,
	datad => \u_RX|MEM_UART~1348_q\,
	combout => \u_RX|MEM_UART~2872_combout\);

-- Location: LCCOMB_X56_Y31_N24
\u_RX|MEM_UART~1412feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1412feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1412feeder_combout\);

-- Location: FF_X56_Y31_N25
\u_RX|MEM_UART~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1412feeder_combout\,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1412_q\);

-- Location: LCCOMB_X54_Y33_N8
\u_RX|MEM_UART~1404feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1404feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1404feeder_combout\);

-- Location: FF_X54_Y33_N9
\u_RX|MEM_UART~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1404feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1404_q\);

-- Location: FF_X55_Y33_N1
\u_RX|MEM_UART~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1396_q\);

-- Location: LCCOMB_X55_Y33_N0
\u_RX|MEM_UART~2878\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2878_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1404_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1396_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1404_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1396_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~2878_combout\);

-- Location: FF_X54_Y33_N27
\u_RX|MEM_UART~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1420_q\);

-- Location: LCCOMB_X54_Y33_N26
\u_RX|MEM_UART~2879\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2879_combout\ = (\u_RX|MEM_UART~2878_combout\ & (((\u_RX|MEM_UART~1420_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~2878_combout\ & (\u_RX|MEM_UART~1412_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1412_q\,
	datab => \u_RX|MEM_UART~2878_combout\,
	datac => \u_RX|MEM_UART~1420_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~2879_combout\);

-- Location: LCCOMB_X65_Y35_N28
\u_RX|MEM_UART~2880\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2880_combout\ = (\u_RX|MEM_UART~2877_combout\ & (((\u_RX|MEM_UART~2879_combout\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~2877_combout\ & (\u_RX|MEM_UART~2872_combout\ & (\i_log_ADDR[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2877_combout\,
	datab => \u_RX|MEM_UART~2872_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~2879_combout\,
	combout => \u_RX|MEM_UART~2880_combout\);

-- Location: LCCOMB_X52_Y37_N14
\u_RX|MEM_UART~1884feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1884feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1884feeder_combout\);

-- Location: FF_X52_Y37_N15
\u_RX|MEM_UART~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1884feeder_combout\,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1884_q\);

-- Location: FF_X56_Y38_N25
\u_RX|MEM_UART~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1820_q\);

-- Location: LCCOMB_X56_Y38_N24
\u_RX|MEM_UART~2902\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2902_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1884_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1820_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1884_q\,
	datac => \u_RX|MEM_UART~1820_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~2902_combout\);

-- Location: FF_X54_Y37_N29
\u_RX|MEM_UART~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1916_q\);

-- Location: LCCOMB_X58_Y42_N10
\u_RX|MEM_UART~1852feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1852feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1852feeder_combout\);

-- Location: FF_X58_Y42_N11
\u_RX|MEM_UART~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1852feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1852_q\);

-- Location: LCCOMB_X54_Y37_N28
\u_RX|MEM_UART~2903\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2903_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2902_combout\ & (\u_RX|MEM_UART~1916_q\)) # (!\u_RX|MEM_UART~2902_combout\ & ((\u_RX|MEM_UART~1852_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2902_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2902_combout\,
	datac => \u_RX|MEM_UART~1916_q\,
	datad => \u_RX|MEM_UART~1852_q\,
	combout => \u_RX|MEM_UART~2903_combout\);

-- Location: LCCOMB_X51_Y37_N14
\u_RX|MEM_UART~1876feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1876feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1876feeder_combout\);

-- Location: FF_X51_Y37_N15
\u_RX|MEM_UART~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1876feeder_combout\,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1876_q\);

-- Location: FF_X51_Y37_N29
\u_RX|MEM_UART~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1908_q\);

-- Location: FF_X56_Y37_N21
\u_RX|MEM_UART~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1812_q\);

-- Location: LCCOMB_X62_Y37_N22
\u_RX|MEM_UART~1844feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1844feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1844feeder_combout\);

-- Location: FF_X62_Y37_N23
\u_RX|MEM_UART~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1844feeder_combout\,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1844_q\);

-- Location: LCCOMB_X56_Y37_N20
\u_RX|MEM_UART~2906\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2906_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1844_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1812_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1812_q\,
	datad => \u_RX|MEM_UART~1844_q\,
	combout => \u_RX|MEM_UART~2906_combout\);

-- Location: LCCOMB_X51_Y37_N28
\u_RX|MEM_UART~2907\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2907_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2906_combout\ & ((\u_RX|MEM_UART~1908_q\))) # (!\u_RX|MEM_UART~2906_combout\ & (\u_RX|MEM_UART~1876_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~2906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1876_q\,
	datac => \u_RX|MEM_UART~1908_q\,
	datad => \u_RX|MEM_UART~2906_combout\,
	combout => \u_RX|MEM_UART~2907_combout\);

-- Location: LCCOMB_X63_Y33_N6
\u_RX|MEM_UART~1860feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1860feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1860feeder_combout\);

-- Location: FF_X63_Y33_N7
\u_RX|MEM_UART~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1860feeder_combout\,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1860_q\);

-- Location: FF_X56_Y33_N29
\u_RX|MEM_UART~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1828_q\);

-- Location: LCCOMB_X56_Y33_N28
\u_RX|MEM_UART~2904\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2904_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1860_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1828_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1860_q\,
	datac => \u_RX|MEM_UART~1828_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~2904_combout\);

-- Location: FF_X52_Y33_N19
\u_RX|MEM_UART~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1924_q\);

-- Location: LCCOMB_X52_Y31_N8
\u_RX|MEM_UART~1892feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1892feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1892feeder_combout\);

-- Location: FF_X52_Y31_N9
\u_RX|MEM_UART~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1892feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1892_q\);

-- Location: LCCOMB_X52_Y33_N18
\u_RX|MEM_UART~2905\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2905_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2904_combout\ & (\u_RX|MEM_UART~1924_q\)) # (!\u_RX|MEM_UART~2904_combout\ & ((\u_RX|MEM_UART~1892_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~2904_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~2904_combout\,
	datac => \u_RX|MEM_UART~1924_q\,
	datad => \u_RX|MEM_UART~1892_q\,
	combout => \u_RX|MEM_UART~2905_combout\);

-- Location: LCCOMB_X51_Y37_N26
\u_RX|MEM_UART~2908\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2908_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2905_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2907_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~2905_combout\,
	combout => \u_RX|MEM_UART~2908_combout\);

-- Location: FF_X56_Y37_N27
\u_RX|MEM_UART~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1836_q\);

-- Location: LCCOMB_X50_Y37_N28
\u_RX|MEM_UART~1900feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1900feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1900feeder_combout\);

-- Location: FF_X50_Y37_N29
\u_RX|MEM_UART~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1900feeder_combout\,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1900_q\);

-- Location: LCCOMB_X56_Y37_N26
\u_RX|MEM_UART~2909\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2909_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1900_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1836_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1836_q\,
	datad => \u_RX|MEM_UART~1900_q\,
	combout => \u_RX|MEM_UART~2909_combout\);

-- Location: FF_X55_Y37_N11
\u_RX|MEM_UART~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1932_q\);

-- Location: LCCOMB_X63_Y33_N4
\u_RX|MEM_UART~1868feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1868feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1868feeder_combout\);

-- Location: FF_X63_Y33_N5
\u_RX|MEM_UART~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1868feeder_combout\,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1868_q\);

-- Location: LCCOMB_X55_Y37_N10
\u_RX|MEM_UART~2910\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2910_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~2909_combout\ & (\u_RX|MEM_UART~1932_q\)) # (!\u_RX|MEM_UART~2909_combout\ & ((\u_RX|MEM_UART~1868_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~2909_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~2909_combout\,
	datac => \u_RX|MEM_UART~1932_q\,
	datad => \u_RX|MEM_UART~1868_q\,
	combout => \u_RX|MEM_UART~2910_combout\);

-- Location: LCCOMB_X51_Y37_N12
\u_RX|MEM_UART~2911\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2911_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~2908_combout\ & ((\u_RX|MEM_UART~2910_combout\))) # (!\u_RX|MEM_UART~2908_combout\ & (\u_RX|MEM_UART~2903_combout\)))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~2908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2903_combout\,
	datac => \u_RX|MEM_UART~2908_combout\,
	datad => \u_RX|MEM_UART~2910_combout\,
	combout => \u_RX|MEM_UART~2911_combout\);

-- Location: LCCOMB_X65_Y35_N26
\u_RX|MEM_UART~2912\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2912_combout\ = (\u_RX|MEM_UART~2901_combout\ & (((\u_RX|MEM_UART~2911_combout\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~2901_combout\ & (\u_RX|MEM_UART~2880_combout\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2901_combout\,
	datab => \u_RX|MEM_UART~2880_combout\,
	datac => \u_RX|MEM_UART~2911_combout\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~2912_combout\);

-- Location: LCCOMB_X49_Y40_N28
\u_RX|MEM_UART~1020feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1020feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1020feeder_combout\);

-- Location: FF_X49_Y40_N29
\u_RX|MEM_UART~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1020feeder_combout\,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1020_q\);

-- Location: FF_X49_Y40_N27
\u_RX|MEM_UART~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~508_q\);

-- Location: LCCOMB_X49_Y40_N26
\u_RX|MEM_UART~3015\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3015_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~1020_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~508_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1020_q\,
	datac => \u_RX|MEM_UART~508_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3015_combout\);

-- Location: FF_X50_Y41_N11
\u_RX|MEM_UART~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2044_q\);

-- Location: LCCOMB_X50_Y40_N14
\u_RX|MEM_UART~1532feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1532feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1532feeder_combout\);

-- Location: FF_X50_Y40_N15
\u_RX|MEM_UART~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1532feeder_combout\,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1532_q\);

-- Location: LCCOMB_X50_Y41_N10
\u_RX|MEM_UART~3016\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3016_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3015_combout\ & (\u_RX|MEM_UART~2044_q\)) # (!\u_RX|MEM_UART~3015_combout\ & ((\u_RX|MEM_UART~1532_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3015_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3015_combout\,
	datac => \u_RX|MEM_UART~2044_q\,
	datad => \u_RX|MEM_UART~1532_q\,
	combout => \u_RX|MEM_UART~3016_combout\);

-- Location: LCCOMB_X64_Y34_N8
\u_RX|MEM_UART~956feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~956feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~956feeder_combout\);

-- Location: FF_X64_Y34_N9
\u_RX|MEM_UART~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~956feeder_combout\,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~956_q\);

-- Location: FF_X61_Y38_N21
\u_RX|MEM_UART~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~444_q\);

-- Location: LCCOMB_X61_Y38_N20
\u_RX|MEM_UART~3008\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3008_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~956_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~956_q\,
	datac => \u_RX|MEM_UART~444_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3008_combout\);

-- Location: FF_X61_Y38_N23
\u_RX|MEM_UART~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1980_q\);

-- Location: LCCOMB_X64_Y38_N28
\u_RX|MEM_UART~1468feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1468feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1468feeder_combout\);

-- Location: FF_X64_Y38_N29
\u_RX|MEM_UART~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1468feeder_combout\,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1468_q\);

-- Location: LCCOMB_X61_Y38_N22
\u_RX|MEM_UART~3009\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3009_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3008_combout\ & (\u_RX|MEM_UART~1980_q\)) # (!\u_RX|MEM_UART~3008_combout\ & ((\u_RX|MEM_UART~1468_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3008_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3008_combout\,
	datac => \u_RX|MEM_UART~1980_q\,
	datad => \u_RX|MEM_UART~1468_q\,
	combout => \u_RX|MEM_UART~3009_combout\);

-- Location: LCCOMB_X49_Y39_N4
\u_RX|MEM_UART~988feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~988feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~988feeder_combout\);

-- Location: FF_X49_Y39_N5
\u_RX|MEM_UART~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~988feeder_combout\,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~988_q\);

-- Location: FF_X52_Y38_N25
\u_RX|MEM_UART~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2012_q\);

-- Location: LCCOMB_X51_Y40_N10
\u_RX|MEM_UART~1500feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1500feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1500feeder_combout\);

-- Location: FF_X51_Y40_N11
\u_RX|MEM_UART~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1500feeder_combout\,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1500_q\);

-- Location: FF_X51_Y42_N17
\u_RX|MEM_UART~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~476_q\);

-- Location: LCCOMB_X51_Y42_N16
\u_RX|MEM_UART~3010\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3010_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1500_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~476_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1500_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~476_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3010_combout\);

-- Location: LCCOMB_X52_Y38_N24
\u_RX|MEM_UART~3011\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3011_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3010_combout\ & ((\u_RX|MEM_UART~2012_q\))) # (!\u_RX|MEM_UART~3010_combout\ & (\u_RX|MEM_UART~988_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3010_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~988_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2012_q\,
	datad => \u_RX|MEM_UART~3010_combout\,
	combout => \u_RX|MEM_UART~3011_combout\);

-- Location: LCCOMB_X57_Y35_N24
\u_RX|MEM_UART~924feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~924feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~924feeder_combout\);

-- Location: FF_X57_Y35_N25
\u_RX|MEM_UART~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~924feeder_combout\,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~924_q\);

-- Location: FF_X59_Y38_N23
\u_RX|MEM_UART~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1948_q\);

-- Location: LCCOMB_X67_Y36_N16
\u_RX|MEM_UART~1436feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1436feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1436feeder_combout\);

-- Location: FF_X67_Y36_N17
\u_RX|MEM_UART~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1436feeder_combout\,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1436_q\);

-- Location: FF_X59_Y38_N21
\u_RX|MEM_UART~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~412_q\);

-- Location: LCCOMB_X59_Y38_N20
\u_RX|MEM_UART~3012\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3012_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1436_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~412_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1436_q\,
	datac => \u_RX|MEM_UART~412_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3012_combout\);

-- Location: LCCOMB_X59_Y38_N22
\u_RX|MEM_UART~3013\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3013_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3012_combout\ & ((\u_RX|MEM_UART~1948_q\))) # (!\u_RX|MEM_UART~3012_combout\ & (\u_RX|MEM_UART~924_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~924_q\,
	datac => \u_RX|MEM_UART~1948_q\,
	datad => \u_RX|MEM_UART~3012_combout\,
	combout => \u_RX|MEM_UART~3013_combout\);

-- Location: LCCOMB_X58_Y38_N22
\u_RX|MEM_UART~3014\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3014_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3011_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3013_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3011_combout\,
	datab => \u_RX|MEM_UART~3013_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3014_combout\);

-- Location: LCCOMB_X58_Y38_N4
\u_RX|MEM_UART~3017\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3017_combout\ = (\u_RX|MEM_UART~3014_combout\ & ((\u_RX|MEM_UART~3016_combout\) # ((!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3014_combout\ & (((\u_RX|MEM_UART~3009_combout\ & \i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3016_combout\,
	datab => \u_RX|MEM_UART~3009_combout\,
	datac => \u_RX|MEM_UART~3014_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3017_combout\);

-- Location: LCCOMB_X55_Y33_N14
\u_RX|MEM_UART~1524feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1524feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1524feeder_combout\);

-- Location: FF_X55_Y33_N15
\u_RX|MEM_UART~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1524feeder_combout\,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1524_q\);

-- Location: FF_X51_Y33_N1
\u_RX|MEM_UART~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2036_q\);

-- Location: LCCOMB_X49_Y33_N22
\u_RX|MEM_UART~1012feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1012feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1012feeder_combout\);

-- Location: FF_X49_Y33_N23
\u_RX|MEM_UART~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1012feeder_combout\,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1012_q\);

-- Location: FF_X50_Y33_N3
\u_RX|MEM_UART~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~500_q\);

-- Location: LCCOMB_X50_Y33_N2
\u_RX|MEM_UART~3025\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3025_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~1012_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~500_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1012_q\,
	datac => \u_RX|MEM_UART~500_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3025_combout\);

-- Location: LCCOMB_X51_Y33_N0
\u_RX|MEM_UART~3026\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3026_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3025_combout\ & ((\u_RX|MEM_UART~2036_q\))) # (!\u_RX|MEM_UART~3025_combout\ & (\u_RX|MEM_UART~1524_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1524_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2036_q\,
	datad => \u_RX|MEM_UART~3025_combout\,
	combout => \u_RX|MEM_UART~3026_combout\);

-- Location: LCCOMB_X65_Y34_N12
\u_RX|MEM_UART~1460feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1460feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1460feeder_combout\);

-- Location: FF_X65_Y34_N13
\u_RX|MEM_UART~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1460feeder_combout\,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1460_q\);

-- Location: FF_X66_Y37_N17
\u_RX|MEM_UART~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1972_q\);

-- Location: FF_X65_Y34_N19
\u_RX|MEM_UART~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~436_q\);

-- Location: LCCOMB_X64_Y34_N30
\u_RX|MEM_UART~948feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~948feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~948feeder_combout\);

-- Location: FF_X64_Y34_N31
\u_RX|MEM_UART~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~948feeder_combout\,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~948_q\);

-- Location: LCCOMB_X65_Y34_N18
\u_RX|MEM_UART~3020\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3020_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~948_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~436_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~436_q\,
	datad => \u_RX|MEM_UART~948_q\,
	combout => \u_RX|MEM_UART~3020_combout\);

-- Location: LCCOMB_X66_Y37_N16
\u_RX|MEM_UART~3021\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3021_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3020_combout\ & ((\u_RX|MEM_UART~1972_q\))) # (!\u_RX|MEM_UART~3020_combout\ & (\u_RX|MEM_UART~1460_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1460_q\,
	datac => \u_RX|MEM_UART~1972_q\,
	datad => \u_RX|MEM_UART~3020_combout\,
	combout => \u_RX|MEM_UART~3021_combout\);

-- Location: LCCOMB_X63_Y32_N30
\u_RX|MEM_UART~916feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~916feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~916feeder_combout\);

-- Location: FF_X63_Y32_N31
\u_RX|MEM_UART~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~916feeder_combout\,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~916_q\);

-- Location: FF_X63_Y36_N1
\u_RX|MEM_UART~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1940_q\);

-- Location: FF_X62_Y36_N3
\u_RX|MEM_UART~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~404_q\);

-- Location: LCCOMB_X66_Y36_N26
\u_RX|MEM_UART~1428feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1428feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1428feeder_combout\);

-- Location: FF_X66_Y36_N27
\u_RX|MEM_UART~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1428feeder_combout\,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1428_q\);

-- Location: LCCOMB_X62_Y36_N2
\u_RX|MEM_UART~3022\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3022_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1428_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~404_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~404_q\,
	datad => \u_RX|MEM_UART~1428_q\,
	combout => \u_RX|MEM_UART~3022_combout\);

-- Location: LCCOMB_X63_Y36_N0
\u_RX|MEM_UART~3023\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3023_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3022_combout\ & ((\u_RX|MEM_UART~1940_q\))) # (!\u_RX|MEM_UART~3022_combout\ & (\u_RX|MEM_UART~916_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~916_q\,
	datac => \u_RX|MEM_UART~1940_q\,
	datad => \u_RX|MEM_UART~3022_combout\,
	combout => \u_RX|MEM_UART~3023_combout\);

-- Location: LCCOMB_X67_Y36_N14
\u_RX|MEM_UART~3024\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3024_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3021_combout\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3023_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3021_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3023_combout\,
	combout => \u_RX|MEM_UART~3024_combout\);

-- Location: LCCOMB_X50_Y35_N22
\u_RX|MEM_UART~980feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~980feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~980feeder_combout\);

-- Location: FF_X50_Y35_N23
\u_RX|MEM_UART~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~980feeder_combout\,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~980_q\);

-- Location: FF_X50_Y38_N25
\u_RX|MEM_UART~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2004_q\);

-- Location: FF_X51_Y35_N3
\u_RX|MEM_UART~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~468_q\);

-- Location: LCCOMB_X51_Y40_N20
\u_RX|MEM_UART~1492feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1492feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1492feeder_combout\);

-- Location: FF_X51_Y40_N21
\u_RX|MEM_UART~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1492feeder_combout\,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1492_q\);

-- Location: LCCOMB_X51_Y35_N2
\u_RX|MEM_UART~3018\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3018_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1492_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~468_q\,
	datad => \u_RX|MEM_UART~1492_q\,
	combout => \u_RX|MEM_UART~3018_combout\);

-- Location: LCCOMB_X50_Y38_N24
\u_RX|MEM_UART~3019\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3019_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3018_combout\ & ((\u_RX|MEM_UART~2004_q\))) # (!\u_RX|MEM_UART~3018_combout\ & (\u_RX|MEM_UART~980_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~980_q\,
	datac => \u_RX|MEM_UART~2004_q\,
	datad => \u_RX|MEM_UART~3018_combout\,
	combout => \u_RX|MEM_UART~3019_combout\);

-- Location: LCCOMB_X59_Y34_N12
\u_RX|MEM_UART~3027\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3027_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3024_combout\ & (\u_RX|MEM_UART~3026_combout\)) # (!\u_RX|MEM_UART~3024_combout\ & ((\u_RX|MEM_UART~3019_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~3024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3026_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3024_combout\,
	datad => \u_RX|MEM_UART~3019_combout\,
	combout => \u_RX|MEM_UART~3027_combout\);

-- Location: LCCOMB_X65_Y35_N22
\u_RX|MEM_UART~3028\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3028_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3017_combout\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3027_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3017_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3027_combout\,
	combout => \u_RX|MEM_UART~3028_combout\);

-- Location: FF_X60_Y35_N5
\u_RX|MEM_UART~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~516_q\);

-- Location: LCCOMB_X60_Y32_N22
\u_RX|MEM_UART~1028feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1028feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1028feeder_combout\);

-- Location: FF_X60_Y32_N23
\u_RX|MEM_UART~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1028feeder_combout\,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1028_q\);

-- Location: LCCOMB_X60_Y35_N4
\u_RX|MEM_UART~3005\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3005_combout\ = (\i_log_ADDR[7]~input_o\ & (\i_log_ADDR[6]~input_o\)) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~1028_q\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~516_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~516_q\,
	datad => \u_RX|MEM_UART~1028_q\,
	combout => \u_RX|MEM_UART~3005_combout\);

-- Location: FF_X60_Y35_N23
\u_RX|MEM_UART~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2052_q\);

-- Location: LCCOMB_X61_Y35_N24
\u_RX|MEM_UART~1540feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1540feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1540feeder_combout\);

-- Location: FF_X61_Y35_N25
\u_RX|MEM_UART~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1540feeder_combout\,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1540_q\);

-- Location: LCCOMB_X60_Y35_N22
\u_RX|MEM_UART~3006\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3006_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3005_combout\ & (\u_RX|MEM_UART~2052_q\)) # (!\u_RX|MEM_UART~3005_combout\ & ((\u_RX|MEM_UART~1540_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3005_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3005_combout\,
	datac => \u_RX|MEM_UART~2052_q\,
	datad => \u_RX|MEM_UART~1540_q\,
	combout => \u_RX|MEM_UART~3006_combout\);

-- Location: FF_X57_Y31_N17
\u_RX|MEM_UART~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~996_q\);

-- Location: FF_X57_Y34_N21
\u_RX|MEM_UART~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2020_q\);

-- Location: FF_X58_Y33_N7
\u_RX|MEM_UART~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~484_q\);

-- Location: LCCOMB_X58_Y33_N20
\u_RX|MEM_UART~1508feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1508feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1508feeder_combout\);

-- Location: FF_X58_Y33_N21
\u_RX|MEM_UART~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1508feeder_combout\,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1508_q\);

-- Location: LCCOMB_X58_Y33_N6
\u_RX|MEM_UART~2998\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2998_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1508_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~484_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~484_q\,
	datad => \u_RX|MEM_UART~1508_q\,
	combout => \u_RX|MEM_UART~2998_combout\);

-- Location: LCCOMB_X57_Y34_N20
\u_RX|MEM_UART~2999\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2999_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~2998_combout\ & ((\u_RX|MEM_UART~2020_q\))) # (!\u_RX|MEM_UART~2998_combout\ & (\u_RX|MEM_UART~996_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~2998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~996_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2020_q\,
	datad => \u_RX|MEM_UART~2998_combout\,
	combout => \u_RX|MEM_UART~2999_combout\);

-- Location: FF_X61_Y36_N17
\u_RX|MEM_UART~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~420_q\);

-- Location: LCCOMB_X66_Y36_N12
\u_RX|MEM_UART~1444feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1444feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1444feeder_combout\);

-- Location: FF_X66_Y36_N13
\u_RX|MEM_UART~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1444feeder_combout\,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1444_q\);

-- Location: LCCOMB_X61_Y36_N16
\u_RX|MEM_UART~3002\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3002_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1444_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~420_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~420_q\,
	datad => \u_RX|MEM_UART~1444_q\,
	combout => \u_RX|MEM_UART~3002_combout\);

-- Location: FF_X65_Y32_N9
\u_RX|MEM_UART~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1956_q\);

-- Location: LCCOMB_X64_Y31_N16
\u_RX|MEM_UART~932feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~932feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~932feeder_combout\);

-- Location: FF_X64_Y31_N17
\u_RX|MEM_UART~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~932feeder_combout\,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~932_q\);

-- Location: LCCOMB_X65_Y32_N8
\u_RX|MEM_UART~3003\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3003_combout\ = (\u_RX|MEM_UART~3002_combout\ & (((\u_RX|MEM_UART~1956_q\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~3002_combout\ & (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~932_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3002_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1956_q\,
	datad => \u_RX|MEM_UART~932_q\,
	combout => \u_RX|MEM_UART~3003_combout\);

-- Location: LCCOMB_X67_Y34_N16
\u_RX|MEM_UART~964feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~964feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~964feeder_combout\);

-- Location: FF_X67_Y34_N17
\u_RX|MEM_UART~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~964feeder_combout\,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~964_q\);

-- Location: FF_X66_Y34_N15
\u_RX|MEM_UART~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~452_q\);

-- Location: LCCOMB_X66_Y34_N14
\u_RX|MEM_UART~3000\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3000_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~964_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~452_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~964_q\,
	datac => \u_RX|MEM_UART~452_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3000_combout\);

-- Location: FF_X67_Y37_N21
\u_RX|MEM_UART~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1988_q\);

-- Location: LCCOMB_X66_Y34_N20
\u_RX|MEM_UART~1476feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1476feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1476feeder_combout\);

-- Location: FF_X66_Y34_N21
\u_RX|MEM_UART~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1476feeder_combout\,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1476_q\);

-- Location: LCCOMB_X67_Y37_N20
\u_RX|MEM_UART~3001\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3001_combout\ = (\u_RX|MEM_UART~3000_combout\ & (((\u_RX|MEM_UART~1988_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~3000_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1476_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3000_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1988_q\,
	datad => \u_RX|MEM_UART~1476_q\,
	combout => \u_RX|MEM_UART~3001_combout\);

-- Location: LCCOMB_X65_Y35_N10
\u_RX|MEM_UART~3004\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3004_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3001_combout\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3003_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3001_combout\,
	combout => \u_RX|MEM_UART~3004_combout\);

-- Location: LCCOMB_X65_Y35_N4
\u_RX|MEM_UART~3007\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3007_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3004_combout\ & (\u_RX|MEM_UART~3006_combout\)) # (!\u_RX|MEM_UART~3004_combout\ & ((\u_RX|MEM_UART~2999_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~3004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3006_combout\,
	datac => \u_RX|MEM_UART~2999_combout\,
	datad => \u_RX|MEM_UART~3004_combout\,
	combout => \u_RX|MEM_UART~3007_combout\);

-- Location: LCCOMB_X64_Y37_N10
\u_RX|MEM_UART~972feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~972feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~972feeder_combout\);

-- Location: FF_X64_Y37_N11
\u_RX|MEM_UART~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~972feeder_combout\,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~972_q\);

-- Location: FF_X61_Y34_N3
\u_RX|MEM_UART~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~940_q\);

-- Location: LCCOMB_X61_Y34_N2
\u_RX|MEM_UART~3029\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3029_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~972_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~940_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~972_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~940_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3029_combout\);

-- Location: FF_X59_Y34_N27
\u_RX|MEM_UART~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1036_q\);

-- Location: LCCOMB_X51_Y38_N20
\u_RX|MEM_UART~1004feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1004feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1004feeder_combout\);

-- Location: FF_X51_Y38_N21
\u_RX|MEM_UART~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1004feeder_combout\,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1004_q\);

-- Location: LCCOMB_X59_Y34_N26
\u_RX|MEM_UART~3030\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3030_combout\ = (\u_RX|MEM_UART~3029_combout\ & (((\u_RX|MEM_UART~1036_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3029_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1004_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3029_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1036_q\,
	datad => \u_RX|MEM_UART~1004_q\,
	combout => \u_RX|MEM_UART~3030_combout\);

-- Location: LCCOMB_X62_Y38_N14
\u_RX|MEM_UART~1996feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1996feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1996feeder_combout\);

-- Location: FF_X62_Y38_N15
\u_RX|MEM_UART~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1996feeder_combout\,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1996_q\);

-- Location: FF_X60_Y38_N25
\u_RX|MEM_UART~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1964_q\);

-- Location: LCCOMB_X60_Y38_N24
\u_RX|MEM_UART~3036\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3036_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1996_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1964_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1996_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1964_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3036_combout\);

-- Location: FF_X58_Y38_N7
\u_RX|MEM_UART~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2060_q\);

-- Location: LCCOMB_X55_Y38_N12
\u_RX|MEM_UART~2028feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2028feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~2028feeder_combout\);

-- Location: FF_X55_Y38_N13
\u_RX|MEM_UART~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2028feeder_combout\,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2028_q\);

-- Location: LCCOMB_X58_Y38_N6
\u_RX|MEM_UART~3037\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3037_combout\ = (\u_RX|MEM_UART~3036_combout\ & (((\u_RX|MEM_UART~2060_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3036_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~2028_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3036_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2060_q\,
	datad => \u_RX|MEM_UART~2028_q\,
	combout => \u_RX|MEM_UART~3037_combout\);

-- Location: LCCOMB_X64_Y38_N14
\u_RX|MEM_UART~1484feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1484feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1484feeder_combout\);

-- Location: FF_X64_Y38_N15
\u_RX|MEM_UART~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1484feeder_combout\,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1484_q\);

-- Location: FF_X59_Y36_N19
\u_RX|MEM_UART~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1548_q\);

-- Location: FF_X65_Y40_N15
\u_RX|MEM_UART~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1452_q\);

-- Location: LCCOMB_X55_Y40_N0
\u_RX|MEM_UART~1516feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1516feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~1516feeder_combout\);

-- Location: FF_X55_Y40_N1
\u_RX|MEM_UART~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1516feeder_combout\,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1516_q\);

-- Location: LCCOMB_X65_Y40_N14
\u_RX|MEM_UART~3031\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3031_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1516_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1452_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1452_q\,
	datad => \u_RX|MEM_UART~1516_q\,
	combout => \u_RX|MEM_UART~3031_combout\);

-- Location: LCCOMB_X59_Y36_N18
\u_RX|MEM_UART~3032\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3032_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3031_combout\ & ((\u_RX|MEM_UART~1548_q\))) # (!\u_RX|MEM_UART~3031_combout\ & (\u_RX|MEM_UART~1484_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1484_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1548_q\,
	datad => \u_RX|MEM_UART~3031_combout\,
	combout => \u_RX|MEM_UART~3032_combout\);

-- Location: LCCOMB_X61_Y37_N26
\u_RX|MEM_UART~460feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~460feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~460feeder_combout\);

-- Location: FF_X61_Y37_N27
\u_RX|MEM_UART~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~460feeder_combout\,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~460_q\);

-- Location: FF_X64_Y35_N27
\u_RX|MEM_UART~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~524_q\);

-- Location: FF_X61_Y36_N27
\u_RX|MEM_UART~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(4),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~428_q\);

-- Location: LCCOMB_X50_Y39_N30
\u_RX|MEM_UART~492feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~492feeder_combout\ = \u_RX|r_DATA_BUFFER\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(4),
	combout => \u_RX|MEM_UART~492feeder_combout\);

-- Location: FF_X50_Y39_N31
\u_RX|MEM_UART~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~492feeder_combout\,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~492_q\);

-- Location: LCCOMB_X61_Y36_N26
\u_RX|MEM_UART~3033\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3033_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~492_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~428_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~428_q\,
	datad => \u_RX|MEM_UART~492_q\,
	combout => \u_RX|MEM_UART~3033_combout\);

-- Location: LCCOMB_X64_Y35_N26
\u_RX|MEM_UART~3034\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3034_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3033_combout\ & ((\u_RX|MEM_UART~524_q\))) # (!\u_RX|MEM_UART~3033_combout\ & (\u_RX|MEM_UART~460_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~460_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~524_q\,
	datad => \u_RX|MEM_UART~3033_combout\,
	combout => \u_RX|MEM_UART~3034_combout\);

-- Location: LCCOMB_X64_Y39_N16
\u_RX|MEM_UART~3035\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3035_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3032_combout\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3034_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3032_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3034_combout\,
	combout => \u_RX|MEM_UART~3035_combout\);

-- Location: LCCOMB_X65_Y35_N20
\u_RX|MEM_UART~3038\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3038_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3035_combout\ & ((\u_RX|MEM_UART~3037_combout\))) # (!\u_RX|MEM_UART~3035_combout\ & (\u_RX|MEM_UART~3030_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~3035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3030_combout\,
	datab => \u_RX|MEM_UART~3037_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3035_combout\,
	combout => \u_RX|MEM_UART~3038_combout\);

-- Location: LCCOMB_X65_Y35_N2
\u_RX|MEM_UART~3039\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3039_combout\ = (\u_RX|MEM_UART~3028_combout\ & (((\u_RX|MEM_UART~3038_combout\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~3028_combout\ & (\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3007_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3028_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3007_combout\,
	datad => \u_RX|MEM_UART~3038_combout\,
	combout => \u_RX|MEM_UART~3039_combout\);

-- Location: LCCOMB_X65_Y35_N8
\u_RX|MEM_UART~3040\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3040_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~2997_combout\ & ((\u_RX|MEM_UART~3039_combout\))) # (!\u_RX|MEM_UART~2997_combout\ & (\u_RX|MEM_UART~2912_combout\)))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~2997_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~2997_combout\,
	datac => \u_RX|MEM_UART~2912_combout\,
	datad => \u_RX|MEM_UART~3039_combout\,
	combout => \u_RX|MEM_UART~3040_combout\);

-- Location: LCCOMB_X62_Y33_N12
\u_RX|r_DATA_BUFFER[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[5]~6_combout\ = (\u_RX|Decoder0~3_combout\ & ((\u_RX|Decoder0~6_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~6_combout\ & ((\u_RX|r_DATA_BUFFER\(5)))))) # (!\u_RX|Decoder0~3_combout\ & (((\u_RX|r_DATA_BUFFER\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Decoder0~3_combout\,
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(5),
	datad => \u_RX|Decoder0~6_combout\,
	combout => \u_RX|r_DATA_BUFFER[5]~6_combout\);

-- Location: FF_X62_Y33_N13
\u_RX|r_DATA_BUFFER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(5));

-- Location: LCCOMB_X59_Y43_N4
\u_RX|MEM_UART~1757feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1757feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1757feeder_combout\);

-- Location: FF_X59_Y43_N5
\u_RX|MEM_UART~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1757feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1757_q\);

-- Location: FF_X61_Y41_N19
\u_RX|MEM_UART~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1773_q\);

-- Location: FF_X60_Y33_N15
\u_RX|MEM_UART~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1765_q\);

-- Location: FF_X51_Y39_N23
\u_RX|MEM_UART~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1749_q\);

-- Location: LCCOMB_X51_Y39_N22
\u_RX|MEM_UART~3168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3168_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1765_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1749_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1765_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1749_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3168_combout\);

-- Location: LCCOMB_X61_Y41_N18
\u_RX|MEM_UART~3169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3169_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3168_combout\ & ((\u_RX|MEM_UART~1773_q\))) # (!\u_RX|MEM_UART~3168_combout\ & (\u_RX|MEM_UART~1757_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1757_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1773_q\,
	datad => \u_RX|MEM_UART~3168_combout\,
	combout => \u_RX|MEM_UART~3169_combout\);

-- Location: LCCOMB_X52_Y38_N6
\u_RX|MEM_UART~2013feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2013feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~2013feeder_combout\);

-- Location: FF_X52_Y38_N7
\u_RX|MEM_UART~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2013feeder_combout\,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2013_q\);

-- Location: FF_X55_Y38_N1
\u_RX|MEM_UART~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2029_q\);

-- Location: FF_X50_Y38_N7
\u_RX|MEM_UART~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2005_q\);

-- Location: LCCOMB_X57_Y34_N6
\u_RX|MEM_UART~2021feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2021feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~2021feeder_combout\);

-- Location: FF_X57_Y34_N7
\u_RX|MEM_UART~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2021feeder_combout\,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2021_q\);

-- Location: LCCOMB_X50_Y38_N6
\u_RX|MEM_UART~3175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3175_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~2021_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~2005_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~2005_q\,
	datad => \u_RX|MEM_UART~2021_q\,
	combout => \u_RX|MEM_UART~3175_combout\);

-- Location: LCCOMB_X55_Y38_N0
\u_RX|MEM_UART~3176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3176_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3175_combout\ & ((\u_RX|MEM_UART~2029_q\))) # (!\u_RX|MEM_UART~3175_combout\ & (\u_RX|MEM_UART~2013_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2013_q\,
	datac => \u_RX|MEM_UART~2029_q\,
	datad => \u_RX|MEM_UART~3175_combout\,
	combout => \u_RX|MEM_UART~3176_combout\);

-- Location: LCCOMB_X52_Y37_N30
\u_RX|MEM_UART~1885feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1885feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1885feeder_combout\);

-- Location: FF_X52_Y37_N31
\u_RX|MEM_UART~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1885feeder_combout\,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1885_q\);

-- Location: FF_X50_Y37_N19
\u_RX|MEM_UART~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1877_q\);

-- Location: LCCOMB_X50_Y37_N18
\u_RX|MEM_UART~3170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3170_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1885_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1877_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1885_q\,
	datac => \u_RX|MEM_UART~1877_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3170_combout\);

-- Location: FF_X50_Y37_N1
\u_RX|MEM_UART~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1901_q\);

-- Location: LCCOMB_X52_Y32_N26
\u_RX|MEM_UART~1893feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1893feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1893feeder_combout\);

-- Location: FF_X52_Y32_N27
\u_RX|MEM_UART~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1893feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1893_q\);

-- Location: LCCOMB_X50_Y37_N0
\u_RX|MEM_UART~3171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3171_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3170_combout\ & (\u_RX|MEM_UART~1901_q\)) # (!\u_RX|MEM_UART~3170_combout\ & ((\u_RX|MEM_UART~1893_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3170_combout\,
	datac => \u_RX|MEM_UART~1901_q\,
	datad => \u_RX|MEM_UART~1893_q\,
	combout => \u_RX|MEM_UART~3171_combout\);

-- Location: LCCOMB_X47_Y35_N8
\u_RX|MEM_UART~1637feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1637feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1637feeder_combout\);

-- Location: FF_X47_Y35_N9
\u_RX|MEM_UART~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1637feeder_combout\,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1637_q\);

-- Location: LCCOMB_X51_Y41_N20
\u_RX|MEM_UART~1629feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1629feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1629feeder_combout\);

-- Location: FF_X51_Y41_N21
\u_RX|MEM_UART~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1629feeder_combout\,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1629_q\);

-- Location: FF_X50_Y36_N17
\u_RX|MEM_UART~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1621_q\);

-- Location: LCCOMB_X50_Y36_N16
\u_RX|MEM_UART~3172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3172_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1629_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1629_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1621_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3172_combout\);

-- Location: FF_X55_Y38_N11
\u_RX|MEM_UART~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1645_q\);

-- Location: LCCOMB_X55_Y38_N10
\u_RX|MEM_UART~3173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3173_combout\ = (\u_RX|MEM_UART~3172_combout\ & (((\u_RX|MEM_UART~1645_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3172_combout\ & (\u_RX|MEM_UART~1637_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1637_q\,
	datab => \u_RX|MEM_UART~3172_combout\,
	datac => \u_RX|MEM_UART~1645_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3173_combout\);

-- Location: LCCOMB_X58_Y38_N20
\u_RX|MEM_UART~3174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3174_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3171_combout\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((!\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~3173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3171_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3173_combout\,
	combout => \u_RX|MEM_UART~3174_combout\);

-- Location: LCCOMB_X58_Y38_N26
\u_RX|MEM_UART~3177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3177_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3174_combout\ & ((\u_RX|MEM_UART~3176_combout\))) # (!\u_RX|MEM_UART~3174_combout\ & (\u_RX|MEM_UART~3169_combout\)))) # (!\i_log_ADDR[4]~input_o\ & 
-- (((\u_RX|MEM_UART~3174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3169_combout\,
	datab => \u_RX|MEM_UART~3176_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3174_combout\,
	combout => \u_RX|MEM_UART~3177_combout\);

-- Location: LCCOMB_X63_Y35_N2
\u_RX|MEM_UART~1605feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1605feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1605feeder_combout\);

-- Location: FF_X63_Y35_N3
\u_RX|MEM_UART~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1605feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1605_q\);

-- Location: FF_X63_Y38_N21
\u_RX|MEM_UART~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1613_q\);

-- Location: FF_X63_Y41_N31
\u_RX|MEM_UART~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1589_q\);

-- Location: LCCOMB_X57_Y41_N26
\u_RX|MEM_UART~1597feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1597feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1597feeder_combout\);

-- Location: FF_X57_Y41_N27
\u_RX|MEM_UART~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1597feeder_combout\,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1597_q\);

-- Location: LCCOMB_X63_Y41_N30
\u_RX|MEM_UART~3182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3182_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1597_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1589_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1589_q\,
	datad => \u_RX|MEM_UART~1597_q\,
	combout => \u_RX|MEM_UART~3182_combout\);

-- Location: LCCOMB_X63_Y38_N20
\u_RX|MEM_UART~3183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3183_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3182_combout\ & ((\u_RX|MEM_UART~1613_q\))) # (!\u_RX|MEM_UART~3182_combout\ & (\u_RX|MEM_UART~1605_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1605_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1613_q\,
	datad => \u_RX|MEM_UART~3182_combout\,
	combout => \u_RX|MEM_UART~3183_combout\);

-- Location: FF_X62_Y39_N3
\u_RX|MEM_UART~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1717_q\);

-- Location: LCCOMB_X60_Y37_N22
\u_RX|MEM_UART~1733feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1733feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1733feeder_combout\);

-- Location: FF_X60_Y37_N23
\u_RX|MEM_UART~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1733feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1733_q\);

-- Location: LCCOMB_X62_Y39_N2
\u_RX|MEM_UART~3180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3180_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1733_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1717_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1717_q\,
	datad => \u_RX|MEM_UART~1733_q\,
	combout => \u_RX|MEM_UART~3180_combout\);

-- Location: FF_X62_Y41_N13
\u_RX|MEM_UART~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1741_q\);

-- Location: LCCOMB_X60_Y39_N14
\u_RX|MEM_UART~1725feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1725feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1725feeder_combout\);

-- Location: FF_X60_Y39_N15
\u_RX|MEM_UART~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1725feeder_combout\,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1725_q\);

-- Location: LCCOMB_X62_Y41_N12
\u_RX|MEM_UART~3181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3181_combout\ = (\u_RX|MEM_UART~3180_combout\ & (((\u_RX|MEM_UART~1741_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3180_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1725_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3180_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1741_q\,
	datad => \u_RX|MEM_UART~1725_q\,
	combout => \u_RX|MEM_UART~3181_combout\);

-- Location: LCCOMB_X62_Y38_N24
\u_RX|MEM_UART~3184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3184_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~3181_combout\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3183_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~3183_combout\,
	datad => \u_RX|MEM_UART~3181_combout\,
	combout => \u_RX|MEM_UART~3184_combout\);

-- Location: LCCOMB_X58_Y42_N2
\u_RX|MEM_UART~1853feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1853feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1853feeder_combout\);

-- Location: FF_X58_Y42_N3
\u_RX|MEM_UART~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1853feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1853_q\);

-- Location: FF_X62_Y37_N5
\u_RX|MEM_UART~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1845_q\);

-- Location: LCCOMB_X62_Y37_N4
\u_RX|MEM_UART~3178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3178_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1853_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1845_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1853_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1845_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3178_combout\);

-- Location: FF_X63_Y33_N17
\u_RX|MEM_UART~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1869_q\);

-- Location: LCCOMB_X63_Y33_N2
\u_RX|MEM_UART~1861feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1861feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1861feeder_combout\);

-- Location: FF_X63_Y33_N3
\u_RX|MEM_UART~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1861feeder_combout\,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1861_q\);

-- Location: LCCOMB_X63_Y33_N16
\u_RX|MEM_UART~3179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3179_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3178_combout\ & (\u_RX|MEM_UART~1869_q\)) # (!\u_RX|MEM_UART~3178_combout\ & ((\u_RX|MEM_UART~1861_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3178_combout\,
	datac => \u_RX|MEM_UART~1869_q\,
	datad => \u_RX|MEM_UART~1861_q\,
	combout => \u_RX|MEM_UART~3179_combout\);

-- Location: LCCOMB_X67_Y37_N18
\u_RX|MEM_UART~1989feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1989feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1989feeder_combout\);

-- Location: FF_X67_Y37_N19
\u_RX|MEM_UART~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1989feeder_combout\,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1989_q\);

-- Location: FF_X66_Y37_N31
\u_RX|MEM_UART~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1973_q\);

-- Location: LCCOMB_X66_Y37_N30
\u_RX|MEM_UART~3185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3185_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1989_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1973_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1989_q\,
	datac => \u_RX|MEM_UART~1973_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3185_combout\);

-- Location: FF_X62_Y38_N3
\u_RX|MEM_UART~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1997_q\);

-- Location: LCCOMB_X61_Y38_N14
\u_RX|MEM_UART~1981feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1981feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1981feeder_combout\);

-- Location: FF_X61_Y38_N15
\u_RX|MEM_UART~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1981feeder_combout\,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1981_q\);

-- Location: LCCOMB_X62_Y38_N2
\u_RX|MEM_UART~3186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3186_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3185_combout\ & (\u_RX|MEM_UART~1997_q\)) # (!\u_RX|MEM_UART~3185_combout\ & ((\u_RX|MEM_UART~1981_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3185_combout\,
	datac => \u_RX|MEM_UART~1997_q\,
	datad => \u_RX|MEM_UART~1981_q\,
	combout => \u_RX|MEM_UART~3186_combout\);

-- Location: LCCOMB_X62_Y38_N4
\u_RX|MEM_UART~3187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3187_combout\ = (\u_RX|MEM_UART~3184_combout\ & (((\u_RX|MEM_UART~3186_combout\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3184_combout\ & (\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3184_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~3179_combout\,
	datad => \u_RX|MEM_UART~3186_combout\,
	combout => \u_RX|MEM_UART~3187_combout\);

-- Location: LCCOMB_X59_Y38_N2
\u_RX|MEM_UART~1949feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1949feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1949feeder_combout\);

-- Location: FF_X59_Y38_N3
\u_RX|MEM_UART~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1949feeder_combout\,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1949_q\);

-- Location: LCCOMB_X64_Y32_N18
\u_RX|MEM_UART~1957feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1957feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1957feeder_combout\);

-- Location: FF_X64_Y32_N19
\u_RX|MEM_UART~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1957feeder_combout\,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1957_q\);

-- Location: FF_X63_Y36_N19
\u_RX|MEM_UART~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1941_q\);

-- Location: LCCOMB_X63_Y36_N18
\u_RX|MEM_UART~3195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3195_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1957_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1941_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1957_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1941_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3195_combout\);

-- Location: FF_X60_Y38_N15
\u_RX|MEM_UART~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1965_q\);

-- Location: LCCOMB_X60_Y38_N14
\u_RX|MEM_UART~3196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3196_combout\ = (\u_RX|MEM_UART~3195_combout\ & (((\u_RX|MEM_UART~1965_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3195_combout\ & (\u_RX|MEM_UART~1949_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1949_q\,
	datab => \u_RX|MEM_UART~3195_combout\,
	datac => \u_RX|MEM_UART~1965_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3196_combout\);

-- Location: LCCOMB_X59_Y43_N26
\u_RX|MEM_UART~1693feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1693feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1693feeder_combout\);

-- Location: FF_X59_Y43_N27
\u_RX|MEM_UART~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1693feeder_combout\,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1693_q\);

-- Location: FF_X60_Y42_N5
\u_RX|MEM_UART~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1709_q\);

-- Location: LCCOMB_X64_Y36_N28
\u_RX|MEM_UART~1701feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1701feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1701feeder_combout\);

-- Location: FF_X64_Y36_N29
\u_RX|MEM_UART~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1701feeder_combout\,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1701_q\);

-- Location: FF_X61_Y40_N31
\u_RX|MEM_UART~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1685_q\);

-- Location: LCCOMB_X61_Y40_N30
\u_RX|MEM_UART~3188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3188_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1701_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1685_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1701_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1685_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3188_combout\);

-- Location: LCCOMB_X60_Y42_N4
\u_RX|MEM_UART~3189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3189_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3188_combout\ & ((\u_RX|MEM_UART~1709_q\))) # (!\u_RX|MEM_UART~3188_combout\ & (\u_RX|MEM_UART~1693_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~1693_q\,
	datac => \u_RX|MEM_UART~1709_q\,
	datad => \u_RX|MEM_UART~3188_combout\,
	combout => \u_RX|MEM_UART~3189_combout\);

-- Location: LCCOMB_X56_Y33_N16
\u_RX|MEM_UART~1829feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1829feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1829feeder_combout\);

-- Location: FF_X56_Y33_N17
\u_RX|MEM_UART~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1829feeder_combout\,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1829_q\);

-- Location: FF_X56_Y37_N23
\u_RX|MEM_UART~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1837_q\);

-- Location: FF_X56_Y37_N17
\u_RX|MEM_UART~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1813_q\);

-- Location: LCCOMB_X56_Y38_N10
\u_RX|MEM_UART~1821feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1821feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1821feeder_combout\);

-- Location: FF_X56_Y38_N11
\u_RX|MEM_UART~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1821feeder_combout\,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1821_q\);

-- Location: LCCOMB_X56_Y37_N16
\u_RX|MEM_UART~3190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3190_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~1821_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1813_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1813_q\,
	datad => \u_RX|MEM_UART~1821_q\,
	combout => \u_RX|MEM_UART~3190_combout\);

-- Location: LCCOMB_X56_Y37_N22
\u_RX|MEM_UART~3191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3191_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3190_combout\ & ((\u_RX|MEM_UART~1837_q\))) # (!\u_RX|MEM_UART~3190_combout\ & (\u_RX|MEM_UART~1829_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1829_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1837_q\,
	datad => \u_RX|MEM_UART~3190_combout\,
	combout => \u_RX|MEM_UART~3191_combout\);

-- Location: LCCOMB_X55_Y35_N22
\u_RX|MEM_UART~1573feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1573feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1573feeder_combout\);

-- Location: FF_X55_Y35_N23
\u_RX|MEM_UART~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1573feeder_combout\,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1573_q\);

-- Location: FF_X55_Y41_N13
\u_RX|MEM_UART~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1557_q\);

-- Location: LCCOMB_X60_Y41_N22
\u_RX|MEM_UART~1565feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1565feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1565feeder_combout\);

-- Location: FF_X60_Y41_N23
\u_RX|MEM_UART~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1565feeder_combout\,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1565_q\);

-- Location: LCCOMB_X55_Y41_N12
\u_RX|MEM_UART~3192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3192_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1565_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1557_q\,
	datad => \u_RX|MEM_UART~1565_q\,
	combout => \u_RX|MEM_UART~3192_combout\);

-- Location: FF_X55_Y41_N27
\u_RX|MEM_UART~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1581_q\);

-- Location: LCCOMB_X55_Y41_N26
\u_RX|MEM_UART~3193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3193_combout\ = (\u_RX|MEM_UART~3192_combout\ & (((\u_RX|MEM_UART~1581_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3192_combout\ & (\u_RX|MEM_UART~1573_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1573_q\,
	datab => \u_RX|MEM_UART~3192_combout\,
	datac => \u_RX|MEM_UART~1581_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3193_combout\);

-- Location: LCCOMB_X58_Y38_N24
\u_RX|MEM_UART~3194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3194_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3191_combout\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3193_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3191_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~3193_combout\,
	combout => \u_RX|MEM_UART~3194_combout\);

-- Location: LCCOMB_X58_Y38_N14
\u_RX|MEM_UART~3197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3197_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3194_combout\ & (\u_RX|MEM_UART~3196_combout\)) # (!\u_RX|MEM_UART~3194_combout\ & ((\u_RX|MEM_UART~3189_combout\))))) # (!\i_log_ADDR[4]~input_o\ & 
-- (((\u_RX|MEM_UART~3194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3196_combout\,
	datab => \u_RX|MEM_UART~3189_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3194_combout\,
	combout => \u_RX|MEM_UART~3197_combout\);

-- Location: LCCOMB_X58_Y38_N28
\u_RX|MEM_UART~3198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3198_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3187_combout\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3197_combout\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3187_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~3197_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3198_combout\);

-- Location: LCCOMB_X50_Y41_N26
\u_RX|MEM_UART~2045feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2045feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~2045feeder_combout\);

-- Location: FF_X50_Y41_N27
\u_RX|MEM_UART~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2045feeder_combout\,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2045_q\);

-- Location: FF_X51_Y33_N5
\u_RX|MEM_UART~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2061_q\);

-- Location: FF_X51_Y33_N7
\u_RX|MEM_UART~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2037_q\);

-- Location: FF_X60_Y35_N19
\u_RX|MEM_UART~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2053_q\);

-- Location: LCCOMB_X51_Y33_N6
\u_RX|MEM_UART~3206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3206_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~2053_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2037_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~2037_q\,
	datad => \u_RX|MEM_UART~2053_q\,
	combout => \u_RX|MEM_UART~3206_combout\);

-- Location: LCCOMB_X51_Y33_N4
\u_RX|MEM_UART~3207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3207_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3206_combout\ & ((\u_RX|MEM_UART~2061_q\))) # (!\u_RX|MEM_UART~3206_combout\ & (\u_RX|MEM_UART~2045_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2045_q\,
	datac => \u_RX|MEM_UART~2061_q\,
	datad => \u_RX|MEM_UART~3206_combout\,
	combout => \u_RX|MEM_UART~3207_combout\);

-- Location: LCCOMB_X52_Y33_N30
\u_RX|MEM_UART~1925feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1925feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1925feeder_combout\);

-- Location: FF_X52_Y33_N31
\u_RX|MEM_UART~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1925feeder_combout\,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1925_q\);

-- Location: FF_X55_Y37_N7
\u_RX|MEM_UART~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1933_q\);

-- Location: LCCOMB_X54_Y37_N16
\u_RX|MEM_UART~1917feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1917feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1917feeder_combout\);

-- Location: FF_X54_Y37_N17
\u_RX|MEM_UART~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1917feeder_combout\,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1917_q\);

-- Location: FF_X55_Y37_N21
\u_RX|MEM_UART~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1909_q\);

-- Location: LCCOMB_X55_Y37_N20
\u_RX|MEM_UART~3199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3199_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1917_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1909_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1917_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1909_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3199_combout\);

-- Location: LCCOMB_X55_Y37_N6
\u_RX|MEM_UART~3200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3200_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3199_combout\ & ((\u_RX|MEM_UART~1933_q\))) # (!\u_RX|MEM_UART~3199_combout\ & (\u_RX|MEM_UART~1925_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1925_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1933_q\,
	datad => \u_RX|MEM_UART~3199_combout\,
	combout => \u_RX|MEM_UART~3200_combout\);

-- Location: FF_X55_Y35_N9
\u_RX|MEM_UART~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1669_q\);

-- Location: FF_X56_Y43_N19
\u_RX|MEM_UART~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1661_q\);

-- Location: FF_X54_Y41_N23
\u_RX|MEM_UART~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1653_q\);

-- Location: LCCOMB_X54_Y41_N22
\u_RX|MEM_UART~3203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3203_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1661_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1661_q\,
	datac => \u_RX|MEM_UART~1653_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3203_combout\);

-- Location: FF_X58_Y41_N31
\u_RX|MEM_UART~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1677_q\);

-- Location: LCCOMB_X58_Y41_N30
\u_RX|MEM_UART~3204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3204_combout\ = (\u_RX|MEM_UART~3203_combout\ & (((\u_RX|MEM_UART~1677_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3203_combout\ & (\u_RX|MEM_UART~1669_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1669_q\,
	datab => \u_RX|MEM_UART~3203_combout\,
	datac => \u_RX|MEM_UART~1677_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3204_combout\);

-- Location: FF_X59_Y40_N13
\u_RX|MEM_UART~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1781_q\);

-- Location: FF_X61_Y32_N19
\u_RX|MEM_UART~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1797_q\);

-- Location: LCCOMB_X59_Y40_N12
\u_RX|MEM_UART~3201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3201_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~1797_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1781_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1781_q\,
	datad => \u_RX|MEM_UART~1797_q\,
	combout => \u_RX|MEM_UART~3201_combout\);

-- Location: FF_X59_Y40_N31
\u_RX|MEM_UART~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1805_q\);

-- Location: FF_X58_Y43_N5
\u_RX|MEM_UART~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1789_q\);

-- Location: LCCOMB_X59_Y40_N30
\u_RX|MEM_UART~3202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3202_combout\ = (\u_RX|MEM_UART~3201_combout\ & (((\u_RX|MEM_UART~1805_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3201_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1789_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3201_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1805_q\,
	datad => \u_RX|MEM_UART~1789_q\,
	combout => \u_RX|MEM_UART~3202_combout\);

-- Location: LCCOMB_X58_Y38_N2
\u_RX|MEM_UART~3205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3205_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3202_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3204_combout\,
	datad => \u_RX|MEM_UART~3202_combout\,
	combout => \u_RX|MEM_UART~3205_combout\);

-- Location: LCCOMB_X58_Y38_N8
\u_RX|MEM_UART~3208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3208_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3205_combout\ & (\u_RX|MEM_UART~3207_combout\)) # (!\u_RX|MEM_UART~3205_combout\ & ((\u_RX|MEM_UART~3200_combout\))))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~3205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3207_combout\,
	datab => \u_RX|MEM_UART~3200_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~3205_combout\,
	combout => \u_RX|MEM_UART~3208_combout\);

-- Location: LCCOMB_X58_Y38_N10
\u_RX|MEM_UART~3209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3209_combout\ = (\u_RX|MEM_UART~3198_combout\ & (((\u_RX|MEM_UART~3208_combout\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~3198_combout\ & (\u_RX|MEM_UART~3177_combout\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3177_combout\,
	datab => \u_RX|MEM_UART~3198_combout\,
	datac => \u_RX|MEM_UART~3208_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3209_combout\);

-- Location: LCCOMB_X47_Y39_N6
\u_RX|MEM_UART~1237feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1237feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1237feeder_combout\);

-- Location: FF_X47_Y39_N7
\u_RX|MEM_UART~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1237feeder_combout\,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1237_q\);

-- Location: FF_X51_Y40_N9
\u_RX|MEM_UART~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1493_q\);

-- Location: LCCOMB_X54_Y35_N22
\u_RX|MEM_UART~1365feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1365feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1365feeder_combout\);

-- Location: FF_X54_Y35_N23
\u_RX|MEM_UART~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1365feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1365_q\);

-- Location: FF_X52_Y36_N19
\u_RX|MEM_UART~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1109_q\);

-- Location: LCCOMB_X52_Y36_N18
\u_RX|MEM_UART~3105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3105_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1365_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1109_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1365_q\,
	datac => \u_RX|MEM_UART~1109_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3105_combout\);

-- Location: LCCOMB_X51_Y40_N8
\u_RX|MEM_UART~3106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3106_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3105_combout\ & ((\u_RX|MEM_UART~1493_q\))) # (!\u_RX|MEM_UART~3105_combout\ & (\u_RX|MEM_UART~1237_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1237_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1493_q\,
	datad => \u_RX|MEM_UART~3105_combout\,
	combout => \u_RX|MEM_UART~3106_combout\);

-- Location: LCCOMB_X62_Y40_N14
\u_RX|MEM_UART~1173feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1173feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1173feeder_combout\);

-- Location: FF_X62_Y40_N15
\u_RX|MEM_UART~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1173feeder_combout\,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1173_q\);

-- Location: FF_X62_Y40_N9
\u_RX|MEM_UART~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1045_q\);

-- Location: LCCOMB_X63_Y37_N28
\u_RX|MEM_UART~1301feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1301feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1301feeder_combout\);

-- Location: FF_X63_Y37_N29
\u_RX|MEM_UART~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1301feeder_combout\,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1301_q\);

-- Location: LCCOMB_X62_Y40_N8
\u_RX|MEM_UART~3107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3107_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~1301_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1045_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1045_q\,
	datad => \u_RX|MEM_UART~1301_q\,
	combout => \u_RX|MEM_UART~3107_combout\);

-- Location: FF_X66_Y36_N15
\u_RX|MEM_UART~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1429_q\);

-- Location: LCCOMB_X66_Y36_N14
\u_RX|MEM_UART~3108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3108_combout\ = (\u_RX|MEM_UART~3107_combout\ & (((\u_RX|MEM_UART~1429_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3107_combout\ & (\u_RX|MEM_UART~1173_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1173_q\,
	datab => \u_RX|MEM_UART~3107_combout\,
	datac => \u_RX|MEM_UART~1429_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3108_combout\);

-- Location: LCCOMB_X54_Y39_N6
\u_RX|MEM_UART~3109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3109_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3106_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3108_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3106_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~3108_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3109_combout\);

-- Location: FF_X63_Y42_N17
\u_RX|MEM_UART~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1077_q\);

-- Location: LCCOMB_X62_Y39_N8
\u_RX|MEM_UART~1205feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1205feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1205feeder_combout\);

-- Location: FF_X62_Y39_N9
\u_RX|MEM_UART~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1205feeder_combout\,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1205_q\);

-- Location: LCCOMB_X63_Y42_N16
\u_RX|MEM_UART~3103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3103_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1205_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1077_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1077_q\,
	datad => \u_RX|MEM_UART~1205_q\,
	combout => \u_RX|MEM_UART~3103_combout\);

-- Location: FF_X64_Y35_N1
\u_RX|MEM_UART~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1461_q\);

-- Location: LCCOMB_X63_Y38_N2
\u_RX|MEM_UART~1333feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1333feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1333feeder_combout\);

-- Location: FF_X63_Y38_N3
\u_RX|MEM_UART~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1333feeder_combout\,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1333_q\);

-- Location: LCCOMB_X64_Y35_N0
\u_RX|MEM_UART~3104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3104_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3103_combout\ & (\u_RX|MEM_UART~1461_q\)) # (!\u_RX|MEM_UART~3103_combout\ & ((\u_RX|MEM_UART~1333_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3103_combout\,
	datac => \u_RX|MEM_UART~1461_q\,
	datad => \u_RX|MEM_UART~1333_q\,
	combout => \u_RX|MEM_UART~3104_combout\);

-- Location: LCCOMB_X55_Y33_N28
\u_RX|MEM_UART~1397feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1397feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1397feeder_combout\);

-- Location: FF_X55_Y33_N29
\u_RX|MEM_UART~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1397feeder_combout\,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1397_q\);

-- Location: FF_X55_Y33_N3
\u_RX|MEM_UART~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1525_q\);

-- Location: FF_X55_Y39_N9
\u_RX|MEM_UART~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1141_q\);

-- Location: LCCOMB_X56_Y39_N4
\u_RX|MEM_UART~1269feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1269feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1269feeder_combout\);

-- Location: FF_X56_Y39_N5
\u_RX|MEM_UART~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1269feeder_combout\,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1269_q\);

-- Location: LCCOMB_X55_Y39_N8
\u_RX|MEM_UART~3110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3110_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1269_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1141_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1141_q\,
	datad => \u_RX|MEM_UART~1269_q\,
	combout => \u_RX|MEM_UART~3110_combout\);

-- Location: LCCOMB_X55_Y33_N2
\u_RX|MEM_UART~3111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3111_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3110_combout\ & ((\u_RX|MEM_UART~1525_q\))) # (!\u_RX|MEM_UART~3110_combout\ & (\u_RX|MEM_UART~1397_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1397_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1525_q\,
	datad => \u_RX|MEM_UART~3110_combout\,
	combout => \u_RX|MEM_UART~3111_combout\);

-- Location: LCCOMB_X51_Y36_N26
\u_RX|MEM_UART~3112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3112_combout\ = (\u_RX|MEM_UART~3109_combout\ & (((\u_RX|MEM_UART~3111_combout\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3109_combout\ & (\u_RX|MEM_UART~3104_combout\ & (\i_log_ADDR[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3109_combout\,
	datab => \u_RX|MEM_UART~3104_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3111_combout\,
	combout => \u_RX|MEM_UART~3112_combout\);

-- Location: LCCOMB_X57_Y40_N22
\u_RX|MEM_UART~1181feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1181feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1181feeder_combout\);

-- Location: FF_X57_Y40_N23
\u_RX|MEM_UART~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1181feeder_combout\,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1181_q\);

-- Location: FF_X67_Y36_N9
\u_RX|MEM_UART~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1437_q\);

-- Location: LCCOMB_X60_Y43_N20
\u_RX|MEM_UART~1309feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1309feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1309feeder_combout\);

-- Location: FF_X60_Y43_N21
\u_RX|MEM_UART~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1309feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1309_q\);

-- Location: FF_X61_Y42_N5
\u_RX|MEM_UART~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1053_q\);

-- Location: LCCOMB_X61_Y42_N4
\u_RX|MEM_UART~3097\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3097_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1309_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~1053_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1309_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1053_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3097_combout\);

-- Location: LCCOMB_X67_Y36_N8
\u_RX|MEM_UART~3098\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3098_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3097_combout\ & ((\u_RX|MEM_UART~1437_q\))) # (!\u_RX|MEM_UART~3097_combout\ & (\u_RX|MEM_UART~1181_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1181_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1437_q\,
	datad => \u_RX|MEM_UART~3097_combout\,
	combout => \u_RX|MEM_UART~3098_combout\);

-- Location: LCCOMB_X59_Y41_N18
\u_RX|MEM_UART~1341feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1341feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1341feeder_combout\);

-- Location: FF_X59_Y41_N19
\u_RX|MEM_UART~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1341feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1341_q\);

-- Location: FF_X64_Y38_N13
\u_RX|MEM_UART~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1469_q\);

-- Location: LCCOMB_X60_Y39_N8
\u_RX|MEM_UART~1213feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1213feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1213feeder_combout\);

-- Location: FF_X60_Y39_N9
\u_RX|MEM_UART~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1213feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1213_q\);

-- Location: FF_X61_Y42_N15
\u_RX|MEM_UART~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1085_q\);

-- Location: LCCOMB_X61_Y42_N14
\u_RX|MEM_UART~3095\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3095_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1213_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1085_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1213_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1085_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3095_combout\);

-- Location: LCCOMB_X64_Y38_N12
\u_RX|MEM_UART~3096\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3096_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3095_combout\ & ((\u_RX|MEM_UART~1469_q\))) # (!\u_RX|MEM_UART~3095_combout\ & (\u_RX|MEM_UART~1341_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1341_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1469_q\,
	datad => \u_RX|MEM_UART~3095_combout\,
	combout => \u_RX|MEM_UART~3096_combout\);

-- Location: LCCOMB_X51_Y38_N28
\u_RX|MEM_UART~3099\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3099_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3096_combout\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3098_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3096_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3099_combout\);

-- Location: FF_X55_Y43_N13
\u_RX|MEM_UART~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1149_q\);

-- Location: LCCOMB_X57_Y43_N8
\u_RX|MEM_UART~1277feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1277feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1277feeder_combout\);

-- Location: FF_X57_Y43_N9
\u_RX|MEM_UART~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1277feeder_combout\,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1277_q\);

-- Location: LCCOMB_X55_Y43_N12
\u_RX|MEM_UART~3100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3100_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1277_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1149_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1149_q\,
	datad => \u_RX|MEM_UART~1277_q\,
	combout => \u_RX|MEM_UART~3100_combout\);

-- Location: FF_X50_Y40_N9
\u_RX|MEM_UART~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1533_q\);

-- Location: LCCOMB_X54_Y33_N18
\u_RX|MEM_UART~1405feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1405feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1405feeder_combout\);

-- Location: FF_X54_Y33_N19
\u_RX|MEM_UART~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1405feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1405_q\);

-- Location: LCCOMB_X50_Y40_N8
\u_RX|MEM_UART~3101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3101_combout\ = (\u_RX|MEM_UART~3100_combout\ & (((\u_RX|MEM_UART~1533_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3100_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1405_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3100_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1533_q\,
	datad => \u_RX|MEM_UART~1405_q\,
	combout => \u_RX|MEM_UART~3101_combout\);

-- Location: LCCOMB_X60_Y37_N20
\u_RX|MEM_UART~1373feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1373feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1373feeder_combout\);

-- Location: FF_X60_Y37_N21
\u_RX|MEM_UART~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1373feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1373_q\);

-- Location: FF_X55_Y43_N27
\u_RX|MEM_UART~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1117_q\);

-- Location: LCCOMB_X55_Y43_N26
\u_RX|MEM_UART~3093\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3093_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1373_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~1117_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1373_q\,
	datac => \u_RX|MEM_UART~1117_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3093_combout\);

-- Location: FF_X51_Y40_N23
\u_RX|MEM_UART~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1501_q\);

-- Location: LCCOMB_X56_Y40_N0
\u_RX|MEM_UART~1245feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1245feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1245feeder_combout\);

-- Location: FF_X56_Y40_N1
\u_RX|MEM_UART~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1245feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1245_q\);

-- Location: LCCOMB_X51_Y40_N22
\u_RX|MEM_UART~3094\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3094_combout\ = (\u_RX|MEM_UART~3093_combout\ & (((\u_RX|MEM_UART~1501_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3093_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1245_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3093_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1501_q\,
	datad => \u_RX|MEM_UART~1245_q\,
	combout => \u_RX|MEM_UART~3094_combout\);

-- Location: LCCOMB_X51_Y37_N18
\u_RX|MEM_UART~3102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3102_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3099_combout\ & (\u_RX|MEM_UART~3101_combout\)) # (!\u_RX|MEM_UART~3099_combout\ & ((\u_RX|MEM_UART~3094_combout\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3099_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3099_combout\,
	datac => \u_RX|MEM_UART~3101_combout\,
	datad => \u_RX|MEM_UART~3094_combout\,
	combout => \u_RX|MEM_UART~3102_combout\);

-- Location: LCCOMB_X51_Y37_N24
\u_RX|MEM_UART~3113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3113_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3102_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3112_combout\,
	datab => \u_RX|MEM_UART~3102_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3113_combout\);

-- Location: FF_X55_Y42_N25
\u_RX|MEM_UART~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1133_q\);

-- Location: LCCOMB_X52_Y40_N8
\u_RX|MEM_UART~1389feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1389feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1389feeder_combout\);

-- Location: FF_X52_Y40_N9
\u_RX|MEM_UART~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1389feeder_combout\,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1389_q\);

-- Location: LCCOMB_X55_Y42_N24
\u_RX|MEM_UART~3114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3114_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1389_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1133_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1133_q\,
	datad => \u_RX|MEM_UART~1389_q\,
	combout => \u_RX|MEM_UART~3114_combout\);

-- Location: FF_X55_Y40_N15
\u_RX|MEM_UART~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1517_q\);

-- Location: LCCOMB_X55_Y42_N14
\u_RX|MEM_UART~1261feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1261feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1261feeder_combout\);

-- Location: FF_X55_Y42_N15
\u_RX|MEM_UART~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1261feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1261_q\);

-- Location: LCCOMB_X55_Y40_N14
\u_RX|MEM_UART~3115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3115_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3114_combout\ & (\u_RX|MEM_UART~1517_q\)) # (!\u_RX|MEM_UART~3114_combout\ & ((\u_RX|MEM_UART~1261_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3114_combout\,
	datac => \u_RX|MEM_UART~1517_q\,
	datad => \u_RX|MEM_UART~1261_q\,
	combout => \u_RX|MEM_UART~3115_combout\);

-- Location: LCCOMB_X66_Y38_N24
\u_RX|MEM_UART~1357feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1357feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1357feeder_combout\);

-- Location: FF_X66_Y38_N25
\u_RX|MEM_UART~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1357feeder_combout\,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1357_q\);

-- Location: FF_X64_Y38_N27
\u_RX|MEM_UART~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1485_q\);

-- Location: LCCOMB_X63_Y39_N24
\u_RX|MEM_UART~1229feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1229feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1229feeder_combout\);

-- Location: FF_X63_Y39_N25
\u_RX|MEM_UART~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1229feeder_combout\,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1229_q\);

-- Location: FF_X63_Y39_N19
\u_RX|MEM_UART~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1101_q\);

-- Location: LCCOMB_X63_Y39_N18
\u_RX|MEM_UART~3116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3116_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1229_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1229_q\,
	datac => \u_RX|MEM_UART~1101_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3116_combout\);

-- Location: LCCOMB_X64_Y38_N26
\u_RX|MEM_UART~3117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3117_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3116_combout\ & ((\u_RX|MEM_UART~1485_q\))) # (!\u_RX|MEM_UART~3116_combout\ & (\u_RX|MEM_UART~1357_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1357_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1485_q\,
	datad => \u_RX|MEM_UART~3116_combout\,
	combout => \u_RX|MEM_UART~3117_combout\);

-- Location: FF_X64_Y40_N19
\u_RX|MEM_UART~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1197_q\);

-- Location: FF_X65_Y40_N1
\u_RX|MEM_UART~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1453_q\);

-- Location: LCCOMB_X62_Y41_N22
\u_RX|MEM_UART~1325feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1325feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1325feeder_combout\);

-- Location: FF_X62_Y41_N23
\u_RX|MEM_UART~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1325feeder_combout\,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1325_q\);

-- Location: FF_X64_Y40_N25
\u_RX|MEM_UART~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1069_q\);

-- Location: LCCOMB_X64_Y40_N24
\u_RX|MEM_UART~3118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3118_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1325_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~1069_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1325_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1069_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3118_combout\);

-- Location: LCCOMB_X65_Y40_N0
\u_RX|MEM_UART~3119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3119_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3118_combout\ & ((\u_RX|MEM_UART~1453_q\))) # (!\u_RX|MEM_UART~3118_combout\ & (\u_RX|MEM_UART~1197_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1197_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1453_q\,
	datad => \u_RX|MEM_UART~3118_combout\,
	combout => \u_RX|MEM_UART~3119_combout\);

-- Location: LCCOMB_X65_Y40_N22
\u_RX|MEM_UART~3120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3120_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3117_combout\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~3117_combout\,
	datad => \u_RX|MEM_UART~3119_combout\,
	combout => \u_RX|MEM_UART~3120_combout\);

-- Location: LCCOMB_X59_Y36_N0
\u_RX|MEM_UART~1549feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1549feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1549feeder_combout\);

-- Location: FF_X59_Y36_N1
\u_RX|MEM_UART~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1549feeder_combout\,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1549_q\);

-- Location: LCCOMB_X58_Y40_N26
\u_RX|MEM_UART~1293feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1293feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1293feeder_combout\);

-- Location: FF_X58_Y40_N27
\u_RX|MEM_UART~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1293feeder_combout\,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1293_q\);

-- Location: FF_X59_Y39_N17
\u_RX|MEM_UART~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1165_q\);

-- Location: LCCOMB_X59_Y39_N16
\u_RX|MEM_UART~3121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3121_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1293_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1165_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1293_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1165_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3121_combout\);

-- Location: LCCOMB_X54_Y33_N4
\u_RX|MEM_UART~1421feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1421feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1421feeder_combout\);

-- Location: FF_X54_Y33_N5
\u_RX|MEM_UART~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1421feeder_combout\,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1421_q\);

-- Location: LCCOMB_X57_Y36_N12
\u_RX|MEM_UART~3122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3122_combout\ = (\u_RX|MEM_UART~3121_combout\ & ((\u_RX|MEM_UART~1549_q\) # ((!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3121_combout\ & (((\u_RX|MEM_UART~1421_q\ & \i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1549_q\,
	datab => \u_RX|MEM_UART~3121_combout\,
	datac => \u_RX|MEM_UART~1421_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3122_combout\);

-- Location: LCCOMB_X59_Y36_N30
\u_RX|MEM_UART~3123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3123_combout\ = (\u_RX|MEM_UART~3120_combout\ & (((\u_RX|MEM_UART~3122_combout\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~3120_combout\ & (\u_RX|MEM_UART~3115_combout\ & (\i_log_ADDR[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3115_combout\,
	datab => \u_RX|MEM_UART~3120_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3122_combout\,
	combout => \u_RX|MEM_UART~3123_combout\);

-- Location: LCCOMB_X57_Y33_N14
\u_RX|MEM_UART~1253feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1253feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1253feeder_combout\);

-- Location: FF_X57_Y33_N15
\u_RX|MEM_UART~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1253feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1253_q\);

-- Location: FF_X58_Y33_N25
\u_RX|MEM_UART~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1509_q\);

-- Location: FF_X57_Y37_N31
\u_RX|MEM_UART~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1125_q\);

-- Location: LCCOMB_X58_Y36_N8
\u_RX|MEM_UART~1381feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1381feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1381feeder_combout\);

-- Location: FF_X58_Y36_N9
\u_RX|MEM_UART~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1381feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1381_q\);

-- Location: LCCOMB_X57_Y37_N30
\u_RX|MEM_UART~3085\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3085_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1381_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1125_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1125_q\,
	datad => \u_RX|MEM_UART~1381_q\,
	combout => \u_RX|MEM_UART~3085_combout\);

-- Location: LCCOMB_X58_Y33_N24
\u_RX|MEM_UART~3086\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3086_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3085_combout\ & ((\u_RX|MEM_UART~1509_q\))) # (!\u_RX|MEM_UART~3085_combout\ & (\u_RX|MEM_UART~1253_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1253_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1509_q\,
	datad => \u_RX|MEM_UART~3085_combout\,
	combout => \u_RX|MEM_UART~3086_combout\);

-- Location: LCCOMB_X64_Y33_N0
\u_RX|MEM_UART~1189feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1189feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1189feeder_combout\);

-- Location: FF_X64_Y33_N1
\u_RX|MEM_UART~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1189feeder_combout\,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1189_q\);

-- Location: FF_X64_Y33_N7
\u_RX|MEM_UART~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1061_q\);

-- Location: LCCOMB_X58_Y36_N18
\u_RX|MEM_UART~1317feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1317feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1317feeder_combout\);

-- Location: FF_X58_Y36_N19
\u_RX|MEM_UART~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1317feeder_combout\,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1317_q\);

-- Location: LCCOMB_X64_Y33_N6
\u_RX|MEM_UART~3087\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3087_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1317_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1061_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1061_q\,
	datad => \u_RX|MEM_UART~1317_q\,
	combout => \u_RX|MEM_UART~3087_combout\);

-- Location: FF_X66_Y36_N1
\u_RX|MEM_UART~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1445_q\);

-- Location: LCCOMB_X66_Y36_N0
\u_RX|MEM_UART~3088\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3088_combout\ = (\u_RX|MEM_UART~3087_combout\ & (((\u_RX|MEM_UART~1445_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3087_combout\ & (\u_RX|MEM_UART~1189_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1189_q\,
	datab => \u_RX|MEM_UART~3087_combout\,
	datac => \u_RX|MEM_UART~1445_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3088_combout\);

-- Location: LCCOMB_X58_Y35_N2
\u_RX|MEM_UART~3089\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3089_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3086_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3088_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3086_combout\,
	datab => \u_RX|MEM_UART~3088_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3089_combout\);

-- Location: LCCOMB_X56_Y31_N12
\u_RX|MEM_UART~1413feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1413feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1413feeder_combout\);

-- Location: FF_X56_Y31_N13
\u_RX|MEM_UART~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1413feeder_combout\,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1413_q\);

-- Location: FF_X61_Y35_N13
\u_RX|MEM_UART~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1541_q\);

-- Location: FF_X61_Y35_N31
\u_RX|MEM_UART~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1157_q\);

-- Location: LCCOMB_X62_Y32_N12
\u_RX|MEM_UART~1285feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1285feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1285feeder_combout\);

-- Location: FF_X62_Y32_N13
\u_RX|MEM_UART~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1285feeder_combout\,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1285_q\);

-- Location: LCCOMB_X61_Y35_N30
\u_RX|MEM_UART~3090\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3090_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1285_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1157_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1157_q\,
	datad => \u_RX|MEM_UART~1285_q\,
	combout => \u_RX|MEM_UART~3090_combout\);

-- Location: LCCOMB_X61_Y35_N12
\u_RX|MEM_UART~3091\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3091_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3090_combout\ & ((\u_RX|MEM_UART~1541_q\))) # (!\u_RX|MEM_UART~3090_combout\ & (\u_RX|MEM_UART~1413_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1413_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1541_q\,
	datad => \u_RX|MEM_UART~3090_combout\,
	combout => \u_RX|MEM_UART~3091_combout\);

-- Location: FF_X62_Y35_N19
\u_RX|MEM_UART~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1093_q\);

-- Location: LCCOMB_X62_Y35_N0
\u_RX|MEM_UART~1221feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1221feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1221feeder_combout\);

-- Location: FF_X62_Y35_N1
\u_RX|MEM_UART~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1221feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1221_q\);

-- Location: LCCOMB_X62_Y35_N18
\u_RX|MEM_UART~3083\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3083_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1221_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1093_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1093_q\,
	datad => \u_RX|MEM_UART~1221_q\,
	combout => \u_RX|MEM_UART~3083_combout\);

-- Location: LCCOMB_X65_Y38_N8
\u_RX|MEM_UART~1349feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1349feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~1349feeder_combout\);

-- Location: FF_X65_Y38_N9
\u_RX|MEM_UART~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1349feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1349_q\);

-- Location: FF_X66_Y34_N9
\u_RX|MEM_UART~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1477_q\);

-- Location: LCCOMB_X66_Y34_N8
\u_RX|MEM_UART~3084\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3084_combout\ = (\u_RX|MEM_UART~3083_combout\ & (((\u_RX|MEM_UART~1477_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3083_combout\ & (\u_RX|MEM_UART~1349_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3083_combout\,
	datab => \u_RX|MEM_UART~1349_q\,
	datac => \u_RX|MEM_UART~1477_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3084_combout\);

-- Location: LCCOMB_X59_Y35_N22
\u_RX|MEM_UART~3092\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3092_combout\ = (\u_RX|MEM_UART~3089_combout\ & ((\u_RX|MEM_UART~3091_combout\) # ((!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3089_combout\ & (((\i_log_ADDR[2]~input_o\ & \u_RX|MEM_UART~3084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3089_combout\,
	datab => \u_RX|MEM_UART~3091_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3084_combout\,
	combout => \u_RX|MEM_UART~3092_combout\);

-- Location: LCCOMB_X58_Y35_N16
\u_RX|MEM_UART~3124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3124_combout\ = (\u_RX|MEM_UART~3113_combout\ & (((\u_RX|MEM_UART~3123_combout\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~3113_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3113_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3123_combout\,
	datad => \u_RX|MEM_UART~3092_combout\,
	combout => \u_RX|MEM_UART~3124_combout\);

-- Location: LCCOMB_X60_Y40_N28
\u_RX|MEM_UART~269feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~269feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~269feeder_combout\);

-- Location: FF_X60_Y40_N29
\u_RX|MEM_UART~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~269feeder_combout\,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~269_q\);

-- Location: FF_X65_Y39_N23
\u_RX|MEM_UART~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~141_q\);

-- Location: LCCOMB_X65_Y39_N22
\u_RX|MEM_UART~3163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3163_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~269_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~141_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~269_q\,
	datac => \u_RX|MEM_UART~141_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3163_combout\);

-- Location: FF_X64_Y35_N13
\u_RX|MEM_UART~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~525_q\);

-- Location: LCCOMB_X55_Y34_N8
\u_RX|MEM_UART~397feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~397feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~397feeder_combout\);

-- Location: FF_X55_Y34_N9
\u_RX|MEM_UART~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~397feeder_combout\,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~397_q\);

-- Location: LCCOMB_X64_Y35_N12
\u_RX|MEM_UART~3164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3164_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3163_combout\ & (\u_RX|MEM_UART~525_q\)) # (!\u_RX|MEM_UART~3163_combout\ & ((\u_RX|MEM_UART~397_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3163_combout\,
	datac => \u_RX|MEM_UART~525_q\,
	datad => \u_RX|MEM_UART~397_q\,
	combout => \u_RX|MEM_UART~3164_combout\);

-- Location: FF_X58_Y37_N17
\u_RX|MEM_UART~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~301_q\);

-- Location: FF_X65_Y36_N15
\u_RX|MEM_UART~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~45_q\);

-- Location: LCCOMB_X65_Y36_N14
\u_RX|MEM_UART~3160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3160_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~301_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~45_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~301_q\,
	datac => \u_RX|MEM_UART~45_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3160_combout\);

-- Location: FF_X61_Y36_N25
\u_RX|MEM_UART~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~429_q\);

-- Location: LCCOMB_X60_Y40_N10
\u_RX|MEM_UART~173feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~173feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~173feeder_combout\);

-- Location: FF_X60_Y40_N11
\u_RX|MEM_UART~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~173feeder_combout\,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~173_q\);

-- Location: LCCOMB_X61_Y36_N24
\u_RX|MEM_UART~3161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3161_combout\ = (\u_RX|MEM_UART~3160_combout\ & (((\u_RX|MEM_UART~429_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3160_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3160_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~429_q\,
	datad => \u_RX|MEM_UART~173_q\,
	combout => \u_RX|MEM_UART~3161_combout\);

-- Location: LCCOMB_X66_Y39_N18
\u_RX|MEM_UART~205feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~205feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~205feeder_combout\);

-- Location: FF_X66_Y39_N19
\u_RX|MEM_UART~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~205feeder_combout\,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~205_q\);

-- Location: FF_X65_Y36_N21
\u_RX|MEM_UART~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~77_q\);

-- Location: LCCOMB_X65_Y36_N20
\u_RX|MEM_UART~3158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3158_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~205_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~77_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~205_q\,
	datac => \u_RX|MEM_UART~77_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3158_combout\);

-- Location: FF_X61_Y37_N5
\u_RX|MEM_UART~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~461_q\);

-- Location: LCCOMB_X65_Y37_N2
\u_RX|MEM_UART~333feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~333feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~333feeder_combout\);

-- Location: FF_X65_Y37_N3
\u_RX|MEM_UART~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~333feeder_combout\,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~333_q\);

-- Location: LCCOMB_X61_Y37_N4
\u_RX|MEM_UART~3159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3159_combout\ = (\u_RX|MEM_UART~3158_combout\ & (((\u_RX|MEM_UART~461_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3158_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~333_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3158_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~461_q\,
	datad => \u_RX|MEM_UART~333_q\,
	combout => \u_RX|MEM_UART~3159_combout\);

-- Location: LCCOMB_X64_Y35_N22
\u_RX|MEM_UART~3162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3162_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\) # (\u_RX|MEM_UART~3159_combout\)))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3161_combout\ & (!\i_log_ADDR[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3161_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3159_combout\,
	combout => \u_RX|MEM_UART~3162_combout\);

-- Location: LCCOMB_X52_Y39_N14
\u_RX|MEM_UART~237feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~237feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~237feeder_combout\);

-- Location: FF_X52_Y39_N15
\u_RX|MEM_UART~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~237feeder_combout\,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~237_q\);

-- Location: FF_X50_Y39_N23
\u_RX|MEM_UART~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~493_q\);

-- Location: LCCOMB_X52_Y40_N6
\u_RX|MEM_UART~365feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~365feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~365feeder_combout\);

-- Location: FF_X52_Y40_N7
\u_RX|MEM_UART~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~365feeder_combout\,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~365_q\);

-- Location: FF_X50_Y39_N29
\u_RX|MEM_UART~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~109_q\);

-- Location: LCCOMB_X50_Y39_N28
\u_RX|MEM_UART~3156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3156_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~365_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~109_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~365_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~109_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3156_combout\);

-- Location: LCCOMB_X50_Y39_N22
\u_RX|MEM_UART~3157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3157_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3156_combout\ & ((\u_RX|MEM_UART~493_q\))) # (!\u_RX|MEM_UART~3156_combout\ & (\u_RX|MEM_UART~237_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~237_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~493_q\,
	datad => \u_RX|MEM_UART~3156_combout\,
	combout => \u_RX|MEM_UART~3157_combout\);

-- Location: LCCOMB_X64_Y35_N18
\u_RX|MEM_UART~3165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3165_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3162_combout\ & (\u_RX|MEM_UART~3164_combout\)) # (!\u_RX|MEM_UART~3162_combout\ & ((\u_RX|MEM_UART~3157_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~3162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3164_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3162_combout\,
	datad => \u_RX|MEM_UART~3157_combout\,
	combout => \u_RX|MEM_UART~3165_combout\);

-- Location: LCCOMB_X59_Y41_N24
\u_RX|MEM_UART~317feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~317feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~317feeder_combout\);

-- Location: FF_X59_Y41_N25
\u_RX|MEM_UART~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~317feeder_combout\,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~317_q\);

-- Location: FF_X61_Y38_N5
\u_RX|MEM_UART~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~445_q\);

-- Location: FF_X65_Y42_N21
\u_RX|MEM_UART~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~61_q\);

-- Location: LCCOMB_X66_Y41_N0
\u_RX|MEM_UART~189feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~189feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~189feeder_combout\);

-- Location: FF_X66_Y41_N1
\u_RX|MEM_UART~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~189feeder_combout\,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~189_q\);

-- Location: LCCOMB_X65_Y42_N20
\u_RX|MEM_UART~3127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3127_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~189_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~61_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~61_q\,
	datad => \u_RX|MEM_UART~189_q\,
	combout => \u_RX|MEM_UART~3127_combout\);

-- Location: LCCOMB_X61_Y38_N4
\u_RX|MEM_UART~3128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3128_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3127_combout\ & ((\u_RX|MEM_UART~445_q\))) # (!\u_RX|MEM_UART~3127_combout\ & (\u_RX|MEM_UART~317_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~317_q\,
	datac => \u_RX|MEM_UART~445_q\,
	datad => \u_RX|MEM_UART~3127_combout\,
	combout => \u_RX|MEM_UART~3128_combout\);

-- Location: FF_X60_Y41_N5
\u_RX|MEM_UART~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~29_q\);

-- Location: LCCOMB_X59_Y37_N6
\u_RX|MEM_UART~285feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~285feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~285feeder_combout\);

-- Location: FF_X59_Y37_N7
\u_RX|MEM_UART~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~285feeder_combout\,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~285_q\);

-- Location: LCCOMB_X60_Y41_N4
\u_RX|MEM_UART~3129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3129_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~285_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~29_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~29_q\,
	datad => \u_RX|MEM_UART~285_q\,
	combout => \u_RX|MEM_UART~3129_combout\);

-- Location: FF_X59_Y38_N9
\u_RX|MEM_UART~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~413_q\);

-- Location: LCCOMB_X57_Y40_N8
\u_RX|MEM_UART~157feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~157feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~157feeder_combout\);

-- Location: FF_X57_Y40_N9
\u_RX|MEM_UART~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~157feeder_combout\,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~157_q\);

-- Location: LCCOMB_X59_Y38_N8
\u_RX|MEM_UART~3130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3130_combout\ = (\u_RX|MEM_UART~3129_combout\ & (((\u_RX|MEM_UART~413_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3129_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~157_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3129_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~413_q\,
	datad => \u_RX|MEM_UART~157_q\,
	combout => \u_RX|MEM_UART~3130_combout\);

-- Location: LCCOMB_X58_Y35_N22
\u_RX|MEM_UART~3131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3131_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3128_combout\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3130_combout\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3128_combout\,
	datab => \u_RX|MEM_UART~3130_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3131_combout\);

-- Location: LCCOMB_X54_Y37_N2
\u_RX|MEM_UART~381feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~381feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~381feeder_combout\);

-- Location: FF_X54_Y37_N3
\u_RX|MEM_UART~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~381feeder_combout\,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~381_q\);

-- Location: FF_X49_Y40_N19
\u_RX|MEM_UART~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~509_q\);

-- Location: FF_X56_Y43_N13
\u_RX|MEM_UART~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~125_q\);

-- Location: LCCOMB_X61_Y43_N18
\u_RX|MEM_UART~253feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~253feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~253feeder_combout\);

-- Location: FF_X61_Y43_N19
\u_RX|MEM_UART~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~253feeder_combout\,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~253_q\);

-- Location: LCCOMB_X56_Y43_N12
\u_RX|MEM_UART~3132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3132_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~253_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~125_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~125_q\,
	datad => \u_RX|MEM_UART~253_q\,
	combout => \u_RX|MEM_UART~3132_combout\);

-- Location: LCCOMB_X49_Y40_N18
\u_RX|MEM_UART~3133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3133_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3132_combout\ & ((\u_RX|MEM_UART~509_q\))) # (!\u_RX|MEM_UART~3132_combout\ & (\u_RX|MEM_UART~381_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~381_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~509_q\,
	datad => \u_RX|MEM_UART~3132_combout\,
	combout => \u_RX|MEM_UART~3133_combout\);

-- Location: LCCOMB_X55_Y40_N16
\u_RX|MEM_UART~221feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~221feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~221feeder_combout\);

-- Location: FF_X55_Y40_N17
\u_RX|MEM_UART~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~221feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~221_q\);

-- Location: FF_X51_Y42_N29
\u_RX|MEM_UART~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~477_q\);

-- Location: FF_X51_Y42_N3
\u_RX|MEM_UART~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~93_q\);

-- Location: LCCOMB_X52_Y37_N16
\u_RX|MEM_UART~349feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~349feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~349feeder_combout\);

-- Location: FF_X52_Y37_N17
\u_RX|MEM_UART~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~349feeder_combout\,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~349_q\);

-- Location: LCCOMB_X51_Y42_N2
\u_RX|MEM_UART~3125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3125_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~349_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~93_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~93_q\,
	datad => \u_RX|MEM_UART~349_q\,
	combout => \u_RX|MEM_UART~3125_combout\);

-- Location: LCCOMB_X51_Y42_N28
\u_RX|MEM_UART~3126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3126_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3125_combout\ & ((\u_RX|MEM_UART~477_q\))) # (!\u_RX|MEM_UART~3125_combout\ & (\u_RX|MEM_UART~221_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~221_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~477_q\,
	datad => \u_RX|MEM_UART~3125_combout\,
	combout => \u_RX|MEM_UART~3126_combout\);

-- Location: LCCOMB_X58_Y35_N28
\u_RX|MEM_UART~3134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3134_combout\ = (\u_RX|MEM_UART~3131_combout\ & ((\u_RX|MEM_UART~3133_combout\) # ((!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~3131_combout\ & (((\u_RX|MEM_UART~3126_combout\ & \i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3131_combout\,
	datab => \u_RX|MEM_UART~3133_combout\,
	datac => \u_RX|MEM_UART~3126_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3134_combout\);

-- Location: LCCOMB_X61_Y40_N4
\u_RX|MEM_UART~149feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~149feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~149feeder_combout\);

-- Location: FF_X61_Y40_N5
\u_RX|MEM_UART~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~149feeder_combout\,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~149_q\);

-- Location: FF_X62_Y36_N31
\u_RX|MEM_UART~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~405_q\);

-- Location: FF_X63_Y37_N19
\u_RX|MEM_UART~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~277_q\);

-- Location: FF_X62_Y36_N1
\u_RX|MEM_UART~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~21_q\);

-- Location: LCCOMB_X62_Y36_N0
\u_RX|MEM_UART~3149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3149_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~277_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~21_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~277_q\,
	datac => \u_RX|MEM_UART~21_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3149_combout\);

-- Location: LCCOMB_X62_Y36_N30
\u_RX|MEM_UART~3150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3150_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3149_combout\ & ((\u_RX|MEM_UART~405_q\))) # (!\u_RX|MEM_UART~3149_combout\ & (\u_RX|MEM_UART~149_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~149_q\,
	datac => \u_RX|MEM_UART~405_q\,
	datad => \u_RX|MEM_UART~3149_combout\,
	combout => \u_RX|MEM_UART~3150_combout\);

-- Location: LCCOMB_X49_Y37_N0
\u_RX|MEM_UART~341feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~341feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~341feeder_combout\);

-- Location: FF_X49_Y37_N1
\u_RX|MEM_UART~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~341feeder_combout\,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~341_q\);

-- Location: FF_X51_Y36_N17
\u_RX|MEM_UART~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~85_q\);

-- Location: LCCOMB_X51_Y36_N16
\u_RX|MEM_UART~3147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3147_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~341_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~85_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~341_q\,
	datac => \u_RX|MEM_UART~85_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3147_combout\);

-- Location: FF_X51_Y35_N5
\u_RX|MEM_UART~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~469_q\);

-- Location: LCCOMB_X52_Y39_N16
\u_RX|MEM_UART~213feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~213feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~213feeder_combout\);

-- Location: FF_X52_Y39_N17
\u_RX|MEM_UART~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~213feeder_combout\,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~213_q\);

-- Location: LCCOMB_X51_Y35_N4
\u_RX|MEM_UART~3148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3148_combout\ = (\u_RX|MEM_UART~3147_combout\ & (((\u_RX|MEM_UART~469_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3147_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~213_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3147_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~469_q\,
	datad => \u_RX|MEM_UART~213_q\,
	combout => \u_RX|MEM_UART~3148_combout\);

-- Location: LCCOMB_X58_Y35_N12
\u_RX|MEM_UART~3151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3151_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\) # (\u_RX|MEM_UART~3148_combout\)))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3150_combout\ & (!\i_log_ADDR[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3150_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3148_combout\,
	combout => \u_RX|MEM_UART~3151_combout\);

-- Location: LCCOMB_X64_Y39_N14
\u_RX|MEM_UART~181feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~181feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~181feeder_combout\);

-- Location: FF_X64_Y39_N15
\u_RX|MEM_UART~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~181feeder_combout\,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~181_q\);

-- Location: LCCOMB_X66_Y42_N16
\u_RX|MEM_UART~53feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~53feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~53feeder_combout\);

-- Location: FF_X66_Y42_N17
\u_RX|MEM_UART~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~53feeder_combout\,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~53_q\);

-- Location: LCCOMB_X65_Y39_N8
\u_RX|MEM_UART~3145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3145_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~181_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~181_q\,
	datab => \u_RX|MEM_UART~53_q\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3145_combout\);

-- Location: FF_X65_Y34_N25
\u_RX|MEM_UART~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~437_q\);

-- Location: LCCOMB_X62_Y34_N8
\u_RX|MEM_UART~309feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~309feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~309feeder_combout\);

-- Location: FF_X62_Y34_N9
\u_RX|MEM_UART~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~309feeder_combout\,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~309_q\);

-- Location: LCCOMB_X65_Y34_N24
\u_RX|MEM_UART~3146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3146_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3145_combout\ & (\u_RX|MEM_UART~437_q\)) # (!\u_RX|MEM_UART~3145_combout\ & ((\u_RX|MEM_UART~309_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3145_combout\,
	datac => \u_RX|MEM_UART~437_q\,
	datad => \u_RX|MEM_UART~309_q\,
	combout => \u_RX|MEM_UART~3146_combout\);

-- Location: FF_X57_Y38_N17
\u_RX|MEM_UART~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~117_q\);

-- Location: LCCOMB_X57_Y38_N18
\u_RX|MEM_UART~245feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~245feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~245feeder_combout\);

-- Location: FF_X57_Y38_N19
\u_RX|MEM_UART~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~245feeder_combout\,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~245_q\);

-- Location: LCCOMB_X57_Y38_N16
\u_RX|MEM_UART~3152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3152_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~245_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~117_q\,
	datad => \u_RX|MEM_UART~245_q\,
	combout => \u_RX|MEM_UART~3152_combout\);

-- Location: FF_X50_Y33_N23
\u_RX|MEM_UART~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~501_q\);

-- Location: LCCOMB_X54_Y34_N8
\u_RX|MEM_UART~373feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~373feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~373feeder_combout\);

-- Location: FF_X54_Y34_N9
\u_RX|MEM_UART~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~373feeder_combout\,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~373_q\);

-- Location: LCCOMB_X50_Y33_N22
\u_RX|MEM_UART~3153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3153_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3152_combout\ & (\u_RX|MEM_UART~501_q\)) # (!\u_RX|MEM_UART~3152_combout\ & ((\u_RX|MEM_UART~373_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3152_combout\,
	datac => \u_RX|MEM_UART~501_q\,
	datad => \u_RX|MEM_UART~373_q\,
	combout => \u_RX|MEM_UART~3153_combout\);

-- Location: LCCOMB_X58_Y35_N10
\u_RX|MEM_UART~3154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3154_combout\ = (\u_RX|MEM_UART~3151_combout\ & (((\u_RX|MEM_UART~3153_combout\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3151_combout\ & (\u_RX|MEM_UART~3146_combout\ & (\i_log_ADDR[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3151_combout\,
	datab => \u_RX|MEM_UART~3146_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3153_combout\,
	combout => \u_RX|MEM_UART~3154_combout\);

-- Location: FF_X54_Y35_N13
\u_RX|MEM_UART~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~133_q\);

-- Location: LCCOMB_X61_Y32_N24
\u_RX|MEM_UART~261feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~261feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~261feeder_combout\);

-- Location: FF_X61_Y32_N25
\u_RX|MEM_UART~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~261feeder_combout\,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~261_q\);

-- Location: LCCOMB_X54_Y35_N12
\u_RX|MEM_UART~3142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3142_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~261_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~133_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~133_q\,
	datad => \u_RX|MEM_UART~261_q\,
	combout => \u_RX|MEM_UART~3142_combout\);

-- Location: FF_X60_Y35_N29
\u_RX|MEM_UART~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~517_q\);

-- Location: LCCOMB_X56_Y31_N6
\u_RX|MEM_UART~389feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~389feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~389feeder_combout\);

-- Location: FF_X56_Y31_N7
\u_RX|MEM_UART~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~389feeder_combout\,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~389_q\);

-- Location: LCCOMB_X60_Y35_N28
\u_RX|MEM_UART~3143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3143_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3142_combout\ & (\u_RX|MEM_UART~517_q\)) # (!\u_RX|MEM_UART~3142_combout\ & ((\u_RX|MEM_UART~389_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3142_combout\,
	datac => \u_RX|MEM_UART~517_q\,
	datad => \u_RX|MEM_UART~389_q\,
	combout => \u_RX|MEM_UART~3143_combout\);

-- Location: LCCOMB_X64_Y32_N12
\u_RX|MEM_UART~197feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~197feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~197feeder_combout\);

-- Location: FF_X64_Y32_N13
\u_RX|MEM_UART~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~197feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~197_q\);

-- Location: FF_X63_Y35_N5
\u_RX|MEM_UART~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~69_q\);

-- Location: LCCOMB_X63_Y35_N4
\u_RX|MEM_UART~3135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3135_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~197_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~197_q\,
	datac => \u_RX|MEM_UART~69_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3135_combout\);

-- Location: LCCOMB_X56_Y34_N18
\u_RX|MEM_UART~325feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~325feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~325feeder_combout\);

-- Location: FF_X56_Y34_N19
\u_RX|MEM_UART~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~325feeder_combout\,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~325_q\);

-- Location: FF_X66_Y34_N11
\u_RX|MEM_UART~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~453_q\);

-- Location: LCCOMB_X66_Y34_N10
\u_RX|MEM_UART~3136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3136_combout\ = (\u_RX|MEM_UART~3135_combout\ & (((\u_RX|MEM_UART~453_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3135_combout\ & (\u_RX|MEM_UART~325_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3135_combout\,
	datab => \u_RX|MEM_UART~325_q\,
	datac => \u_RX|MEM_UART~453_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3136_combout\);

-- Location: FF_X52_Y35_N11
\u_RX|MEM_UART~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~101_q\);

-- Location: LCCOMB_X58_Y39_N22
\u_RX|MEM_UART~357feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~357feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~357feeder_combout\);

-- Location: FF_X58_Y39_N23
\u_RX|MEM_UART~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~357feeder_combout\,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~357_q\);

-- Location: LCCOMB_X52_Y35_N10
\u_RX|MEM_UART~3137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3137_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~357_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~101_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~101_q\,
	datad => \u_RX|MEM_UART~357_q\,
	combout => \u_RX|MEM_UART~3137_combout\);

-- Location: FF_X58_Y33_N27
\u_RX|MEM_UART~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~485_q\);

-- Location: LCCOMB_X52_Y35_N8
\u_RX|MEM_UART~229feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~229feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~229feeder_combout\);

-- Location: FF_X52_Y35_N9
\u_RX|MEM_UART~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~229feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~229_q\);

-- Location: LCCOMB_X58_Y33_N26
\u_RX|MEM_UART~3138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3138_combout\ = (\u_RX|MEM_UART~3137_combout\ & (((\u_RX|MEM_UART~485_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3137_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3137_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~485_q\,
	datad => \u_RX|MEM_UART~229_q\,
	combout => \u_RX|MEM_UART~3138_combout\);

-- Location: LCCOMB_X59_Y35_N24
\u_RX|MEM_UART~165feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~165feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~165feeder_combout\);

-- Location: FF_X59_Y35_N25
\u_RX|MEM_UART~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~165feeder_combout\,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~165_q\);

-- Location: FF_X58_Y35_N21
\u_RX|MEM_UART~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~421_q\);

-- Location: LCCOMB_X57_Y39_N6
\u_RX|MEM_UART~293feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~293feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~293feeder_combout\);

-- Location: FF_X57_Y39_N7
\u_RX|MEM_UART~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~293feeder_combout\,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~293_q\);

-- Location: FF_X58_Y35_N19
\u_RX|MEM_UART~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~37_q\);

-- Location: LCCOMB_X58_Y35_N18
\u_RX|MEM_UART~3139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3139_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~293_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~37_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~293_q\,
	datac => \u_RX|MEM_UART~37_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3139_combout\);

-- Location: LCCOMB_X58_Y35_N20
\u_RX|MEM_UART~3140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3140_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3139_combout\ & ((\u_RX|MEM_UART~421_q\))) # (!\u_RX|MEM_UART~3139_combout\ & (\u_RX|MEM_UART~165_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~165_q\,
	datac => \u_RX|MEM_UART~421_q\,
	datad => \u_RX|MEM_UART~3139_combout\,
	combout => \u_RX|MEM_UART~3140_combout\);

-- Location: LCCOMB_X58_Y35_N30
\u_RX|MEM_UART~3141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3141_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3138_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3138_combout\,
	datad => \u_RX|MEM_UART~3140_combout\,
	combout => \u_RX|MEM_UART~3141_combout\);

-- Location: LCCOMB_X59_Y35_N18
\u_RX|MEM_UART~3144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3144_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3141_combout\ & (\u_RX|MEM_UART~3143_combout\)) # (!\u_RX|MEM_UART~3141_combout\ & ((\u_RX|MEM_UART~3136_combout\))))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~3141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3143_combout\,
	datac => \u_RX|MEM_UART~3136_combout\,
	datad => \u_RX|MEM_UART~3141_combout\,
	combout => \u_RX|MEM_UART~3144_combout\);

-- Location: LCCOMB_X58_Y35_N8
\u_RX|MEM_UART~3155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3155_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3144_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3154_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3144_combout\,
	combout => \u_RX|MEM_UART~3155_combout\);

-- Location: LCCOMB_X58_Y35_N6
\u_RX|MEM_UART~3166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3166_combout\ = (\u_RX|MEM_UART~3155_combout\ & ((\u_RX|MEM_UART~3165_combout\) # ((!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3155_combout\ & (((\u_RX|MEM_UART~3134_combout\ & \i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3165_combout\,
	datab => \u_RX|MEM_UART~3134_combout\,
	datac => \u_RX|MEM_UART~3155_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3166_combout\);

-- Location: LCCOMB_X58_Y35_N24
\u_RX|MEM_UART~3167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3167_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3124_combout\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3166_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3124_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3166_combout\,
	combout => \u_RX|MEM_UART~3167_combout\);

-- Location: LCCOMB_X61_Y31_N28
\u_RX|MEM_UART~773feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~773feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~773feeder_combout\);

-- Location: FF_X61_Y31_N29
\u_RX|MEM_UART~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~773feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~773_q\);

-- Location: FF_X60_Y32_N5
\u_RX|MEM_UART~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1029_q\);

-- Location: FF_X56_Y35_N29
\u_RX|MEM_UART~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~645_q\);

-- Location: LCCOMB_X56_Y32_N8
\u_RX|MEM_UART~901feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~901feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~901feeder_combout\);

-- Location: FF_X56_Y32_N9
\u_RX|MEM_UART~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~901feeder_combout\,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~901_q\);

-- Location: LCCOMB_X56_Y35_N28
\u_RX|MEM_UART~3074\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3074_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~901_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~645_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~645_q\,
	datad => \u_RX|MEM_UART~901_q\,
	combout => \u_RX|MEM_UART~3074_combout\);

-- Location: LCCOMB_X60_Y32_N4
\u_RX|MEM_UART~3075\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3075_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3074_combout\ & ((\u_RX|MEM_UART~1029_q\))) # (!\u_RX|MEM_UART~3074_combout\ & (\u_RX|MEM_UART~773_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~773_q\,
	datac => \u_RX|MEM_UART~1029_q\,
	datad => \u_RX|MEM_UART~3074_combout\,
	combout => \u_RX|MEM_UART~3075_combout\);

-- Location: LCCOMB_X50_Y33_N28
\u_RX|MEM_UART~757feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~757feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~757feeder_combout\);

-- Location: FF_X50_Y33_N29
\u_RX|MEM_UART~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~757feeder_combout\,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~757_q\);

-- Location: FF_X49_Y33_N9
\u_RX|MEM_UART~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1013_q\);

-- Location: LCCOMB_X52_Y34_N10
\u_RX|MEM_UART~885feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~885feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~885feeder_combout\);

-- Location: FF_X52_Y34_N11
\u_RX|MEM_UART~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~885feeder_combout\,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~885_q\);

-- Location: FF_X52_Y34_N5
\u_RX|MEM_UART~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~629_q\);

-- Location: LCCOMB_X52_Y34_N4
\u_RX|MEM_UART~3076\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3076_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~885_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~629_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~885_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~629_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3076_combout\);

-- Location: LCCOMB_X49_Y33_N8
\u_RX|MEM_UART~3077\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3077_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3076_combout\ & ((\u_RX|MEM_UART~1013_q\))) # (!\u_RX|MEM_UART~3076_combout\ & (\u_RX|MEM_UART~757_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~757_q\,
	datac => \u_RX|MEM_UART~1013_q\,
	datad => \u_RX|MEM_UART~3076_combout\,
	combout => \u_RX|MEM_UART~3077_combout\);

-- Location: LCCOMB_X52_Y32_N4
\u_RX|MEM_UART~3078\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3078_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~3075_combout\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~3075_combout\,
	datad => \u_RX|MEM_UART~3077_combout\,
	combout => \u_RX|MEM_UART~3078_combout\);

-- Location: LCCOMB_X50_Y41_N12
\u_RX|MEM_UART~765feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~765feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~765feeder_combout\);

-- Location: FF_X50_Y41_N13
\u_RX|MEM_UART~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~765feeder_combout\,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~765_q\);

-- Location: FF_X47_Y41_N31
\u_RX|MEM_UART~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~637_q\);

-- Location: LCCOMB_X47_Y41_N30
\u_RX|MEM_UART~3072\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3072_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~765_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~765_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~637_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3072_combout\);

-- Location: FF_X49_Y40_N17
\u_RX|MEM_UART~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1021_q\);

-- Location: LCCOMB_X49_Y36_N10
\u_RX|MEM_UART~893feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~893feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~893feeder_combout\);

-- Location: FF_X49_Y36_N11
\u_RX|MEM_UART~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~893feeder_combout\,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~893_q\);

-- Location: LCCOMB_X49_Y40_N16
\u_RX|MEM_UART~3073\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3073_combout\ = (\u_RX|MEM_UART~3072_combout\ & (((\u_RX|MEM_UART~1021_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3072_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~893_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3072_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1021_q\,
	datad => \u_RX|MEM_UART~893_q\,
	combout => \u_RX|MEM_UART~3073_combout\);

-- Location: FF_X58_Y34_N29
\u_RX|MEM_UART~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~653_q\);

-- Location: LCCOMB_X59_Y34_N4
\u_RX|MEM_UART~781feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~781feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~781feeder_combout\);

-- Location: FF_X59_Y34_N5
\u_RX|MEM_UART~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~781feeder_combout\,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~781_q\);

-- Location: LCCOMB_X58_Y34_N28
\u_RX|MEM_UART~3079\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3079_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~781_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~653_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~653_q\,
	datad => \u_RX|MEM_UART~781_q\,
	combout => \u_RX|MEM_UART~3079_combout\);

-- Location: FF_X59_Y34_N31
\u_RX|MEM_UART~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1037_q\);

-- Location: LCCOMB_X58_Y34_N14
\u_RX|MEM_UART~909feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~909feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~909feeder_combout\);

-- Location: FF_X58_Y34_N15
\u_RX|MEM_UART~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~909feeder_combout\,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~909_q\);

-- Location: LCCOMB_X59_Y34_N30
\u_RX|MEM_UART~3080\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3080_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3079_combout\ & (\u_RX|MEM_UART~1037_q\)) # (!\u_RX|MEM_UART~3079_combout\ & ((\u_RX|MEM_UART~909_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3079_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3079_combout\,
	datac => \u_RX|MEM_UART~1037_q\,
	datad => \u_RX|MEM_UART~909_q\,
	combout => \u_RX|MEM_UART~3080_combout\);

-- Location: LCCOMB_X52_Y33_N24
\u_RX|MEM_UART~3081\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3081_combout\ = (\u_RX|MEM_UART~3078_combout\ & (((\u_RX|MEM_UART~3080_combout\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3078_combout\ & (\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3073_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3078_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~3073_combout\,
	datad => \u_RX|MEM_UART~3080_combout\,
	combout => \u_RX|MEM_UART~3081_combout\);

-- Location: LCCOMB_X60_Y36_N4
\u_RX|MEM_UART~813feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~813feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~813feeder_combout\);

-- Location: FF_X60_Y36_N5
\u_RX|MEM_UART~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~813feeder_combout\,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~813_q\);

-- Location: FF_X61_Y34_N31
\u_RX|MEM_UART~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~941_q\);

-- Location: FF_X61_Y34_N21
\u_RX|MEM_UART~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~557_q\);

-- Location: LCCOMB_X60_Y34_N2
\u_RX|MEM_UART~685feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~685feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~685feeder_combout\);

-- Location: FF_X60_Y34_N3
\u_RX|MEM_UART~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~685feeder_combout\,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~685_q\);

-- Location: LCCOMB_X61_Y34_N20
\u_RX|MEM_UART~3068\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3068_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~685_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~557_q\,
	datad => \u_RX|MEM_UART~685_q\,
	combout => \u_RX|MEM_UART~3068_combout\);

-- Location: LCCOMB_X61_Y34_N30
\u_RX|MEM_UART~3069\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3069_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3068_combout\ & ((\u_RX|MEM_UART~941_q\))) # (!\u_RX|MEM_UART~3068_combout\ & (\u_RX|MEM_UART~813_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~813_q\,
	datac => \u_RX|MEM_UART~941_q\,
	datad => \u_RX|MEM_UART~3068_combout\,
	combout => \u_RX|MEM_UART~3069_combout\);

-- Location: FF_X59_Y32_N11
\u_RX|MEM_UART~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~533_q\);

-- Location: LCCOMB_X60_Y36_N18
\u_RX|MEM_UART~789feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~789feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~789feeder_combout\);

-- Location: FF_X60_Y36_N19
\u_RX|MEM_UART~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~789feeder_combout\,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~789_q\);

-- Location: LCCOMB_X59_Y32_N10
\u_RX|MEM_UART~3065\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3065_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~789_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~533_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~533_q\,
	datad => \u_RX|MEM_UART~789_q\,
	combout => \u_RX|MEM_UART~3065_combout\);

-- Location: FF_X63_Y32_N15
\u_RX|MEM_UART~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~917_q\);

-- Location: LCCOMB_X63_Y32_N12
\u_RX|MEM_UART~661feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~661feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~661feeder_combout\);

-- Location: FF_X63_Y32_N13
\u_RX|MEM_UART~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~661feeder_combout\,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~661_q\);

-- Location: LCCOMB_X63_Y32_N14
\u_RX|MEM_UART~3066\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3066_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3065_combout\ & (\u_RX|MEM_UART~917_q\)) # (!\u_RX|MEM_UART~3065_combout\ & ((\u_RX|MEM_UART~661_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3065_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3065_combout\,
	datac => \u_RX|MEM_UART~917_q\,
	datad => \u_RX|MEM_UART~661_q\,
	combout => \u_RX|MEM_UART~3066_combout\);

-- Location: LCCOMB_X57_Y36_N30
\u_RX|MEM_UART~797feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~797feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~797feeder_combout\);

-- Location: FF_X57_Y36_N31
\u_RX|MEM_UART~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~797feeder_combout\,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~797_q\);

-- Location: FF_X56_Y41_N25
\u_RX|MEM_UART~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~541_q\);

-- Location: LCCOMB_X56_Y41_N18
\u_RX|MEM_UART~669feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~669feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~669feeder_combout\);

-- Location: FF_X56_Y41_N19
\u_RX|MEM_UART~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~669feeder_combout\,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~669_q\);

-- Location: LCCOMB_X56_Y41_N24
\u_RX|MEM_UART~3063\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3063_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~669_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~541_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~541_q\,
	datad => \u_RX|MEM_UART~669_q\,
	combout => \u_RX|MEM_UART~3063_combout\);

-- Location: FF_X57_Y35_N31
\u_RX|MEM_UART~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~925_q\);

-- Location: LCCOMB_X57_Y35_N30
\u_RX|MEM_UART~3064\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3064_combout\ = (\u_RX|MEM_UART~3063_combout\ & (((\u_RX|MEM_UART~925_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3063_combout\ & (\u_RX|MEM_UART~797_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~797_q\,
	datab => \u_RX|MEM_UART~3063_combout\,
	datac => \u_RX|MEM_UART~925_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3064_combout\);

-- Location: LCCOMB_X60_Y34_N0
\u_RX|MEM_UART~3067\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3067_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3064_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3066_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3064_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3067_combout\);

-- Location: FF_X59_Y32_N1
\u_RX|MEM_UART~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~549_q\);

-- Location: LCCOMB_X57_Y32_N6
\u_RX|MEM_UART~805feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~805feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~805feeder_combout\);

-- Location: FF_X57_Y32_N7
\u_RX|MEM_UART~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~805feeder_combout\,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~805_q\);

-- Location: LCCOMB_X59_Y32_N0
\u_RX|MEM_UART~3061\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3061_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~805_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~549_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~549_q\,
	datad => \u_RX|MEM_UART~805_q\,
	combout => \u_RX|MEM_UART~3061_combout\);

-- Location: FF_X63_Y31_N13
\u_RX|MEM_UART~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~933_q\);

-- Location: LCCOMB_X63_Y31_N2
\u_RX|MEM_UART~677feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~677feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~677feeder_combout\);

-- Location: FF_X63_Y31_N3
\u_RX|MEM_UART~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~677feeder_combout\,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~677_q\);

-- Location: LCCOMB_X63_Y31_N12
\u_RX|MEM_UART~3062\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3062_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3061_combout\ & (\u_RX|MEM_UART~933_q\)) # (!\u_RX|MEM_UART~3061_combout\ & ((\u_RX|MEM_UART~677_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3061_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3061_combout\,
	datac => \u_RX|MEM_UART~933_q\,
	datad => \u_RX|MEM_UART~677_q\,
	combout => \u_RX|MEM_UART~3062_combout\);

-- Location: LCCOMB_X60_Y34_N8
\u_RX|MEM_UART~3070\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3070_combout\ = (\u_RX|MEM_UART~3067_combout\ & ((\u_RX|MEM_UART~3069_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3067_combout\ & (((\u_RX|MEM_UART~3062_combout\ & \i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3069_combout\,
	datab => \u_RX|MEM_UART~3067_combout\,
	datac => \u_RX|MEM_UART~3062_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3070_combout\);

-- Location: LCCOMB_X57_Y32_N12
\u_RX|MEM_UART~869feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~869feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~869feeder_combout\);

-- Location: FF_X57_Y32_N13
\u_RX|MEM_UART~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~869feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~869_q\);

-- Location: FF_X57_Y31_N11
\u_RX|MEM_UART~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~613_q\);

-- Location: LCCOMB_X57_Y31_N10
\u_RX|MEM_UART~3051\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3051_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~869_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~613_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~869_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~613_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3051_combout\);

-- Location: FF_X57_Y31_N1
\u_RX|MEM_UART~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~997_q\);

-- Location: LCCOMB_X58_Y31_N2
\u_RX|MEM_UART~741feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~741feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~741feeder_combout\);

-- Location: FF_X58_Y31_N3
\u_RX|MEM_UART~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~741feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~741_q\);

-- Location: LCCOMB_X57_Y31_N0
\u_RX|MEM_UART~3052\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3052_combout\ = (\u_RX|MEM_UART~3051_combout\ & (((\u_RX|MEM_UART~997_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3051_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~741_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3051_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~997_q\,
	datad => \u_RX|MEM_UART~741_q\,
	combout => \u_RX|MEM_UART~3052_combout\);

-- Location: LCCOMB_X51_Y34_N6
\u_RX|MEM_UART~877feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~877feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~877feeder_combout\);

-- Location: FF_X51_Y34_N7
\u_RX|MEM_UART~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~877feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~877_q\);

-- Location: FF_X51_Y38_N27
\u_RX|MEM_UART~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1005_q\);

-- Location: FF_X54_Y38_N25
\u_RX|MEM_UART~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~621_q\);

-- Location: LCCOMB_X54_Y38_N10
\u_RX|MEM_UART~749feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~749feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~749feeder_combout\);

-- Location: FF_X54_Y38_N11
\u_RX|MEM_UART~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~749feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~749_q\);

-- Location: LCCOMB_X54_Y38_N24
\u_RX|MEM_UART~3058\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3058_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~749_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~621_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~621_q\,
	datad => \u_RX|MEM_UART~749_q\,
	combout => \u_RX|MEM_UART~3058_combout\);

-- Location: LCCOMB_X51_Y38_N26
\u_RX|MEM_UART~3059\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3059_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3058_combout\ & ((\u_RX|MEM_UART~1005_q\))) # (!\u_RX|MEM_UART~3058_combout\ & (\u_RX|MEM_UART~877_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~877_q\,
	datac => \u_RX|MEM_UART~1005_q\,
	datad => \u_RX|MEM_UART~3058_combout\,
	combout => \u_RX|MEM_UART~3059_combout\);

-- Location: FF_X50_Y36_N31
\u_RX|MEM_UART~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~597_q\);

-- Location: LCCOMB_X54_Y36_N16
\u_RX|MEM_UART~853feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~853feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~853feeder_combout\);

-- Location: FF_X54_Y36_N17
\u_RX|MEM_UART~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~853feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~853_q\);

-- Location: LCCOMB_X50_Y36_N30
\u_RX|MEM_UART~3055\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3055_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~853_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~597_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~597_q\,
	datad => \u_RX|MEM_UART~853_q\,
	combout => \u_RX|MEM_UART~3055_combout\);

-- Location: FF_X50_Y35_N31
\u_RX|MEM_UART~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~981_q\);

-- Location: LCCOMB_X50_Y35_N28
\u_RX|MEM_UART~725feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~725feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~725feeder_combout\);

-- Location: FF_X50_Y35_N29
\u_RX|MEM_UART~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~725feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~725_q\);

-- Location: LCCOMB_X50_Y35_N30
\u_RX|MEM_UART~3056\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3056_combout\ = (\u_RX|MEM_UART~3055_combout\ & (((\u_RX|MEM_UART~981_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3055_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~725_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3055_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~981_q\,
	datad => \u_RX|MEM_UART~725_q\,
	combout => \u_RX|MEM_UART~3056_combout\);

-- Location: LCCOMB_X49_Y39_N30
\u_RX|MEM_UART~861feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~861feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~861feeder_combout\);

-- Location: FF_X49_Y39_N31
\u_RX|MEM_UART~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~861feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~861_q\);

-- Location: FF_X49_Y39_N9
\u_RX|MEM_UART~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~989_q\);

-- Location: FF_X52_Y41_N31
\u_RX|MEM_UART~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~605_q\);

-- Location: LCCOMB_X52_Y41_N16
\u_RX|MEM_UART~733feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~733feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~733feeder_combout\);

-- Location: FF_X52_Y41_N17
\u_RX|MEM_UART~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~733feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~733_q\);

-- Location: LCCOMB_X52_Y41_N30
\u_RX|MEM_UART~3053\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3053_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~733_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~605_q\,
	datad => \u_RX|MEM_UART~733_q\,
	combout => \u_RX|MEM_UART~3053_combout\);

-- Location: LCCOMB_X49_Y39_N8
\u_RX|MEM_UART~3054\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3054_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3053_combout\ & ((\u_RX|MEM_UART~989_q\))) # (!\u_RX|MEM_UART~3053_combout\ & (\u_RX|MEM_UART~861_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~861_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~989_q\,
	datad => \u_RX|MEM_UART~3053_combout\,
	combout => \u_RX|MEM_UART~3054_combout\);

-- Location: LCCOMB_X50_Y34_N28
\u_RX|MEM_UART~3057\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3057_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~3054_combout\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3056_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3056_combout\,
	datad => \u_RX|MEM_UART~3054_combout\,
	combout => \u_RX|MEM_UART~3057_combout\);

-- Location: LCCOMB_X50_Y34_N6
\u_RX|MEM_UART~3060\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3060_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3057_combout\ & ((\u_RX|MEM_UART~3059_combout\))) # (!\u_RX|MEM_UART~3057_combout\ & (\u_RX|MEM_UART~3052_combout\)))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~3057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3052_combout\,
	datab => \u_RX|MEM_UART~3059_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3057_combout\,
	combout => \u_RX|MEM_UART~3060_combout\);

-- Location: LCCOMB_X60_Y34_N26
\u_RX|MEM_UART~3071\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3071_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3060_combout\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3070_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3060_combout\,
	combout => \u_RX|MEM_UART~3071_combout\);

-- Location: LCCOMB_X67_Y38_N22
\u_RX|MEM_UART~717feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~717feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~717feeder_combout\);

-- Location: FF_X67_Y38_N23
\u_RX|MEM_UART~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~717feeder_combout\,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~717_q\);

-- Location: FF_X64_Y37_N17
\u_RX|MEM_UART~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~589_q\);

-- Location: LCCOMB_X64_Y37_N16
\u_RX|MEM_UART~3048\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3048_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~717_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~589_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~717_q\,
	datac => \u_RX|MEM_UART~589_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3048_combout\);

-- Location: FF_X64_Y37_N15
\u_RX|MEM_UART~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~973_q\);

-- Location: LCCOMB_X65_Y37_N4
\u_RX|MEM_UART~845feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~845feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~845feeder_combout\);

-- Location: FF_X65_Y37_N5
\u_RX|MEM_UART~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~845feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~845_q\);

-- Location: LCCOMB_X64_Y37_N14
\u_RX|MEM_UART~3049\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3049_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3048_combout\ & (\u_RX|MEM_UART~973_q\)) # (!\u_RX|MEM_UART~3048_combout\ & ((\u_RX|MEM_UART~845_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3048_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3048_combout\,
	datac => \u_RX|MEM_UART~973_q\,
	datad => \u_RX|MEM_UART~845_q\,
	combout => \u_RX|MEM_UART~3049_combout\);

-- Location: FF_X65_Y33_N7
\u_RX|MEM_UART~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~573_q\);

-- Location: LCCOMB_X65_Y41_N8
\u_RX|MEM_UART~701feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~701feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~701feeder_combout\);

-- Location: FF_X65_Y41_N9
\u_RX|MEM_UART~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~701feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~701_q\);

-- Location: LCCOMB_X65_Y33_N6
\u_RX|MEM_UART~3041\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3041_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~701_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~573_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~573_q\,
	datad => \u_RX|MEM_UART~701_q\,
	combout => \u_RX|MEM_UART~3041_combout\);

-- Location: FF_X64_Y34_N29
\u_RX|MEM_UART~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~957_q\);

-- Location: LCCOMB_X65_Y33_N16
\u_RX|MEM_UART~829feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~829feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~829feeder_combout\);

-- Location: FF_X65_Y33_N17
\u_RX|MEM_UART~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~829feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~829_q\);

-- Location: LCCOMB_X64_Y34_N28
\u_RX|MEM_UART~3042\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3042_combout\ = (\u_RX|MEM_UART~3041_combout\ & (((\u_RX|MEM_UART~957_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3041_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~829_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3041_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~957_q\,
	datad => \u_RX|MEM_UART~829_q\,
	combout => \u_RX|MEM_UART~3042_combout\);

-- Location: LCCOMB_X67_Y38_N4
\u_RX|MEM_UART~693feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~693feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~693feeder_combout\);

-- Location: FF_X67_Y38_N5
\u_RX|MEM_UART~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~693feeder_combout\,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~693_q\);

-- Location: LCCOMB_X63_Y34_N6
\u_RX|MEM_UART~821feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~821feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~821feeder_combout\);

-- Location: FF_X63_Y34_N7
\u_RX|MEM_UART~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~821feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~821_q\);

-- Location: FF_X63_Y41_N17
\u_RX|MEM_UART~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~565_q\);

-- Location: LCCOMB_X63_Y41_N16
\u_RX|MEM_UART~3045\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3045_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~821_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~821_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~565_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3045_combout\);

-- Location: FF_X64_Y34_N23
\u_RX|MEM_UART~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~949_q\);

-- Location: LCCOMB_X64_Y34_N22
\u_RX|MEM_UART~3046\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3046_combout\ = (\u_RX|MEM_UART~3045_combout\ & (((\u_RX|MEM_UART~949_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3045_combout\ & (\u_RX|MEM_UART~693_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~693_q\,
	datab => \u_RX|MEM_UART~3045_combout\,
	datac => \u_RX|MEM_UART~949_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3046_combout\);

-- Location: LCCOMB_X67_Y35_N22
\u_RX|MEM_UART~709feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~709feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~709feeder_combout\);

-- Location: FF_X67_Y35_N23
\u_RX|MEM_UART~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~709feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~709_q\);

-- Location: FF_X67_Y34_N3
\u_RX|MEM_UART~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~965_q\);

-- Location: LCCOMB_X58_Y32_N22
\u_RX|MEM_UART~837feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~837feeder_combout\ = \u_RX|r_DATA_BUFFER\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(5),
	combout => \u_RX|MEM_UART~837feeder_combout\);

-- Location: FF_X58_Y32_N23
\u_RX|MEM_UART~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~837feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~837_q\);

-- Location: FF_X66_Y35_N3
\u_RX|MEM_UART~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(5),
	sload => VCC,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~581_q\);

-- Location: LCCOMB_X66_Y35_N2
\u_RX|MEM_UART~3043\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3043_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~837_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~581_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~837_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~581_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3043_combout\);

-- Location: LCCOMB_X67_Y34_N2
\u_RX|MEM_UART~3044\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3044_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3043_combout\ & ((\u_RX|MEM_UART~965_q\))) # (!\u_RX|MEM_UART~3043_combout\ & (\u_RX|MEM_UART~709_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~709_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~965_q\,
	datad => \u_RX|MEM_UART~3043_combout\,
	combout => \u_RX|MEM_UART~3044_combout\);

-- Location: LCCOMB_X67_Y34_N28
\u_RX|MEM_UART~3047\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3047_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\) # (\u_RX|MEM_UART~3044_combout\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3046_combout\ & (!\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3046_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3044_combout\,
	combout => \u_RX|MEM_UART~3047_combout\);

-- Location: LCCOMB_X67_Y34_N6
\u_RX|MEM_UART~3050\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3050_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3047_combout\ & (\u_RX|MEM_UART~3049_combout\)) # (!\u_RX|MEM_UART~3047_combout\ & ((\u_RX|MEM_UART~3042_combout\))))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~3047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3049_combout\,
	datab => \u_RX|MEM_UART~3042_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3047_combout\,
	combout => \u_RX|MEM_UART~3050_combout\);

-- Location: LCCOMB_X60_Y34_N16
\u_RX|MEM_UART~3082\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3082_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3071_combout\ & (\u_RX|MEM_UART~3081_combout\)) # (!\u_RX|MEM_UART~3071_combout\ & ((\u_RX|MEM_UART~3050_combout\))))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~3071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3081_combout\,
	datac => \u_RX|MEM_UART~3071_combout\,
	datad => \u_RX|MEM_UART~3050_combout\,
	combout => \u_RX|MEM_UART~3082_combout\);

-- Location: LCCOMB_X63_Y42_N18
\u_RX|MEM_UART~3210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3210_combout\ = (\u_RX|MEM_UART~3167_combout\ & ((\u_RX|MEM_UART~3209_combout\) # ((!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3167_combout\ & (((\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~3082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3209_combout\,
	datab => \u_RX|MEM_UART~3167_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3082_combout\,
	combout => \u_RX|MEM_UART~3210_combout\);

-- Location: LCCOMB_X62_Y33_N2
\u_RX|r_DATA_BUFFER[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[6]~7_combout\ = (\u_RX|r_INDEX\(2) & ((\u_RX|Decoder0~4_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~4_combout\ & ((\u_RX|r_DATA_BUFFER\(6)))))) # (!\u_RX|r_INDEX\(2) & (((\u_RX|r_DATA_BUFFER\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(2),
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(6),
	datad => \u_RX|Decoder0~4_combout\,
	combout => \u_RX|r_DATA_BUFFER[6]~7_combout\);

-- Location: FF_X62_Y33_N3
\u_RX|r_DATA_BUFFER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(6));

-- Location: FF_X54_Y37_N27
\u_RX|MEM_UART~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~382_q\);

-- Location: LCCOMB_X54_Y33_N10
\u_RX|MEM_UART~1406feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1406feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1406feeder_combout\);

-- Location: FF_X54_Y33_N11
\u_RX|MEM_UART~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1406feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1406_q\);

-- Location: LCCOMB_X54_Y37_N26
\u_RX|MEM_UART~3244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3244_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1406_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~382_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~382_q\,
	datad => \u_RX|MEM_UART~1406_q\,
	combout => \u_RX|MEM_UART~3244_combout\);

-- Location: FF_X54_Y37_N13
\u_RX|MEM_UART~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1918_q\);

-- Location: LCCOMB_X49_Y36_N24
\u_RX|MEM_UART~894feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~894feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~894feeder_combout\);

-- Location: FF_X49_Y36_N25
\u_RX|MEM_UART~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~894feeder_combout\,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~894_q\);

-- Location: LCCOMB_X54_Y37_N12
\u_RX|MEM_UART~3245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3245_combout\ = (\u_RX|MEM_UART~3244_combout\ & (((\u_RX|MEM_UART~1918_q\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~3244_combout\ & (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~894_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3244_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1918_q\,
	datad => \u_RX|MEM_UART~894_q\,
	combout => \u_RX|MEM_UART~3245_combout\);

-- Location: LCCOMB_X47_Y41_N4
\u_RX|MEM_UART~638feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~638feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~638feeder_combout\);

-- Location: FF_X47_Y41_N5
\u_RX|MEM_UART~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~638feeder_combout\,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~638_q\);

-- Location: LCCOMB_X55_Y43_N28
\u_RX|MEM_UART~1150feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1150feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1150feeder_combout\);

-- Location: FF_X55_Y43_N29
\u_RX|MEM_UART~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1150feeder_combout\,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1150_q\);

-- Location: FF_X56_Y43_N17
\u_RX|MEM_UART~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~126_q\);

-- Location: LCCOMB_X56_Y43_N16
\u_RX|MEM_UART~3246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3246_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1150_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~126_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1150_q\,
	datac => \u_RX|MEM_UART~126_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3246_combout\);

-- Location: FF_X56_Y43_N15
\u_RX|MEM_UART~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1662_q\);

-- Location: LCCOMB_X56_Y43_N14
\u_RX|MEM_UART~3247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3247_combout\ = (\u_RX|MEM_UART~3246_combout\ & (((\u_RX|MEM_UART~1662_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3246_combout\ & (\u_RX|MEM_UART~638_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~638_q\,
	datab => \u_RX|MEM_UART~3246_combout\,
	datac => \u_RX|MEM_UART~1662_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3247_combout\);

-- Location: LCCOMB_X57_Y37_N26
\u_RX|MEM_UART~3248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3248_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3245_combout\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((!\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~3247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3245_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3247_combout\,
	combout => \u_RX|MEM_UART~3248_combout\);

-- Location: LCCOMB_X50_Y40_N0
\u_RX|MEM_UART~1534feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1534feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1534feeder_combout\);

-- Location: FF_X50_Y40_N1
\u_RX|MEM_UART~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1534feeder_combout\,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1534_q\);

-- Location: FF_X50_Y41_N31
\u_RX|MEM_UART~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2046_q\);

-- Location: LCCOMB_X49_Y40_N8
\u_RX|MEM_UART~1022feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1022feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1022feeder_combout\);

-- Location: FF_X49_Y40_N9
\u_RX|MEM_UART~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1022feeder_combout\,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1022_q\);

-- Location: FF_X49_Y40_N11
\u_RX|MEM_UART~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~510_q\);

-- Location: LCCOMB_X49_Y40_N10
\u_RX|MEM_UART~3249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3249_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~1022_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~510_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1022_q\,
	datac => \u_RX|MEM_UART~510_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3249_combout\);

-- Location: LCCOMB_X50_Y41_N30
\u_RX|MEM_UART~3250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3250_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3249_combout\ & ((\u_RX|MEM_UART~2046_q\))) # (!\u_RX|MEM_UART~3249_combout\ & (\u_RX|MEM_UART~1534_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1534_q\,
	datac => \u_RX|MEM_UART~2046_q\,
	datad => \u_RX|MEM_UART~3249_combout\,
	combout => \u_RX|MEM_UART~3250_combout\);

-- Location: LCCOMB_X50_Y41_N24
\u_RX|MEM_UART~766feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~766feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~766feeder_combout\);

-- Location: FF_X50_Y41_N25
\u_RX|MEM_UART~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~766feeder_combout\,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~766_q\);

-- Location: FF_X61_Y43_N21
\u_RX|MEM_UART~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~254_q\);

-- Location: LCCOMB_X61_Y43_N20
\u_RX|MEM_UART~3242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3242_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~766_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~254_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~766_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~254_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3242_combout\);

-- Location: FF_X58_Y43_N19
\u_RX|MEM_UART~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1790_q\);

-- Location: LCCOMB_X57_Y43_N2
\u_RX|MEM_UART~1278feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1278feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1278feeder_combout\);

-- Location: FF_X57_Y43_N3
\u_RX|MEM_UART~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1278feeder_combout\,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1278_q\);

-- Location: LCCOMB_X58_Y43_N18
\u_RX|MEM_UART~3243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3243_combout\ = (\u_RX|MEM_UART~3242_combout\ & (((\u_RX|MEM_UART~1790_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~3242_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1278_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3242_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1790_q\,
	datad => \u_RX|MEM_UART~1278_q\,
	combout => \u_RX|MEM_UART~3243_combout\);

-- Location: LCCOMB_X60_Y37_N18
\u_RX|MEM_UART~3251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3251_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3248_combout\ & (\u_RX|MEM_UART~3250_combout\)) # (!\u_RX|MEM_UART~3248_combout\ & ((\u_RX|MEM_UART~3243_combout\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3248_combout\,
	datac => \u_RX|MEM_UART~3250_combout\,
	datad => \u_RX|MEM_UART~3243_combout\,
	combout => \u_RX|MEM_UART~3251_combout\);

-- Location: LCCOMB_X66_Y33_N4
\u_RX|MEM_UART~830feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~830feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~830feeder_combout\);

-- Location: FF_X66_Y33_N5
\u_RX|MEM_UART~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~830feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~830_q\);

-- Location: FF_X59_Y37_N29
\u_RX|MEM_UART~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~318_q\);

-- Location: LCCOMB_X59_Y37_N28
\u_RX|MEM_UART~3221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3221_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~830_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~830_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~318_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3221_combout\);

-- Location: LCCOMB_X58_Y42_N4
\u_RX|MEM_UART~1854feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1854feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1854feeder_combout\);

-- Location: FF_X58_Y42_N5
\u_RX|MEM_UART~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1854feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1854_q\);

-- Location: LCCOMB_X59_Y41_N30
\u_RX|MEM_UART~1342feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1342feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1342feeder_combout\);

-- Location: FF_X59_Y41_N31
\u_RX|MEM_UART~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1342feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1342_q\);

-- Location: LCCOMB_X57_Y41_N0
\u_RX|MEM_UART~3222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3222_combout\ = (\u_RX|MEM_UART~3221_combout\ & ((\u_RX|MEM_UART~1854_q\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3221_combout\ & (((\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~1342_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3221_combout\,
	datab => \u_RX|MEM_UART~1854_q\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~1342_q\,
	combout => \u_RX|MEM_UART~3222_combout\);

-- Location: LCCOMB_X64_Y38_N4
\u_RX|MEM_UART~1470feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1470feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1470feeder_combout\);

-- Location: FF_X64_Y38_N5
\u_RX|MEM_UART~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1470feeder_combout\,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1470_q\);

-- Location: FF_X61_Y38_N1
\u_RX|MEM_UART~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~446_q\);

-- Location: LCCOMB_X61_Y38_N0
\u_RX|MEM_UART~3228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3228_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1470_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~446_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1470_q\,
	datac => \u_RX|MEM_UART~446_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3228_combout\);

-- Location: FF_X61_Y38_N27
\u_RX|MEM_UART~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1982_q\);

-- Location: LCCOMB_X64_Y34_N16
\u_RX|MEM_UART~958feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~958feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~958feeder_combout\);

-- Location: FF_X64_Y34_N17
\u_RX|MEM_UART~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~958feeder_combout\,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~958_q\);

-- Location: LCCOMB_X61_Y38_N26
\u_RX|MEM_UART~3229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3229_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3228_combout\ & (\u_RX|MEM_UART~1982_q\)) # (!\u_RX|MEM_UART~3228_combout\ & ((\u_RX|MEM_UART~958_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3228_combout\,
	datac => \u_RX|MEM_UART~1982_q\,
	datad => \u_RX|MEM_UART~958_q\,
	combout => \u_RX|MEM_UART~3229_combout\);

-- Location: LCCOMB_X65_Y33_N0
\u_RX|MEM_UART~574feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~574feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~574feeder_combout\);

-- Location: FF_X65_Y33_N1
\u_RX|MEM_UART~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~574feeder_combout\,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~574_q\);

-- Location: FF_X65_Y42_N23
\u_RX|MEM_UART~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~62_q\);

-- Location: LCCOMB_X65_Y42_N22
\u_RX|MEM_UART~3225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3225_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~574_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~574_q\,
	datac => \u_RX|MEM_UART~62_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3225_combout\);

-- Location: FF_X57_Y41_N23
\u_RX|MEM_UART~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1598_q\);

-- Location: LCCOMB_X61_Y42_N30
\u_RX|MEM_UART~1086feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1086feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1086feeder_combout\);

-- Location: FF_X61_Y42_N31
\u_RX|MEM_UART~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1086feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1086_q\);

-- Location: LCCOMB_X57_Y41_N22
\u_RX|MEM_UART~3226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3226_combout\ = (\u_RX|MEM_UART~3225_combout\ & (((\u_RX|MEM_UART~1598_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~3225_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1086_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3225_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1598_q\,
	datad => \u_RX|MEM_UART~1086_q\,
	combout => \u_RX|MEM_UART~3226_combout\);

-- Location: FF_X66_Y41_N25
\u_RX|MEM_UART~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~190_q\);

-- Location: LCCOMB_X60_Y39_N28
\u_RX|MEM_UART~1214feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1214feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1214feeder_combout\);

-- Location: FF_X60_Y39_N29
\u_RX|MEM_UART~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1214feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1214_q\);

-- Location: LCCOMB_X66_Y41_N24
\u_RX|MEM_UART~3223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3223_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1214_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~190_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~190_q\,
	datad => \u_RX|MEM_UART~1214_q\,
	combout => \u_RX|MEM_UART~3223_combout\);

-- Location: FF_X60_Y39_N11
\u_RX|MEM_UART~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1726_q\);

-- Location: LCCOMB_X66_Y41_N10
\u_RX|MEM_UART~702feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~702feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~702feeder_combout\);

-- Location: FF_X66_Y41_N11
\u_RX|MEM_UART~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~702feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~702_q\);

-- Location: LCCOMB_X60_Y39_N10
\u_RX|MEM_UART~3224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3224_combout\ = (\u_RX|MEM_UART~3223_combout\ & (((\u_RX|MEM_UART~1726_q\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~3223_combout\ & (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~702_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3223_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1726_q\,
	datad => \u_RX|MEM_UART~702_q\,
	combout => \u_RX|MEM_UART~3224_combout\);

-- Location: LCCOMB_X57_Y42_N18
\u_RX|MEM_UART~3227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3227_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3224_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3226_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3224_combout\,
	combout => \u_RX|MEM_UART~3227_combout\);

-- Location: LCCOMB_X57_Y42_N20
\u_RX|MEM_UART~3230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3230_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3227_combout\ & ((\u_RX|MEM_UART~3229_combout\))) # (!\u_RX|MEM_UART~3227_combout\ & (\u_RX|MEM_UART~3222_combout\)))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~3227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3222_combout\,
	datac => \u_RX|MEM_UART~3229_combout\,
	datad => \u_RX|MEM_UART~3227_combout\,
	combout => \u_RX|MEM_UART~3230_combout\);

-- Location: LCCOMB_X60_Y43_N8
\u_RX|MEM_UART~1310feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1310feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1310feeder_combout\);

-- Location: FF_X60_Y43_N9
\u_RX|MEM_UART~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1310feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1310_q\);

-- Location: FF_X56_Y38_N21
\u_RX|MEM_UART~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1822_q\);

-- Location: LCCOMB_X57_Y36_N2
\u_RX|MEM_UART~798feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~798feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~798feeder_combout\);

-- Location: FF_X57_Y36_N3
\u_RX|MEM_UART~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~798feeder_combout\,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~798_q\);

-- Location: FF_X59_Y37_N3
\u_RX|MEM_UART~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~286_q\);

-- Location: LCCOMB_X59_Y37_N2
\u_RX|MEM_UART~3233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3233_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~798_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~286_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~798_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~286_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3233_combout\);

-- Location: LCCOMB_X56_Y38_N20
\u_RX|MEM_UART~3234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3234_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3233_combout\ & ((\u_RX|MEM_UART~1822_q\))) # (!\u_RX|MEM_UART~3233_combout\ & (\u_RX|MEM_UART~1310_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1310_q\,
	datac => \u_RX|MEM_UART~1822_q\,
	datad => \u_RX|MEM_UART~3233_combout\,
	combout => \u_RX|MEM_UART~3234_combout\);

-- Location: FF_X60_Y41_N29
\u_RX|MEM_UART~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~30_q\);

-- Location: LCCOMB_X56_Y41_N16
\u_RX|MEM_UART~542feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~542feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~542feeder_combout\);

-- Location: FF_X56_Y41_N17
\u_RX|MEM_UART~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~542feeder_combout\,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~542_q\);

-- Location: LCCOMB_X60_Y41_N28
\u_RX|MEM_UART~3235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3235_combout\ = (\i_log_ADDR[7]~input_o\ & (\i_log_ADDR[6]~input_o\)) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~542_q\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~30_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~30_q\,
	datad => \u_RX|MEM_UART~542_q\,
	combout => \u_RX|MEM_UART~3235_combout\);

-- Location: FF_X60_Y41_N11
\u_RX|MEM_UART~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1566_q\);

-- Location: LCCOMB_X61_Y42_N24
\u_RX|MEM_UART~1054feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1054feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1054feeder_combout\);

-- Location: FF_X61_Y42_N25
\u_RX|MEM_UART~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1054feeder_combout\,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1054_q\);

-- Location: LCCOMB_X60_Y41_N10
\u_RX|MEM_UART~3236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3236_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3235_combout\ & (\u_RX|MEM_UART~1566_q\)) # (!\u_RX|MEM_UART~3235_combout\ & ((\u_RX|MEM_UART~1054_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3235_combout\,
	datac => \u_RX|MEM_UART~1566_q\,
	datad => \u_RX|MEM_UART~1054_q\,
	combout => \u_RX|MEM_UART~3236_combout\);

-- Location: LCCOMB_X57_Y37_N28
\u_RX|MEM_UART~3237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3237_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3234_combout\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((!\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~3236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3234_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3236_combout\,
	combout => \u_RX|MEM_UART~3237_combout\);

-- Location: LCCOMB_X57_Y35_N16
\u_RX|MEM_UART~926feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~926feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~926feeder_combout\);

-- Location: FF_X57_Y35_N17
\u_RX|MEM_UART~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~926feeder_combout\,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~926_q\);

-- Location: FF_X59_Y38_N31
\u_RX|MEM_UART~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1950_q\);

-- Location: LCCOMB_X67_Y36_N2
\u_RX|MEM_UART~1438feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1438feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1438feeder_combout\);

-- Location: FF_X67_Y36_N3
\u_RX|MEM_UART~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1438feeder_combout\,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1438_q\);

-- Location: FF_X59_Y38_N1
\u_RX|MEM_UART~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~414_q\);

-- Location: LCCOMB_X59_Y38_N0
\u_RX|MEM_UART~3238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3238_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1438_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~414_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1438_q\,
	datac => \u_RX|MEM_UART~414_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3238_combout\);

-- Location: LCCOMB_X59_Y38_N30
\u_RX|MEM_UART~3239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3239_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3238_combout\ & ((\u_RX|MEM_UART~1950_q\))) # (!\u_RX|MEM_UART~3238_combout\ & (\u_RX|MEM_UART~926_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~926_q\,
	datac => \u_RX|MEM_UART~1950_q\,
	datad => \u_RX|MEM_UART~3238_combout\,
	combout => \u_RX|MEM_UART~3239_combout\);

-- Location: FF_X57_Y40_N5
\u_RX|MEM_UART~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~158_q\);

-- Location: LCCOMB_X57_Y40_N2
\u_RX|MEM_UART~1182feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1182feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1182feeder_combout\);

-- Location: FF_X57_Y40_N3
\u_RX|MEM_UART~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1182feeder_combout\,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1182_q\);

-- Location: LCCOMB_X57_Y40_N4
\u_RX|MEM_UART~3231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3231_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1182_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~158_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~158_q\,
	datad => \u_RX|MEM_UART~1182_q\,
	combout => \u_RX|MEM_UART~3231_combout\);

-- Location: LCCOMB_X56_Y41_N22
\u_RX|MEM_UART~670feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~670feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~670feeder_combout\);

-- Location: FF_X56_Y41_N23
\u_RX|MEM_UART~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~670feeder_combout\,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~670_q\);

-- Location: FF_X59_Y43_N21
\u_RX|MEM_UART~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1694_q\);

-- Location: LCCOMB_X59_Y43_N20
\u_RX|MEM_UART~3232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3232_combout\ = (\u_RX|MEM_UART~3231_combout\ & (((\u_RX|MEM_UART~1694_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3231_combout\ & (\u_RX|MEM_UART~670_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3231_combout\,
	datab => \u_RX|MEM_UART~670_q\,
	datac => \u_RX|MEM_UART~1694_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3232_combout\);

-- Location: LCCOMB_X56_Y37_N24
\u_RX|MEM_UART~3240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3240_combout\ = (\u_RX|MEM_UART~3237_combout\ & ((\u_RX|MEM_UART~3239_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3237_combout\ & (((\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~3232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3237_combout\,
	datab => \u_RX|MEM_UART~3239_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3232_combout\,
	combout => \u_RX|MEM_UART~3240_combout\);

-- Location: LCCOMB_X54_Y39_N8
\u_RX|MEM_UART~3241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3241_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3230_combout\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3240_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3230_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3240_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3241_combout\);

-- Location: LCCOMB_X52_Y37_N2
\u_RX|MEM_UART~1886feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1886feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1886feeder_combout\);

-- Location: FF_X52_Y37_N3
\u_RX|MEM_UART~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1886feeder_combout\,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1886_q\);

-- Location: LCCOMB_X60_Y43_N26
\u_RX|MEM_UART~1758feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1758feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1758feeder_combout\);

-- Location: FF_X60_Y43_N27
\u_RX|MEM_UART~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1758feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1758_q\);

-- Location: FF_X51_Y41_N19
\u_RX|MEM_UART~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1630_q\);

-- Location: LCCOMB_X51_Y41_N18
\u_RX|MEM_UART~3218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3218_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1758_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~1630_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1758_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1630_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3218_combout\);

-- Location: FF_X52_Y38_N29
\u_RX|MEM_UART~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2014_q\);

-- Location: LCCOMB_X52_Y38_N28
\u_RX|MEM_UART~3219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3219_combout\ = (\u_RX|MEM_UART~3218_combout\ & (((\u_RX|MEM_UART~2014_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3218_combout\ & (\u_RX|MEM_UART~1886_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1886_q\,
	datab => \u_RX|MEM_UART~3218_combout\,
	datac => \u_RX|MEM_UART~2014_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3219_combout\);

-- Location: LCCOMB_X49_Y39_N22
\u_RX|MEM_UART~862feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~862feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~862feeder_combout\);

-- Location: FF_X49_Y39_N23
\u_RX|MEM_UART~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~862feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~862_q\);

-- Location: FF_X49_Y39_N13
\u_RX|MEM_UART~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~990_q\);

-- Location: FF_X52_Y41_N11
\u_RX|MEM_UART~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~606_q\);

-- Location: LCCOMB_X52_Y41_N24
\u_RX|MEM_UART~734feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~734feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~734feeder_combout\);

-- Location: FF_X52_Y41_N25
\u_RX|MEM_UART~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~734feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~734_q\);

-- Location: LCCOMB_X52_Y41_N10
\u_RX|MEM_UART~3213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3213_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~734_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~606_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~606_q\,
	datad => \u_RX|MEM_UART~734_q\,
	combout => \u_RX|MEM_UART~3213_combout\);

-- Location: LCCOMB_X49_Y39_N12
\u_RX|MEM_UART~3214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3214_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3213_combout\ & ((\u_RX|MEM_UART~990_q\))) # (!\u_RX|MEM_UART~3213_combout\ & (\u_RX|MEM_UART~862_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~862_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~990_q\,
	datad => \u_RX|MEM_UART~3213_combout\,
	combout => \u_RX|MEM_UART~3214_combout\);

-- Location: FF_X51_Y42_N23
\u_RX|MEM_UART~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~94_q\);

-- Location: LCCOMB_X52_Y37_N8
\u_RX|MEM_UART~350feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~350feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~350feeder_combout\);

-- Location: FF_X52_Y37_N9
\u_RX|MEM_UART~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~350feeder_combout\,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~350_q\);

-- Location: LCCOMB_X51_Y42_N22
\u_RX|MEM_UART~3215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3215_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~350_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~94_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~94_q\,
	datad => \u_RX|MEM_UART~350_q\,
	combout => \u_RX|MEM_UART~3215_combout\);

-- Location: FF_X51_Y42_N21
\u_RX|MEM_UART~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~478_q\);

-- Location: LCCOMB_X55_Y40_N22
\u_RX|MEM_UART~222feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~222feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~222feeder_combout\);

-- Location: FF_X55_Y40_N23
\u_RX|MEM_UART~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~222feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~222_q\);

-- Location: LCCOMB_X51_Y42_N20
\u_RX|MEM_UART~3216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3216_combout\ = (\u_RX|MEM_UART~3215_combout\ & (((\u_RX|MEM_UART~478_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3215_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~222_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3215_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~478_q\,
	datad => \u_RX|MEM_UART~222_q\,
	combout => \u_RX|MEM_UART~3216_combout\);

-- Location: LCCOMB_X54_Y39_N16
\u_RX|MEM_UART~3217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3217_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3214_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3216_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3214_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3216_combout\,
	combout => \u_RX|MEM_UART~3217_combout\);

-- Location: LCCOMB_X60_Y37_N0
\u_RX|MEM_UART~1374feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1374feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1374feeder_combout\);

-- Location: FF_X60_Y37_N1
\u_RX|MEM_UART~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1374feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1374_q\);

-- Location: FF_X55_Y43_N19
\u_RX|MEM_UART~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1118_q\);

-- Location: LCCOMB_X55_Y43_N18
\u_RX|MEM_UART~3211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3211_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1374_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~1118_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1374_q\,
	datac => \u_RX|MEM_UART~1118_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3211_combout\);

-- Location: FF_X50_Y40_N31
\u_RX|MEM_UART~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1502_q\);

-- Location: LCCOMB_X56_Y40_N26
\u_RX|MEM_UART~1246feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1246feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1246feeder_combout\);

-- Location: FF_X56_Y40_N27
\u_RX|MEM_UART~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1246feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1246_q\);

-- Location: LCCOMB_X50_Y40_N30
\u_RX|MEM_UART~3212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3212_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3211_combout\ & (\u_RX|MEM_UART~1502_q\)) # (!\u_RX|MEM_UART~3211_combout\ & ((\u_RX|MEM_UART~1246_q\))))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3211_combout\,
	datac => \u_RX|MEM_UART~1502_q\,
	datad => \u_RX|MEM_UART~1246_q\,
	combout => \u_RX|MEM_UART~3212_combout\);

-- Location: LCCOMB_X54_Y39_N2
\u_RX|MEM_UART~3220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3220_combout\ = (\u_RX|MEM_UART~3217_combout\ & ((\u_RX|MEM_UART~3219_combout\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3217_combout\ & (((\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~3212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3219_combout\,
	datab => \u_RX|MEM_UART~3217_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3212_combout\,
	combout => \u_RX|MEM_UART~3220_combout\);

-- Location: LCCOMB_X54_Y39_N22
\u_RX|MEM_UART~3252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3252_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3241_combout\ & (\u_RX|MEM_UART~3251_combout\)) # (!\u_RX|MEM_UART~3241_combout\ & ((\u_RX|MEM_UART~3220_combout\))))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~3241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3251_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3241_combout\,
	datad => \u_RX|MEM_UART~3220_combout\,
	combout => \u_RX|MEM_UART~3252_combout\);

-- Location: LCCOMB_X58_Y41_N12
\u_RX|MEM_UART~1166feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1166feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1166feeder_combout\);

-- Location: FF_X58_Y41_N13
\u_RX|MEM_UART~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1166feeder_combout\,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1166_q\);

-- Location: FF_X58_Y41_N15
\u_RX|MEM_UART~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1678_q\);

-- Location: LCCOMB_X58_Y34_N30
\u_RX|MEM_UART~654feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~654feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~654feeder_combout\);

-- Location: FF_X58_Y34_N31
\u_RX|MEM_UART~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~654feeder_combout\,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~654_q\);

-- Location: FF_X65_Y39_N31
\u_RX|MEM_UART~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~142_q\);

-- Location: LCCOMB_X65_Y39_N30
\u_RX|MEM_UART~3373\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3373_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~654_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~142_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~654_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~142_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3373_combout\);

-- Location: LCCOMB_X58_Y41_N14
\u_RX|MEM_UART~3374\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3374_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3373_combout\ & ((\u_RX|MEM_UART~1678_q\))) # (!\u_RX|MEM_UART~3373_combout\ & (\u_RX|MEM_UART~1166_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1166_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1678_q\,
	datad => \u_RX|MEM_UART~3373_combout\,
	combout => \u_RX|MEM_UART~3374_combout\);

-- Location: LCCOMB_X59_Y34_N28
\u_RX|MEM_UART~782feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~782feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~782feeder_combout\);

-- Location: FF_X59_Y34_N29
\u_RX|MEM_UART~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~782feeder_combout\,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~782_q\);

-- Location: FF_X58_Y40_N7
\u_RX|MEM_UART~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~270_q\);

-- Location: LCCOMB_X58_Y40_N20
\u_RX|MEM_UART~1294feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1294feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1294feeder_combout\);

-- Location: FF_X58_Y40_N21
\u_RX|MEM_UART~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1294feeder_combout\,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1294_q\);

-- Location: LCCOMB_X58_Y40_N6
\u_RX|MEM_UART~3371\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3371_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1294_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~270_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~270_q\,
	datad => \u_RX|MEM_UART~1294_q\,
	combout => \u_RX|MEM_UART~3371_combout\);

-- Location: FF_X59_Y40_N7
\u_RX|MEM_UART~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1806_q\);

-- Location: LCCOMB_X59_Y40_N6
\u_RX|MEM_UART~3372\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3372_combout\ = (\u_RX|MEM_UART~3371_combout\ & (((\u_RX|MEM_UART~1806_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3371_combout\ & (\u_RX|MEM_UART~782_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~782_q\,
	datab => \u_RX|MEM_UART~3371_combout\,
	datac => \u_RX|MEM_UART~1806_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3372_combout\);

-- Location: LCCOMB_X56_Y42_N22
\u_RX|MEM_UART~3375\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3375_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3372_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3374_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~3372_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3375_combout\);

-- Location: LCCOMB_X59_Y34_N10
\u_RX|MEM_UART~1038feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1038feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1038feeder_combout\);

-- Location: FF_X59_Y34_N11
\u_RX|MEM_UART~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1038feeder_combout\,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1038_q\);

-- Location: FF_X60_Y38_N5
\u_RX|MEM_UART~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2062_q\);

-- Location: FF_X64_Y35_N21
\u_RX|MEM_UART~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~526_q\);

-- Location: LCCOMB_X59_Y36_N24
\u_RX|MEM_UART~1550feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1550feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1550feeder_combout\);

-- Location: FF_X59_Y36_N25
\u_RX|MEM_UART~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1550feeder_combout\,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1550_q\);

-- Location: LCCOMB_X64_Y35_N20
\u_RX|MEM_UART~3376\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3376_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1550_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~526_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~526_q\,
	datad => \u_RX|MEM_UART~1550_q\,
	combout => \u_RX|MEM_UART~3376_combout\);

-- Location: LCCOMB_X60_Y38_N4
\u_RX|MEM_UART~3377\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3377_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3376_combout\ & ((\u_RX|MEM_UART~2062_q\))) # (!\u_RX|MEM_UART~3376_combout\ & (\u_RX|MEM_UART~1038_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1038_q\,
	datac => \u_RX|MEM_UART~2062_q\,
	datad => \u_RX|MEM_UART~3376_combout\,
	combout => \u_RX|MEM_UART~3377_combout\);

-- Location: LCCOMB_X54_Y33_N16
\u_RX|MEM_UART~1422feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1422feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1422feeder_combout\);

-- Location: FF_X54_Y33_N17
\u_RX|MEM_UART~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1422feeder_combout\,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1422_q\);

-- Location: FF_X55_Y37_N19
\u_RX|MEM_UART~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1934_q\);

-- Location: LCCOMB_X55_Y34_N6
\u_RX|MEM_UART~910feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~910feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~910feeder_combout\);

-- Location: FF_X55_Y34_N7
\u_RX|MEM_UART~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~910feeder_combout\,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~910_q\);

-- Location: FF_X55_Y34_N5
\u_RX|MEM_UART~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~398_q\);

-- Location: LCCOMB_X55_Y34_N4
\u_RX|MEM_UART~3369\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3369_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~910_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~398_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~910_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~398_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3369_combout\);

-- Location: LCCOMB_X55_Y37_N18
\u_RX|MEM_UART~3370\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3370_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3369_combout\ & ((\u_RX|MEM_UART~1934_q\))) # (!\u_RX|MEM_UART~3369_combout\ & (\u_RX|MEM_UART~1422_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1422_q\,
	datac => \u_RX|MEM_UART~1934_q\,
	datad => \u_RX|MEM_UART~3369_combout\,
	combout => \u_RX|MEM_UART~3370_combout\);

-- Location: LCCOMB_X56_Y42_N12
\u_RX|MEM_UART~3378\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3378_combout\ = (\u_RX|MEM_UART~3375_combout\ & ((\u_RX|MEM_UART~3377_combout\) # ((!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3375_combout\ & (((\i_log_ADDR[5]~input_o\ & \u_RX|MEM_UART~3370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3375_combout\,
	datab => \u_RX|MEM_UART~3377_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~3370_combout\,
	combout => \u_RX|MEM_UART~3378_combout\);

-- Location: FF_X55_Y41_N1
\u_RX|MEM_UART~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1582_q\);

-- Location: LCCOMB_X57_Y36_N16
\u_RX|MEM_UART~1838feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1838feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1838feeder_combout\);

-- Location: FF_X57_Y36_N17
\u_RX|MEM_UART~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1838feeder_combout\,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1838_q\);

-- Location: LCCOMB_X55_Y41_N0
\u_RX|MEM_UART~3365\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3365_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1838_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1582_q\,
	datad => \u_RX|MEM_UART~1838_q\,
	combout => \u_RX|MEM_UART~3365_combout\);

-- Location: FF_X59_Y42_N13
\u_RX|MEM_UART~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1966_q\);

-- Location: FF_X60_Y42_N17
\u_RX|MEM_UART~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1710_q\);

-- Location: LCCOMB_X59_Y42_N12
\u_RX|MEM_UART~3366\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3366_combout\ = (\u_RX|MEM_UART~3365_combout\ & (((\u_RX|MEM_UART~1966_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3365_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1710_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3365_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1966_q\,
	datad => \u_RX|MEM_UART~1710_q\,
	combout => \u_RX|MEM_UART~3366_combout\);

-- Location: FF_X61_Y34_N13
\u_RX|MEM_UART~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~558_q\);

-- Location: LCCOMB_X60_Y36_N12
\u_RX|MEM_UART~814feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~814feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~814feeder_combout\);

-- Location: FF_X60_Y36_N13
\u_RX|MEM_UART~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~814feeder_combout\,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~814_q\);

-- Location: LCCOMB_X61_Y34_N12
\u_RX|MEM_UART~3358\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3358_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~814_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~558_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~558_q\,
	datad => \u_RX|MEM_UART~814_q\,
	combout => \u_RX|MEM_UART~3358_combout\);

-- Location: FF_X61_Y34_N23
\u_RX|MEM_UART~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~942_q\);

-- Location: LCCOMB_X60_Y34_N22
\u_RX|MEM_UART~686feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~686feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~686feeder_combout\);

-- Location: FF_X60_Y34_N23
\u_RX|MEM_UART~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~686feeder_combout\,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~686_q\);

-- Location: LCCOMB_X61_Y34_N22
\u_RX|MEM_UART~3359\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3359_combout\ = (\u_RX|MEM_UART~3358_combout\ & (((\u_RX|MEM_UART~942_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3358_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~686_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3358_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~942_q\,
	datad => \u_RX|MEM_UART~686_q\,
	combout => \u_RX|MEM_UART~3359_combout\);

-- Location: FF_X65_Y36_N13
\u_RX|MEM_UART~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~46_q\);

-- Location: LCCOMB_X60_Y40_N26
\u_RX|MEM_UART~174feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~174feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~174feeder_combout\);

-- Location: FF_X60_Y40_N27
\u_RX|MEM_UART~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~174feeder_combout\,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~174_q\);

-- Location: LCCOMB_X65_Y36_N12
\u_RX|MEM_UART~3362\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3362_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~174_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~46_q\,
	datad => \u_RX|MEM_UART~174_q\,
	combout => \u_RX|MEM_UART~3362_combout\);

-- Location: FF_X61_Y36_N9
\u_RX|MEM_UART~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~430_q\);

-- Location: LCCOMB_X58_Y37_N8
\u_RX|MEM_UART~302feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~302feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~302feeder_combout\);

-- Location: FF_X58_Y37_N9
\u_RX|MEM_UART~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~302feeder_combout\,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~302_q\);

-- Location: LCCOMB_X61_Y36_N8
\u_RX|MEM_UART~3363\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3363_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3362_combout\ & (\u_RX|MEM_UART~430_q\)) # (!\u_RX|MEM_UART~3362_combout\ & ((\u_RX|MEM_UART~302_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3362_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3362_combout\,
	datac => \u_RX|MEM_UART~430_q\,
	datad => \u_RX|MEM_UART~302_q\,
	combout => \u_RX|MEM_UART~3363_combout\);

-- Location: LCCOMB_X58_Y37_N6
\u_RX|MEM_UART~1326feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1326feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1326feeder_combout\);

-- Location: FF_X58_Y37_N7
\u_RX|MEM_UART~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1326feeder_combout\,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1326_q\);

-- Location: FF_X65_Y40_N21
\u_RX|MEM_UART~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1454_q\);

-- Location: FF_X64_Y40_N9
\u_RX|MEM_UART~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1070_q\);

-- Location: LCCOMB_X64_Y40_N2
\u_RX|MEM_UART~1198feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1198feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1198feeder_combout\);

-- Location: FF_X64_Y40_N3
\u_RX|MEM_UART~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1198feeder_combout\,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1198_q\);

-- Location: LCCOMB_X64_Y40_N8
\u_RX|MEM_UART~3360\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3360_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1198_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1070_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1070_q\,
	datad => \u_RX|MEM_UART~1198_q\,
	combout => \u_RX|MEM_UART~3360_combout\);

-- Location: LCCOMB_X65_Y40_N20
\u_RX|MEM_UART~3361\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3361_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3360_combout\ & ((\u_RX|MEM_UART~1454_q\))) # (!\u_RX|MEM_UART~3360_combout\ & (\u_RX|MEM_UART~1326_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1326_q\,
	datac => \u_RX|MEM_UART~1454_q\,
	datad => \u_RX|MEM_UART~3360_combout\,
	combout => \u_RX|MEM_UART~3361_combout\);

-- Location: LCCOMB_X65_Y40_N26
\u_RX|MEM_UART~3364\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3364_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\) # (\u_RX|MEM_UART~3361_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3363_combout\ & (!\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3363_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3361_combout\,
	combout => \u_RX|MEM_UART~3364_combout\);

-- Location: LCCOMB_X59_Y42_N10
\u_RX|MEM_UART~3367\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3367_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3364_combout\ & (\u_RX|MEM_UART~3366_combout\)) # (!\u_RX|MEM_UART~3364_combout\ & ((\u_RX|MEM_UART~3359_combout\))))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~3364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3366_combout\,
	datab => \u_RX|MEM_UART~3359_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3364_combout\,
	combout => \u_RX|MEM_UART~3367_combout\);

-- Location: FF_X54_Y38_N5
\u_RX|MEM_UART~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~622_q\);

-- Location: LCCOMB_X51_Y34_N24
\u_RX|MEM_UART~878feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~878feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~878feeder_combout\);

-- Location: FF_X51_Y34_N25
\u_RX|MEM_UART~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~878feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~878_q\);

-- Location: LCCOMB_X54_Y38_N4
\u_RX|MEM_UART~3348\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3348_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~878_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~622_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~622_q\,
	datad => \u_RX|MEM_UART~878_q\,
	combout => \u_RX|MEM_UART~3348_combout\);

-- Location: FF_X51_Y38_N19
\u_RX|MEM_UART~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1006_q\);

-- Location: LCCOMB_X54_Y38_N22
\u_RX|MEM_UART~750feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~750feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~750feeder_combout\);

-- Location: FF_X54_Y38_N23
\u_RX|MEM_UART~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~750feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~750_q\);

-- Location: LCCOMB_X51_Y38_N18
\u_RX|MEM_UART~3349\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3349_combout\ = (\u_RX|MEM_UART~3348_combout\ & (((\u_RX|MEM_UART~1006_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3348_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~750_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3348_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1006_q\,
	datad => \u_RX|MEM_UART~750_q\,
	combout => \u_RX|MEM_UART~3349_combout\);

-- Location: FF_X55_Y42_N21
\u_RX|MEM_UART~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1134_q\);

-- Location: LCCOMB_X55_Y42_N6
\u_RX|MEM_UART~1262feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1262feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1262feeder_combout\);

-- Location: FF_X55_Y42_N7
\u_RX|MEM_UART~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1262feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1262_q\);

-- Location: LCCOMB_X55_Y42_N20
\u_RX|MEM_UART~3350\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3350_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1262_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1134_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1134_q\,
	datad => \u_RX|MEM_UART~1262_q\,
	combout => \u_RX|MEM_UART~3350_combout\);

-- Location: LCCOMB_X52_Y40_N24
\u_RX|MEM_UART~1390feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1390feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1390feeder_combout\);

-- Location: FF_X52_Y40_N25
\u_RX|MEM_UART~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1390feeder_combout\,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1390_q\);

-- Location: FF_X55_Y40_N9
\u_RX|MEM_UART~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1518_q\);

-- Location: LCCOMB_X55_Y40_N8
\u_RX|MEM_UART~3351\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3351_combout\ = (\u_RX|MEM_UART~3350_combout\ & (((\u_RX|MEM_UART~1518_q\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3350_combout\ & (\u_RX|MEM_UART~1390_q\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3350_combout\,
	datab => \u_RX|MEM_UART~1390_q\,
	datac => \u_RX|MEM_UART~1518_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3351_combout\);

-- Location: LCCOMB_X52_Y40_N22
\u_RX|MEM_UART~366feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~366feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~366feeder_combout\);

-- Location: FF_X52_Y40_N23
\u_RX|MEM_UART~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~366feeder_combout\,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~366_q\);

-- Location: FF_X50_Y39_N3
\u_RX|MEM_UART~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~494_q\);

-- Location: LCCOMB_X52_Y39_N10
\u_RX|MEM_UART~238feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~238feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~238feeder_combout\);

-- Location: FF_X52_Y39_N11
\u_RX|MEM_UART~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~238feeder_combout\,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~238_q\);

-- Location: FF_X50_Y39_N17
\u_RX|MEM_UART~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~110_q\);

-- Location: LCCOMB_X50_Y39_N16
\u_RX|MEM_UART~3352\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3352_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~238_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~110_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~238_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~110_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3352_combout\);

-- Location: LCCOMB_X50_Y39_N2
\u_RX|MEM_UART~3353\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3353_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3352_combout\ & ((\u_RX|MEM_UART~494_q\))) # (!\u_RX|MEM_UART~3352_combout\ & (\u_RX|MEM_UART~366_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~366_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~494_q\,
	datad => \u_RX|MEM_UART~3352_combout\,
	combout => \u_RX|MEM_UART~3353_combout\);

-- Location: LCCOMB_X55_Y40_N18
\u_RX|MEM_UART~3354\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3354_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3351_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((!\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~3353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3351_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3353_combout\,
	combout => \u_RX|MEM_UART~3354_combout\);

-- Location: LCCOMB_X60_Y42_N22
\u_RX|MEM_UART~1774feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1774feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1774feeder_combout\);

-- Location: FF_X60_Y42_N23
\u_RX|MEM_UART~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1774feeder_combout\,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1774_q\);

-- Location: FF_X55_Y38_N25
\u_RX|MEM_UART~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2030_q\);

-- Location: FF_X55_Y38_N19
\u_RX|MEM_UART~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1646_q\);

-- Location: LCCOMB_X50_Y37_N8
\u_RX|MEM_UART~1902feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1902feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1902feeder_combout\);

-- Location: FF_X50_Y37_N9
\u_RX|MEM_UART~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1902feeder_combout\,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1902_q\);

-- Location: LCCOMB_X55_Y38_N18
\u_RX|MEM_UART~3355\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3355_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1902_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1646_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1646_q\,
	datad => \u_RX|MEM_UART~1902_q\,
	combout => \u_RX|MEM_UART~3355_combout\);

-- Location: LCCOMB_X55_Y38_N24
\u_RX|MEM_UART~3356\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3356_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3355_combout\ & ((\u_RX|MEM_UART~2030_q\))) # (!\u_RX|MEM_UART~3355_combout\ & (\u_RX|MEM_UART~1774_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1774_q\,
	datac => \u_RX|MEM_UART~2030_q\,
	datad => \u_RX|MEM_UART~3355_combout\,
	combout => \u_RX|MEM_UART~3356_combout\);

-- Location: LCCOMB_X56_Y38_N26
\u_RX|MEM_UART~3357\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3357_combout\ = (\u_RX|MEM_UART~3354_combout\ & (((\u_RX|MEM_UART~3356_combout\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3354_combout\ & (\u_RX|MEM_UART~3349_combout\ & (\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3349_combout\,
	datab => \u_RX|MEM_UART~3354_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3356_combout\,
	combout => \u_RX|MEM_UART~3357_combout\);

-- Location: LCCOMB_X56_Y42_N20
\u_RX|MEM_UART~3368\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3368_combout\ = (\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3357_combout\) # (\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3367_combout\ & ((!\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3367_combout\,
	datac => \u_RX|MEM_UART~3357_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3368_combout\);

-- Location: LCCOMB_X65_Y37_N22
\u_RX|MEM_UART~334feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~334feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~334feeder_combout\);

-- Location: FF_X65_Y37_N23
\u_RX|MEM_UART~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~334feeder_combout\,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~334_q\);

-- Location: FF_X61_Y37_N19
\u_RX|MEM_UART~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~462_q\);

-- Location: LCCOMB_X66_Y39_N24
\u_RX|MEM_UART~206feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~206feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~206feeder_combout\);

-- Location: FF_X66_Y39_N25
\u_RX|MEM_UART~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~206feeder_combout\,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~206_q\);

-- Location: FF_X65_Y39_N29
\u_RX|MEM_UART~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~78_q\);

-- Location: LCCOMB_X65_Y39_N28
\u_RX|MEM_UART~3342\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3342_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~206_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~78_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~206_q\,
	datac => \u_RX|MEM_UART~78_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3342_combout\);

-- Location: LCCOMB_X61_Y37_N18
\u_RX|MEM_UART~3343\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3343_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3342_combout\ & ((\u_RX|MEM_UART~462_q\))) # (!\u_RX|MEM_UART~3342_combout\ & (\u_RX|MEM_UART~334_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~334_q\,
	datac => \u_RX|MEM_UART~462_q\,
	datad => \u_RX|MEM_UART~3342_combout\,
	combout => \u_RX|MEM_UART~3343_combout\);

-- Location: LCCOMB_X67_Y38_N14
\u_RX|MEM_UART~718feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~718feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~718feeder_combout\);

-- Location: FF_X67_Y38_N15
\u_RX|MEM_UART~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~718feeder_combout\,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~718_q\);

-- Location: LCCOMB_X65_Y37_N8
\u_RX|MEM_UART~846feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~846feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~846feeder_combout\);

-- Location: FF_X65_Y37_N9
\u_RX|MEM_UART~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~846feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~846_q\);

-- Location: FF_X64_Y37_N9
\u_RX|MEM_UART~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~590_q\);

-- Location: LCCOMB_X64_Y37_N8
\u_RX|MEM_UART~3340\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3340_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~846_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~846_q\,
	datac => \u_RX|MEM_UART~590_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3340_combout\);

-- Location: FF_X64_Y37_N7
\u_RX|MEM_UART~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~974_q\);

-- Location: LCCOMB_X64_Y37_N6
\u_RX|MEM_UART~3341\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3341_combout\ = (\u_RX|MEM_UART~3340_combout\ & (((\u_RX|MEM_UART~974_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3340_combout\ & (\u_RX|MEM_UART~718_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~718_q\,
	datab => \u_RX|MEM_UART~3340_combout\,
	datac => \u_RX|MEM_UART~974_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3341_combout\);

-- Location: LCCOMB_X66_Y37_N14
\u_RX|MEM_UART~3344\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3344_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3341_combout\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3343_combout\,
	datac => \u_RX|MEM_UART~3341_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3344_combout\);

-- Location: LCCOMB_X63_Y39_N0
\u_RX|MEM_UART~1230feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1230feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1230feeder_combout\);

-- Location: FF_X63_Y39_N1
\u_RX|MEM_UART~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1230feeder_combout\,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1230_q\);

-- Location: FF_X63_Y39_N27
\u_RX|MEM_UART~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1102_q\);

-- Location: LCCOMB_X63_Y39_N26
\u_RX|MEM_UART~3338\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3338_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1230_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~1102_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1230_q\,
	datac => \u_RX|MEM_UART~1102_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3338_combout\);

-- Location: FF_X66_Y38_N19
\u_RX|MEM_UART~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1358_q\);

-- Location: LCCOMB_X65_Y38_N28
\u_RX|MEM_UART~1486feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1486feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1486feeder_combout\);

-- Location: FF_X65_Y38_N29
\u_RX|MEM_UART~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1486feeder_combout\,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1486_q\);

-- Location: LCCOMB_X66_Y38_N18
\u_RX|MEM_UART~3339\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3339_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3338_combout\ & ((\u_RX|MEM_UART~1486_q\))) # (!\u_RX|MEM_UART~3338_combout\ & (\u_RX|MEM_UART~1358_q\)))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3338_combout\,
	datac => \u_RX|MEM_UART~1358_q\,
	datad => \u_RX|MEM_UART~1486_q\,
	combout => \u_RX|MEM_UART~3339_combout\);

-- Location: LCCOMB_X62_Y41_N2
\u_RX|MEM_UART~1742feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1742feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1742feeder_combout\);

-- Location: FF_X62_Y41_N3
\u_RX|MEM_UART~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1742feeder_combout\,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1742_q\);

-- Location: FF_X62_Y38_N29
\u_RX|MEM_UART~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1998_q\);

-- Location: FF_X62_Y38_N11
\u_RX|MEM_UART~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1614_q\);

-- Location: LCCOMB_X63_Y33_N20
\u_RX|MEM_UART~1870feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1870feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1870feeder_combout\);

-- Location: FF_X63_Y33_N21
\u_RX|MEM_UART~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1870feeder_combout\,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1870_q\);

-- Location: LCCOMB_X62_Y38_N10
\u_RX|MEM_UART~3345\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3345_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1870_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1614_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1614_q\,
	datad => \u_RX|MEM_UART~1870_q\,
	combout => \u_RX|MEM_UART~3345_combout\);

-- Location: LCCOMB_X62_Y38_N28
\u_RX|MEM_UART~3346\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3346_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3345_combout\ & ((\u_RX|MEM_UART~1998_q\))) # (!\u_RX|MEM_UART~3345_combout\ & (\u_RX|MEM_UART~1742_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1742_q\,
	datac => \u_RX|MEM_UART~1998_q\,
	datad => \u_RX|MEM_UART~3345_combout\,
	combout => \u_RX|MEM_UART~3346_combout\);

-- Location: LCCOMB_X66_Y38_N12
\u_RX|MEM_UART~3347\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3347_combout\ = (\u_RX|MEM_UART~3344_combout\ & (((\u_RX|MEM_UART~3346_combout\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3344_combout\ & (\u_RX|MEM_UART~3339_combout\ & (\i_log_ADDR[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3344_combout\,
	datab => \u_RX|MEM_UART~3339_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3346_combout\,
	combout => \u_RX|MEM_UART~3347_combout\);

-- Location: LCCOMB_X56_Y42_N26
\u_RX|MEM_UART~3379\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3379_combout\ = (\u_RX|MEM_UART~3368_combout\ & ((\u_RX|MEM_UART~3378_combout\) # ((!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3368_combout\ & (((\u_RX|MEM_UART~3347_combout\ & \i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3378_combout\,
	datab => \u_RX|MEM_UART~3368_combout\,
	datac => \u_RX|MEM_UART~3347_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3379_combout\);

-- Location: LCCOMB_X66_Y34_N12
\u_RX|MEM_UART~1478feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1478feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1478feeder_combout\);

-- Location: FF_X66_Y34_N13
\u_RX|MEM_UART~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1478feeder_combout\,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1478_q\);

-- Location: FF_X60_Y32_N11
\u_RX|MEM_UART~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1542_q\);

-- Location: FF_X66_Y36_N29
\u_RX|MEM_UART~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1446_q\);

-- Location: LCCOMB_X58_Y33_N0
\u_RX|MEM_UART~1510feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1510feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1510feeder_combout\);

-- Location: FF_X58_Y33_N1
\u_RX|MEM_UART~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1510feeder_combout\,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1510_q\);

-- Location: LCCOMB_X66_Y36_N28
\u_RX|MEM_UART~3284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3284_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1510_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1446_q\,
	datad => \u_RX|MEM_UART~1510_q\,
	combout => \u_RX|MEM_UART~3284_combout\);

-- Location: LCCOMB_X60_Y32_N10
\u_RX|MEM_UART~3285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3285_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3284_combout\ & ((\u_RX|MEM_UART~1542_q\))) # (!\u_RX|MEM_UART~3284_combout\ & (\u_RX|MEM_UART~1478_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1478_q\,
	datac => \u_RX|MEM_UART~1542_q\,
	datad => \u_RX|MEM_UART~3284_combout\,
	combout => \u_RX|MEM_UART~3285_combout\);

-- Location: LCCOMB_X57_Y31_N8
\u_RX|MEM_UART~998feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~998feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~998feeder_combout\);

-- Location: FF_X57_Y31_N9
\u_RX|MEM_UART~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~998feeder_combout\,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~998_q\);

-- Location: FF_X60_Y31_N11
\u_RX|MEM_UART~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1030_q\);

-- Location: FF_X63_Y31_N9
\u_RX|MEM_UART~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~934_q\);

-- Location: LCCOMB_X67_Y34_N20
\u_RX|MEM_UART~966feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~966feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~966feeder_combout\);

-- Location: FF_X67_Y34_N21
\u_RX|MEM_UART~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~966feeder_combout\,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~966_q\);

-- Location: LCCOMB_X63_Y31_N8
\u_RX|MEM_UART~3286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3286_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~966_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~934_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~934_q\,
	datad => \u_RX|MEM_UART~966_q\,
	combout => \u_RX|MEM_UART~3286_combout\);

-- Location: LCCOMB_X60_Y31_N10
\u_RX|MEM_UART~3287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3287_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3286_combout\ & ((\u_RX|MEM_UART~1030_q\))) # (!\u_RX|MEM_UART~3286_combout\ & (\u_RX|MEM_UART~998_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~998_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1030_q\,
	datad => \u_RX|MEM_UART~3286_combout\,
	combout => \u_RX|MEM_UART~3287_combout\);

-- Location: LCCOMB_X66_Y34_N18
\u_RX|MEM_UART~454feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~454feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~454feeder_combout\);

-- Location: FF_X66_Y34_N19
\u_RX|MEM_UART~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~454feeder_combout\,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~454_q\);

-- Location: FF_X60_Y35_N17
\u_RX|MEM_UART~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~518_q\);

-- Location: LCCOMB_X58_Y33_N22
\u_RX|MEM_UART~486feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~486feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~486feeder_combout\);

-- Location: FF_X58_Y33_N23
\u_RX|MEM_UART~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~486feeder_combout\,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~486_q\);

-- Location: FF_X61_Y36_N7
\u_RX|MEM_UART~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~422_q\);

-- Location: LCCOMB_X61_Y36_N6
\u_RX|MEM_UART~3288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3288_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~486_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~422_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~486_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~422_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3288_combout\);

-- Location: LCCOMB_X60_Y35_N16
\u_RX|MEM_UART~3289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3289_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3288_combout\ & ((\u_RX|MEM_UART~518_q\))) # (!\u_RX|MEM_UART~3288_combout\ & (\u_RX|MEM_UART~454_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~454_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~518_q\,
	datad => \u_RX|MEM_UART~3288_combout\,
	combout => \u_RX|MEM_UART~3289_combout\);

-- Location: LCCOMB_X60_Y32_N8
\u_RX|MEM_UART~3290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3290_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3287_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3289_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3287_combout\,
	datab => \u_RX|MEM_UART~3289_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3290_combout\);

-- Location: LCCOMB_X57_Y34_N8
\u_RX|MEM_UART~2022feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2022feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~2022feeder_combout\);

-- Location: FF_X57_Y34_N9
\u_RX|MEM_UART~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2022feeder_combout\,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2022_q\);

-- Location: FF_X60_Y35_N27
\u_RX|MEM_UART~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2054_q\);

-- Location: LCCOMB_X65_Y32_N2
\u_RX|MEM_UART~1958feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1958feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1958feeder_combout\);

-- Location: FF_X65_Y32_N3
\u_RX|MEM_UART~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1958feeder_combout\,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1958_q\);

-- Location: LCCOMB_X67_Y37_N12
\u_RX|MEM_UART~1990feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1990feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1990feeder_combout\);

-- Location: FF_X67_Y37_N13
\u_RX|MEM_UART~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1990feeder_combout\,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1990_q\);

-- Location: LCCOMB_X65_Y35_N18
\u_RX|MEM_UART~3291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3291_combout\ = (\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1990_q\) # (\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1958_q\ & ((!\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1958_q\,
	datac => \u_RX|MEM_UART~1990_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3291_combout\);

-- Location: LCCOMB_X60_Y35_N26
\u_RX|MEM_UART~3292\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3292_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3291_combout\ & ((\u_RX|MEM_UART~2054_q\))) # (!\u_RX|MEM_UART~3291_combout\ & (\u_RX|MEM_UART~2022_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~2022_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~2054_q\,
	datad => \u_RX|MEM_UART~3291_combout\,
	combout => \u_RX|MEM_UART~3292_combout\);

-- Location: LCCOMB_X60_Y32_N6
\u_RX|MEM_UART~3293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3293_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3290_combout\ & ((\u_RX|MEM_UART~3292_combout\))) # (!\u_RX|MEM_UART~3290_combout\ & (\u_RX|MEM_UART~3285_combout\)))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~3290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3285_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~3290_combout\,
	datad => \u_RX|MEM_UART~3292_combout\,
	combout => \u_RX|MEM_UART~3293_combout\);

-- Location: FF_X56_Y35_N11
\u_RX|MEM_UART~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~550_q\);

-- Location: LCCOMB_X66_Y35_N20
\u_RX|MEM_UART~582feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~582feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~582feeder_combout\);

-- Location: FF_X66_Y35_N21
\u_RX|MEM_UART~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~582feeder_combout\,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~582_q\);

-- Location: LCCOMB_X56_Y35_N10
\u_RX|MEM_UART~3273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3273_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~582_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~550_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~550_q\,
	datad => \u_RX|MEM_UART~582_q\,
	combout => \u_RX|MEM_UART~3273_combout\);

-- Location: FF_X56_Y35_N17
\u_RX|MEM_UART~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~646_q\);

-- Location: LCCOMB_X57_Y31_N18
\u_RX|MEM_UART~614feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~614feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~614feeder_combout\);

-- Location: FF_X57_Y31_N19
\u_RX|MEM_UART~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~614feeder_combout\,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~614_q\);

-- Location: LCCOMB_X56_Y35_N16
\u_RX|MEM_UART~3274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3274_combout\ = (\u_RX|MEM_UART~3273_combout\ & (((\u_RX|MEM_UART~646_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3273_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~614_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3273_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~646_q\,
	datad => \u_RX|MEM_UART~614_q\,
	combout => \u_RX|MEM_UART~3274_combout\);

-- Location: LCCOMB_X52_Y35_N22
\u_RX|MEM_UART~102feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~102feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~102feeder_combout\);

-- Location: FF_X52_Y35_N23
\u_RX|MEM_UART~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~102feeder_combout\,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~102_q\);

-- Location: FF_X58_Y35_N15
\u_RX|MEM_UART~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~38_q\);

-- Location: LCCOMB_X58_Y35_N14
\u_RX|MEM_UART~3277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3277_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~102_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~102_q\,
	datac => \u_RX|MEM_UART~38_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3277_combout\);

-- Location: LCCOMB_X63_Y35_N24
\u_RX|MEM_UART~70feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~70feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~70feeder_combout\);

-- Location: FF_X63_Y35_N25
\u_RX|MEM_UART~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~70feeder_combout\,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~70_q\);

-- Location: FF_X54_Y35_N27
\u_RX|MEM_UART~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~134_q\);

-- Location: LCCOMB_X54_Y35_N26
\u_RX|MEM_UART~3278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3278_combout\ = (\u_RX|MEM_UART~3277_combout\ & (((\u_RX|MEM_UART~134_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3277_combout\ & (\u_RX|MEM_UART~70_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3277_combout\,
	datab => \u_RX|MEM_UART~70_q\,
	datac => \u_RX|MEM_UART~134_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3278_combout\);

-- Location: FF_X64_Y33_N25
\u_RX|MEM_UART~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1062_q\);

-- Location: LCCOMB_X57_Y37_N8
\u_RX|MEM_UART~1126feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1126feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1126feeder_combout\);

-- Location: FF_X57_Y37_N9
\u_RX|MEM_UART~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1126feeder_combout\,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1126_q\);

-- Location: LCCOMB_X64_Y33_N24
\u_RX|MEM_UART~3275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3275_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1126_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1062_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1062_q\,
	datad => \u_RX|MEM_UART~1126_q\,
	combout => \u_RX|MEM_UART~3275_combout\);

-- Location: LCCOMB_X62_Y35_N10
\u_RX|MEM_UART~1094feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1094feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1094feeder_combout\);

-- Location: FF_X62_Y35_N11
\u_RX|MEM_UART~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1094feeder_combout\,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1094_q\);

-- Location: FF_X61_Y35_N7
\u_RX|MEM_UART~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1158_q\);

-- Location: LCCOMB_X61_Y35_N6
\u_RX|MEM_UART~3276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3276_combout\ = (\u_RX|MEM_UART~3275_combout\ & (((\u_RX|MEM_UART~1158_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3275_combout\ & (\u_RX|MEM_UART~1094_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3275_combout\,
	datab => \u_RX|MEM_UART~1094_q\,
	datac => \u_RX|MEM_UART~1158_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3276_combout\);

-- Location: LCCOMB_X54_Y35_N28
\u_RX|MEM_UART~3279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3279_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\) # (\u_RX|MEM_UART~3276_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3278_combout\ & (!\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3278_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3276_combout\,
	combout => \u_RX|MEM_UART~3279_combout\);

-- Location: LCCOMB_X63_Y35_N14
\u_RX|MEM_UART~1606feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1606feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1606feeder_combout\);

-- Location: FF_X63_Y35_N15
\u_RX|MEM_UART~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1606feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1606_q\);

-- Location: FF_X55_Y35_N15
\u_RX|MEM_UART~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1574_q\);

-- Location: LCCOMB_X55_Y35_N14
\u_RX|MEM_UART~3280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3280_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1606_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1574_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1606_q\,
	datac => \u_RX|MEM_UART~1574_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3280_combout\);

-- Location: FF_X55_Y35_N29
\u_RX|MEM_UART~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1670_q\);

-- Location: LCCOMB_X47_Y35_N18
\u_RX|MEM_UART~1638feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1638feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1638feeder_combout\);

-- Location: FF_X47_Y35_N19
\u_RX|MEM_UART~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1638feeder_combout\,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1638_q\);

-- Location: LCCOMB_X55_Y35_N28
\u_RX|MEM_UART~3281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3281_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3280_combout\ & (\u_RX|MEM_UART~1670_q\)) # (!\u_RX|MEM_UART~3280_combout\ & ((\u_RX|MEM_UART~1638_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3280_combout\,
	datac => \u_RX|MEM_UART~1670_q\,
	datad => \u_RX|MEM_UART~1638_q\,
	combout => \u_RX|MEM_UART~3281_combout\);

-- Location: LCCOMB_X54_Y35_N10
\u_RX|MEM_UART~3282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3282_combout\ = (\u_RX|MEM_UART~3279_combout\ & (((\u_RX|MEM_UART~3281_combout\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3279_combout\ & (\u_RX|MEM_UART~3274_combout\ & (\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3274_combout\,
	datab => \u_RX|MEM_UART~3279_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3281_combout\,
	combout => \u_RX|MEM_UART~3282_combout\);

-- Location: LCCOMB_X58_Y39_N28
\u_RX|MEM_UART~358feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~358feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~358feeder_combout\);

-- Location: FF_X58_Y39_N29
\u_RX|MEM_UART~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~358feeder_combout\,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~358_q\);

-- Location: FF_X57_Y39_N25
\u_RX|MEM_UART~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~294_q\);

-- Location: LCCOMB_X57_Y39_N24
\u_RX|MEM_UART~3267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3267_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~358_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~358_q\,
	datac => \u_RX|MEM_UART~294_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3267_combout\);

-- Location: FF_X56_Y31_N19
\u_RX|MEM_UART~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~390_q\);

-- Location: LCCOMB_X56_Y34_N12
\u_RX|MEM_UART~326feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~326feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~326feeder_combout\);

-- Location: FF_X56_Y34_N13
\u_RX|MEM_UART~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~326feeder_combout\,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~326_q\);

-- Location: LCCOMB_X56_Y31_N18
\u_RX|MEM_UART~3268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3268_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3267_combout\ & (\u_RX|MEM_UART~390_q\)) # (!\u_RX|MEM_UART~3267_combout\ & ((\u_RX|MEM_UART~326_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3267_combout\,
	datac => \u_RX|MEM_UART~390_q\,
	datad => \u_RX|MEM_UART~326_q\,
	combout => \u_RX|MEM_UART~3268_combout\);

-- Location: FF_X58_Y36_N31
\u_RX|MEM_UART~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1318_q\);

-- Location: LCCOMB_X58_Y36_N20
\u_RX|MEM_UART~1382feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1382feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1382feeder_combout\);

-- Location: FF_X58_Y36_N21
\u_RX|MEM_UART~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1382feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1382_q\);

-- Location: LCCOMB_X58_Y36_N30
\u_RX|MEM_UART~3265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3265_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1382_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1318_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1318_q\,
	datad => \u_RX|MEM_UART~1382_q\,
	combout => \u_RX|MEM_UART~3265_combout\);

-- Location: FF_X56_Y31_N1
\u_RX|MEM_UART~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1414_q\);

-- Location: LCCOMB_X65_Y38_N6
\u_RX|MEM_UART~1350feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1350feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1350feeder_combout\);

-- Location: FF_X65_Y38_N7
\u_RX|MEM_UART~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1350feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1350_q\);

-- Location: LCCOMB_X56_Y31_N0
\u_RX|MEM_UART~3266\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3266_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3265_combout\ & (\u_RX|MEM_UART~1414_q\)) # (!\u_RX|MEM_UART~3265_combout\ & ((\u_RX|MEM_UART~1350_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3265_combout\,
	datac => \u_RX|MEM_UART~1414_q\,
	datad => \u_RX|MEM_UART~1350_q\,
	combout => \u_RX|MEM_UART~3266_combout\);

-- Location: LCCOMB_X56_Y32_N0
\u_RX|MEM_UART~3269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3269_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\) # (\u_RX|MEM_UART~3266_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3268_combout\ & (!\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3268_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3266_combout\,
	combout => \u_RX|MEM_UART~3269_combout\);

-- Location: LCCOMB_X58_Y32_N24
\u_RX|MEM_UART~838feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~838feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~838feeder_combout\);

-- Location: FF_X58_Y32_N25
\u_RX|MEM_UART~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~838feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~838_q\);

-- Location: FF_X57_Y32_N3
\u_RX|MEM_UART~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~806_q\);

-- Location: LCCOMB_X57_Y32_N2
\u_RX|MEM_UART~3263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3263_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~838_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~806_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~838_q\,
	datac => \u_RX|MEM_UART~806_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3263_combout\);

-- Location: FF_X56_Y32_N27
\u_RX|MEM_UART~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~902_q\);

-- Location: LCCOMB_X57_Y32_N28
\u_RX|MEM_UART~870feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~870feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~870feeder_combout\);

-- Location: FF_X57_Y32_N29
\u_RX|MEM_UART~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~870feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~870_q\);

-- Location: LCCOMB_X56_Y32_N26
\u_RX|MEM_UART~3264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3264_combout\ = (\u_RX|MEM_UART~3263_combout\ & (((\u_RX|MEM_UART~902_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3263_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~870_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3263_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~902_q\,
	datad => \u_RX|MEM_UART~870_q\,
	combout => \u_RX|MEM_UART~3264_combout\);

-- Location: LCCOMB_X52_Y32_N0
\u_RX|MEM_UART~1894feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1894feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1894feeder_combout\);

-- Location: FF_X52_Y32_N1
\u_RX|MEM_UART~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1894feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1894_q\);

-- Location: FF_X52_Y33_N9
\u_RX|MEM_UART~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1926_q\);

-- Location: LCCOMB_X63_Y33_N14
\u_RX|MEM_UART~1862feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1862feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1862feeder_combout\);

-- Location: FF_X63_Y33_N15
\u_RX|MEM_UART~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1862feeder_combout\,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1862_q\);

-- Location: FF_X56_Y33_N31
\u_RX|MEM_UART~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1830_q\);

-- Location: LCCOMB_X56_Y33_N30
\u_RX|MEM_UART~3270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3270_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1862_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1830_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1862_q\,
	datac => \u_RX|MEM_UART~1830_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3270_combout\);

-- Location: LCCOMB_X52_Y33_N8
\u_RX|MEM_UART~3271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3271_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3270_combout\ & ((\u_RX|MEM_UART~1926_q\))) # (!\u_RX|MEM_UART~3270_combout\ & (\u_RX|MEM_UART~1894_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1894_q\,
	datac => \u_RX|MEM_UART~1926_q\,
	datad => \u_RX|MEM_UART~3270_combout\,
	combout => \u_RX|MEM_UART~3271_combout\);

-- Location: LCCOMB_X54_Y36_N30
\u_RX|MEM_UART~3272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3272_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3269_combout\ & ((\u_RX|MEM_UART~3271_combout\))) # (!\u_RX|MEM_UART~3269_combout\ & (\u_RX|MEM_UART~3264_combout\)))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3269_combout\,
	datac => \u_RX|MEM_UART~3264_combout\,
	datad => \u_RX|MEM_UART~3271_combout\,
	combout => \u_RX|MEM_UART~3272_combout\);

-- Location: LCCOMB_X54_Y35_N16
\u_RX|MEM_UART~3283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3283_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3272_combout\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3282_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3272_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3283_combout\);

-- Location: FF_X63_Y31_N27
\u_RX|MEM_UART~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~678_q\);

-- Location: LCCOMB_X67_Y35_N8
\u_RX|MEM_UART~710feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~710feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~710feeder_combout\);

-- Location: FF_X67_Y35_N9
\u_RX|MEM_UART~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~710feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~710_q\);

-- Location: LCCOMB_X63_Y31_N26
\u_RX|MEM_UART~3255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3255_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~710_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~678_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~678_q\,
	datad => \u_RX|MEM_UART~710_q\,
	combout => \u_RX|MEM_UART~3255_combout\);

-- Location: LCCOMB_X58_Y31_N24
\u_RX|MEM_UART~742feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~742feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~742feeder_combout\);

-- Location: FF_X58_Y31_N25
\u_RX|MEM_UART~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~742feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~742_q\);

-- Location: LCCOMB_X61_Y31_N26
\u_RX|MEM_UART~774feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~774feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~774feeder_combout\);

-- Location: FF_X61_Y31_N27
\u_RX|MEM_UART~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~774feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~774_q\);

-- Location: LCCOMB_X60_Y31_N0
\u_RX|MEM_UART~3256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3256_combout\ = (\u_RX|MEM_UART~3255_combout\ & (((\u_RX|MEM_UART~774_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3255_combout\ & (\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~742_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3255_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~742_q\,
	datad => \u_RX|MEM_UART~774_q\,
	combout => \u_RX|MEM_UART~3256_combout\);

-- Location: FF_X59_Y35_N21
\u_RX|MEM_UART~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~166_q\);

-- Location: LCCOMB_X52_Y35_N20
\u_RX|MEM_UART~230feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~230feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~230feeder_combout\);

-- Location: FF_X52_Y35_N21
\u_RX|MEM_UART~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~230feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~230_q\);

-- Location: LCCOMB_X59_Y35_N20
\u_RX|MEM_UART~3257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3257_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~230_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~166_q\,
	datad => \u_RX|MEM_UART~230_q\,
	combout => \u_RX|MEM_UART~3257_combout\);

-- Location: FF_X61_Y32_N5
\u_RX|MEM_UART~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~262_q\);

-- Location: LCCOMB_X64_Y32_N24
\u_RX|MEM_UART~198feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~198feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~198feeder_combout\);

-- Location: FF_X64_Y32_N25
\u_RX|MEM_UART~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~198feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~198_q\);

-- Location: LCCOMB_X61_Y32_N4
\u_RX|MEM_UART~3258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3258_combout\ = (\u_RX|MEM_UART~3257_combout\ & (((\u_RX|MEM_UART~262_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3257_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~198_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3257_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~262_q\,
	datad => \u_RX|MEM_UART~198_q\,
	combout => \u_RX|MEM_UART~3258_combout\);

-- Location: LCCOMB_X60_Y32_N26
\u_RX|MEM_UART~3259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3259_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3256_combout\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((!\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~3258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3256_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3258_combout\,
	combout => \u_RX|MEM_UART~3259_combout\);

-- Location: FF_X60_Y33_N25
\u_RX|MEM_UART~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1766_q\);

-- Location: FF_X61_Y32_N31
\u_RX|MEM_UART~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1798_q\);

-- Location: LCCOMB_X64_Y36_N10
\u_RX|MEM_UART~1734feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1734feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1734feeder_combout\);

-- Location: FF_X64_Y36_N11
\u_RX|MEM_UART~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1734feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1734_q\);

-- Location: FF_X64_Y36_N5
\u_RX|MEM_UART~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1702_q\);

-- Location: LCCOMB_X64_Y36_N4
\u_RX|MEM_UART~3260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3260_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1734_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1702_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1734_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1702_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3260_combout\);

-- Location: LCCOMB_X61_Y32_N30
\u_RX|MEM_UART~3261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3261_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3260_combout\ & ((\u_RX|MEM_UART~1798_q\))) # (!\u_RX|MEM_UART~3260_combout\ & (\u_RX|MEM_UART~1766_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1766_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1798_q\,
	datad => \u_RX|MEM_UART~3260_combout\,
	combout => \u_RX|MEM_UART~3261_combout\);

-- Location: LCCOMB_X57_Y33_N20
\u_RX|MEM_UART~1254feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1254feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1254feeder_combout\);

-- Location: FF_X57_Y33_N21
\u_RX|MEM_UART~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1254feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1254_q\);

-- Location: FF_X62_Y32_N27
\u_RX|MEM_UART~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1190_q\);

-- Location: LCCOMB_X62_Y32_N26
\u_RX|MEM_UART~3253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3253_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1254_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1254_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1190_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3253_combout\);

-- Location: FF_X62_Y32_N1
\u_RX|MEM_UART~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1286_q\);

-- Location: LCCOMB_X62_Y35_N28
\u_RX|MEM_UART~1222feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1222feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1222feeder_combout\);

-- Location: FF_X62_Y35_N29
\u_RX|MEM_UART~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1222feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1222_q\);

-- Location: LCCOMB_X62_Y32_N0
\u_RX|MEM_UART~3254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3254_combout\ = (\u_RX|MEM_UART~3253_combout\ & (((\u_RX|MEM_UART~1286_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3253_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1222_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3253_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1286_q\,
	datad => \u_RX|MEM_UART~1222_q\,
	combout => \u_RX|MEM_UART~3254_combout\);

-- Location: LCCOMB_X60_Y32_N12
\u_RX|MEM_UART~3262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3262_combout\ = (\u_RX|MEM_UART~3259_combout\ & (((\u_RX|MEM_UART~3261_combout\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~3259_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3259_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~3261_combout\,
	datad => \u_RX|MEM_UART~3254_combout\,
	combout => \u_RX|MEM_UART~3262_combout\);

-- Location: LCCOMB_X60_Y32_N20
\u_RX|MEM_UART~3294\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3294_combout\ = (\u_RX|MEM_UART~3283_combout\ & ((\u_RX|MEM_UART~3293_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3283_combout\ & (((\i_log_ADDR[4]~input_o\ & \u_RX|MEM_UART~3262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3293_combout\,
	datab => \u_RX|MEM_UART~3283_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3262_combout\,
	combout => \u_RX|MEM_UART~3294_combout\);

-- Location: LCCOMB_X62_Y37_N30
\u_RX|MEM_UART~1334feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1334feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1334feeder_combout\);

-- Location: FF_X62_Y37_N31
\u_RX|MEM_UART~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1334feeder_combout\,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1334_q\);

-- Location: FF_X62_Y37_N29
\u_RX|MEM_UART~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1846_q\);

-- Location: FF_X62_Y34_N17
\u_RX|MEM_UART~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~310_q\);

-- Location: LCCOMB_X62_Y34_N18
\u_RX|MEM_UART~822feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~822feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~822feeder_combout\);

-- Location: FF_X62_Y34_N19
\u_RX|MEM_UART~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~822feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~822_q\);

-- Location: LCCOMB_X62_Y34_N16
\u_RX|MEM_UART~3295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3295_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~822_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~310_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~310_q\,
	datad => \u_RX|MEM_UART~822_q\,
	combout => \u_RX|MEM_UART~3295_combout\);

-- Location: LCCOMB_X62_Y37_N28
\u_RX|MEM_UART~3296\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3296_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3295_combout\ & ((\u_RX|MEM_UART~1846_q\))) # (!\u_RX|MEM_UART~3295_combout\ & (\u_RX|MEM_UART~1334_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1334_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1846_q\,
	datad => \u_RX|MEM_UART~3295_combout\,
	combout => \u_RX|MEM_UART~3296_combout\);

-- Location: FF_X64_Y39_N21
\u_RX|MEM_UART~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~182_q\);

-- Location: LCCOMB_X62_Y39_N16
\u_RX|MEM_UART~1206feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1206feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1206feeder_combout\);

-- Location: FF_X62_Y39_N17
\u_RX|MEM_UART~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1206feeder_combout\,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1206_q\);

-- Location: LCCOMB_X64_Y39_N20
\u_RX|MEM_UART~3297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3297_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1206_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~182_q\,
	datad => \u_RX|MEM_UART~1206_q\,
	combout => \u_RX|MEM_UART~3297_combout\);

-- Location: LCCOMB_X67_Y38_N16
\u_RX|MEM_UART~694feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~694feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~694feeder_combout\);

-- Location: FF_X67_Y38_N17
\u_RX|MEM_UART~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~694feeder_combout\,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~694_q\);

-- Location: FF_X62_Y39_N27
\u_RX|MEM_UART~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1718_q\);

-- Location: LCCOMB_X62_Y39_N26
\u_RX|MEM_UART~3298\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3298_combout\ = (\u_RX|MEM_UART~3297_combout\ & (((\u_RX|MEM_UART~1718_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3297_combout\ & (\u_RX|MEM_UART~694_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3297_combout\,
	datab => \u_RX|MEM_UART~694_q\,
	datac => \u_RX|MEM_UART~1718_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3298_combout\);

-- Location: LCCOMB_X63_Y42_N28
\u_RX|MEM_UART~1078feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1078feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1078feeder_combout\);

-- Location: FF_X63_Y42_N29
\u_RX|MEM_UART~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1078feeder_combout\,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1078_q\);

-- Location: LCCOMB_X65_Y42_N28
\u_RX|MEM_UART~54feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~54feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~54feeder_combout\);

-- Location: FF_X65_Y42_N29
\u_RX|MEM_UART~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~54feeder_combout\,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~54_q\);

-- Location: LCCOMB_X63_Y41_N24
\u_RX|MEM_UART~566feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~566feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~566feeder_combout\);

-- Location: FF_X63_Y41_N25
\u_RX|MEM_UART~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~566feeder_combout\,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~566_q\);

-- Location: LCCOMB_X64_Y41_N18
\u_RX|MEM_UART~3299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3299_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~566_q\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~54_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~566_q\,
	combout => \u_RX|MEM_UART~3299_combout\);

-- Location: FF_X63_Y41_N7
\u_RX|MEM_UART~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1590_q\);

-- Location: LCCOMB_X63_Y41_N6
\u_RX|MEM_UART~3300\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3300_combout\ = (\u_RX|MEM_UART~3299_combout\ & (((\u_RX|MEM_UART~1590_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3299_combout\ & (\u_RX|MEM_UART~1078_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1078_q\,
	datab => \u_RX|MEM_UART~3299_combout\,
	datac => \u_RX|MEM_UART~1590_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3300_combout\);

-- Location: LCCOMB_X62_Y37_N26
\u_RX|MEM_UART~3301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3301_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3298_combout\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3298_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \u_RX|MEM_UART~3300_combout\,
	combout => \u_RX|MEM_UART~3301_combout\);

-- Location: LCCOMB_X64_Y34_N6
\u_RX|MEM_UART~950feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~950feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~950feeder_combout\);

-- Location: FF_X64_Y34_N7
\u_RX|MEM_UART~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~950feeder_combout\,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~950_q\);

-- Location: LCCOMB_X65_Y34_N26
\u_RX|MEM_UART~1462feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1462feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1462feeder_combout\);

-- Location: FF_X65_Y34_N27
\u_RX|MEM_UART~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1462feeder_combout\,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1462_q\);

-- Location: FF_X65_Y34_N1
\u_RX|MEM_UART~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~438_q\);

-- Location: LCCOMB_X65_Y34_N0
\u_RX|MEM_UART~3302\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3302_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1462_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~438_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1462_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~438_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3302_combout\);

-- Location: FF_X66_Y37_N25
\u_RX|MEM_UART~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1974_q\);

-- Location: LCCOMB_X66_Y37_N24
\u_RX|MEM_UART~3303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3303_combout\ = (\u_RX|MEM_UART~3302_combout\ & (((\u_RX|MEM_UART~1974_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3302_combout\ & (\u_RX|MEM_UART~950_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~950_q\,
	datab => \u_RX|MEM_UART~3302_combout\,
	datac => \u_RX|MEM_UART~1974_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3303_combout\);

-- Location: LCCOMB_X62_Y37_N0
\u_RX|MEM_UART~3304\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3304_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3301_combout\ & ((\u_RX|MEM_UART~3303_combout\))) # (!\u_RX|MEM_UART~3301_combout\ & (\u_RX|MEM_UART~3296_combout\)))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~3301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3296_combout\,
	datac => \u_RX|MEM_UART~3301_combout\,
	datad => \u_RX|MEM_UART~3303_combout\,
	combout => \u_RX|MEM_UART~3304_combout\);

-- Location: FF_X61_Y40_N13
\u_RX|MEM_UART~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~150_q\);

-- Location: LCCOMB_X62_Y40_N26
\u_RX|MEM_UART~1174feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1174feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1174feeder_combout\);

-- Location: FF_X62_Y40_N27
\u_RX|MEM_UART~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1174feeder_combout\,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1174_q\);

-- Location: LCCOMB_X61_Y40_N12
\u_RX|MEM_UART~3315\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3315_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1174_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~150_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~150_q\,
	datad => \u_RX|MEM_UART~1174_q\,
	combout => \u_RX|MEM_UART~3315_combout\);

-- Location: LCCOMB_X63_Y32_N20
\u_RX|MEM_UART~662feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~662feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~662feeder_combout\);

-- Location: FF_X63_Y32_N21
\u_RX|MEM_UART~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~662feeder_combout\,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~662_q\);

-- Location: FF_X61_Y40_N7
\u_RX|MEM_UART~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1686_q\);

-- Location: LCCOMB_X61_Y40_N6
\u_RX|MEM_UART~3316\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3316_combout\ = (\u_RX|MEM_UART~3315_combout\ & (((\u_RX|MEM_UART~1686_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3315_combout\ & (\u_RX|MEM_UART~662_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3315_combout\,
	datab => \u_RX|MEM_UART~662_q\,
	datac => \u_RX|MEM_UART~1686_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3316_combout\);

-- Location: LCCOMB_X63_Y32_N18
\u_RX|MEM_UART~918feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~918feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~918feeder_combout\);

-- Location: FF_X63_Y32_N19
\u_RX|MEM_UART~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~918feeder_combout\,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~918_q\);

-- Location: FF_X63_Y36_N29
\u_RX|MEM_UART~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1942_q\);

-- Location: FF_X62_Y36_N11
\u_RX|MEM_UART~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~406_q\);

-- Location: LCCOMB_X66_Y36_N22
\u_RX|MEM_UART~1430feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1430feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1430feeder_combout\);

-- Location: FF_X66_Y36_N23
\u_RX|MEM_UART~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1430feeder_combout\,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1430_q\);

-- Location: LCCOMB_X62_Y36_N10
\u_RX|MEM_UART~3322\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3322_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1430_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~406_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~406_q\,
	datad => \u_RX|MEM_UART~1430_q\,
	combout => \u_RX|MEM_UART~3322_combout\);

-- Location: LCCOMB_X63_Y36_N28
\u_RX|MEM_UART~3323\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3323_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3322_combout\ & ((\u_RX|MEM_UART~1942_q\))) # (!\u_RX|MEM_UART~3322_combout\ & (\u_RX|MEM_UART~918_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~918_q\,
	datac => \u_RX|MEM_UART~1942_q\,
	datad => \u_RX|MEM_UART~3322_combout\,
	combout => \u_RX|MEM_UART~3323_combout\);

-- Location: FF_X62_Y36_N29
\u_RX|MEM_UART~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~22_q\);

-- Location: LCCOMB_X59_Y32_N8
\u_RX|MEM_UART~534feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~534feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~534feeder_combout\);

-- Location: FF_X59_Y32_N9
\u_RX|MEM_UART~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~534feeder_combout\,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~534_q\);

-- Location: LCCOMB_X62_Y36_N28
\u_RX|MEM_UART~3319\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3319_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~534_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~22_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~22_q\,
	datad => \u_RX|MEM_UART~534_q\,
	combout => \u_RX|MEM_UART~3319_combout\);

-- Location: LCCOMB_X54_Y41_N16
\u_RX|MEM_UART~1558feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1558feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1558feeder_combout\);

-- Location: FF_X54_Y41_N17
\u_RX|MEM_UART~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1558feeder_combout\,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1558_q\);

-- Location: LCCOMB_X62_Y40_N0
\u_RX|MEM_UART~1046feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1046feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1046feeder_combout\);

-- Location: FF_X62_Y40_N1
\u_RX|MEM_UART~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1046feeder_combout\,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1046_q\);

-- Location: LCCOMB_X62_Y33_N26
\u_RX|MEM_UART~3320\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3320_combout\ = (\u_RX|MEM_UART~3319_combout\ & ((\u_RX|MEM_UART~1558_q\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3319_combout\ & (((\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~1046_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3319_combout\,
	datab => \u_RX|MEM_UART~1558_q\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~1046_q\,
	combout => \u_RX|MEM_UART~3320_combout\);

-- Location: LCCOMB_X63_Y37_N12
\u_RX|MEM_UART~1302feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1302feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1302feeder_combout\);

-- Location: FF_X63_Y37_N13
\u_RX|MEM_UART~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1302feeder_combout\,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1302_q\);

-- Location: FF_X57_Y37_N23
\u_RX|MEM_UART~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1814_q\);

-- Location: LCCOMB_X60_Y36_N26
\u_RX|MEM_UART~790feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~790feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~790feeder_combout\);

-- Location: FF_X60_Y36_N27
\u_RX|MEM_UART~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~790feeder_combout\,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~790_q\);

-- Location: FF_X63_Y37_N27
\u_RX|MEM_UART~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~278_q\);

-- Location: LCCOMB_X63_Y37_N26
\u_RX|MEM_UART~3317\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3317_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~790_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~278_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~790_q\,
	datac => \u_RX|MEM_UART~278_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3317_combout\);

-- Location: LCCOMB_X57_Y37_N22
\u_RX|MEM_UART~3318\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3318_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3317_combout\ & ((\u_RX|MEM_UART~1814_q\))) # (!\u_RX|MEM_UART~3317_combout\ & (\u_RX|MEM_UART~1302_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1302_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1814_q\,
	datad => \u_RX|MEM_UART~3317_combout\,
	combout => \u_RX|MEM_UART~3318_combout\);

-- Location: LCCOMB_X62_Y33_N0
\u_RX|MEM_UART~3321\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3321_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~3318_combout\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3320_combout\,
	datad => \u_RX|MEM_UART~3318_combout\,
	combout => \u_RX|MEM_UART~3321_combout\);

-- Location: LCCOMB_X61_Y35_N4
\u_RX|MEM_UART~3324\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3324_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3321_combout\ & ((\u_RX|MEM_UART~3323_combout\))) # (!\u_RX|MEM_UART~3321_combout\ & (\u_RX|MEM_UART~3316_combout\)))) # (!\i_log_ADDR[4]~input_o\ & 
-- (((\u_RX|MEM_UART~3321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3316_combout\,
	datac => \u_RX|MEM_UART~3323_combout\,
	datad => \u_RX|MEM_UART~3321_combout\,
	combout => \u_RX|MEM_UART~3324_combout\);

-- Location: LCCOMB_X51_Y36_N2
\u_RX|MEM_UART~598feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~598feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~598feeder_combout\);

-- Location: FF_X51_Y36_N3
\u_RX|MEM_UART~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~598feeder_combout\,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~598_q\);

-- Location: FF_X51_Y36_N9
\u_RX|MEM_UART~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~86_q\);

-- Location: LCCOMB_X51_Y36_N8
\u_RX|MEM_UART~3309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3309_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~598_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~598_q\,
	datac => \u_RX|MEM_UART~86_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3309_combout\);

-- Location: FF_X50_Y36_N23
\u_RX|MEM_UART~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1622_q\);

-- Location: LCCOMB_X52_Y36_N24
\u_RX|MEM_UART~1110feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1110feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1110feeder_combout\);

-- Location: FF_X52_Y36_N25
\u_RX|MEM_UART~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1110feeder_combout\,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1110_q\);

-- Location: LCCOMB_X50_Y36_N22
\u_RX|MEM_UART~3310\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3310_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3309_combout\ & (\u_RX|MEM_UART~1622_q\)) # (!\u_RX|MEM_UART~3309_combout\ & ((\u_RX|MEM_UART~1110_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3309_combout\,
	datac => \u_RX|MEM_UART~1622_q\,
	datad => \u_RX|MEM_UART~1110_q\,
	combout => \u_RX|MEM_UART~3310_combout\);

-- Location: LCCOMB_X49_Y35_N26
\u_RX|MEM_UART~1366feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1366feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1366feeder_combout\);

-- Location: FF_X49_Y35_N27
\u_RX|MEM_UART~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1366feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1366_q\);

-- Location: FF_X50_Y37_N23
\u_RX|MEM_UART~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1878_q\);

-- Location: LCCOMB_X54_Y36_N4
\u_RX|MEM_UART~854feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~854feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~854feeder_combout\);

-- Location: FF_X54_Y36_N5
\u_RX|MEM_UART~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~854feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~854_q\);

-- Location: FF_X49_Y37_N11
\u_RX|MEM_UART~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~342_q\);

-- Location: LCCOMB_X49_Y37_N10
\u_RX|MEM_UART~3307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3307_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~854_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~342_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~854_q\,
	datac => \u_RX|MEM_UART~342_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3307_combout\);

-- Location: LCCOMB_X50_Y37_N22
\u_RX|MEM_UART~3308\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3308_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3307_combout\ & ((\u_RX|MEM_UART~1878_q\))) # (!\u_RX|MEM_UART~3307_combout\ & (\u_RX|MEM_UART~1366_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1366_q\,
	datac => \u_RX|MEM_UART~1878_q\,
	datad => \u_RX|MEM_UART~3307_combout\,
	combout => \u_RX|MEM_UART~3308_combout\);

-- Location: LCCOMB_X51_Y36_N30
\u_RX|MEM_UART~3311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3311_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3308_combout\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~3310_combout\,
	datac => \u_RX|MEM_UART~3308_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3311_combout\);

-- Location: LCCOMB_X50_Y35_N4
\u_RX|MEM_UART~726feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~726feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~726feeder_combout\);

-- Location: FF_X50_Y35_N5
\u_RX|MEM_UART~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~726feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~726_q\);

-- Location: FF_X51_Y39_N13
\u_RX|MEM_UART~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1750_q\);

-- Location: LCCOMB_X47_Y39_N24
\u_RX|MEM_UART~1238feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1238feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1238feeder_combout\);

-- Location: FF_X47_Y39_N25
\u_RX|MEM_UART~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1238feeder_combout\,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1238_q\);

-- Location: FF_X52_Y39_N5
\u_RX|MEM_UART~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~214_q\);

-- Location: LCCOMB_X52_Y39_N4
\u_RX|MEM_UART~3305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3305_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1238_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~214_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1238_q\,
	datac => \u_RX|MEM_UART~214_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3305_combout\);

-- Location: LCCOMB_X51_Y39_N12
\u_RX|MEM_UART~3306\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3306_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3305_combout\ & ((\u_RX|MEM_UART~1750_q\))) # (!\u_RX|MEM_UART~3305_combout\ & (\u_RX|MEM_UART~726_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~726_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1750_q\,
	datad => \u_RX|MEM_UART~3305_combout\,
	combout => \u_RX|MEM_UART~3306_combout\);

-- Location: LCCOMB_X50_Y35_N6
\u_RX|MEM_UART~982feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~982feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~982feeder_combout\);

-- Location: FF_X50_Y35_N7
\u_RX|MEM_UART~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~982feeder_combout\,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~982_q\);

-- Location: FF_X50_Y38_N9
\u_RX|MEM_UART~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2006_q\);

-- Location: FF_X51_Y35_N7
\u_RX|MEM_UART~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~470_q\);

-- Location: LCCOMB_X51_Y40_N30
\u_RX|MEM_UART~1494feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1494feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1494feeder_combout\);

-- Location: FF_X51_Y40_N31
\u_RX|MEM_UART~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1494feeder_combout\,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1494_q\);

-- Location: LCCOMB_X51_Y35_N6
\u_RX|MEM_UART~3312\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3312_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1494_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~470_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~470_q\,
	datad => \u_RX|MEM_UART~1494_q\,
	combout => \u_RX|MEM_UART~3312_combout\);

-- Location: LCCOMB_X50_Y38_N8
\u_RX|MEM_UART~3313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3313_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3312_combout\ & ((\u_RX|MEM_UART~2006_q\))) # (!\u_RX|MEM_UART~3312_combout\ & (\u_RX|MEM_UART~982_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~982_q\,
	datac => \u_RX|MEM_UART~2006_q\,
	datad => \u_RX|MEM_UART~3312_combout\,
	combout => \u_RX|MEM_UART~3313_combout\);

-- Location: LCCOMB_X50_Y38_N14
\u_RX|MEM_UART~3314\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3314_combout\ = (\u_RX|MEM_UART~3311_combout\ & (((\u_RX|MEM_UART~3313_combout\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3311_combout\ & (\u_RX|MEM_UART~3306_combout\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3311_combout\,
	datab => \u_RX|MEM_UART~3306_combout\,
	datac => \u_RX|MEM_UART~3313_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3314_combout\);

-- Location: LCCOMB_X58_Y35_N4
\u_RX|MEM_UART~3325\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3325_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3314_combout\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~3324_combout\,
	datad => \u_RX|MEM_UART~3314_combout\,
	combout => \u_RX|MEM_UART~3325_combout\);

-- Location: LCCOMB_X49_Y33_N4
\u_RX|MEM_UART~1014feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1014feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1014feeder_combout\);

-- Location: FF_X49_Y33_N5
\u_RX|MEM_UART~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1014feeder_combout\,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1014_q\);

-- Location: LCCOMB_X55_Y33_N10
\u_RX|MEM_UART~1526feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1526feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1526feeder_combout\);

-- Location: FF_X55_Y33_N11
\u_RX|MEM_UART~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1526feeder_combout\,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1526_q\);

-- Location: FF_X50_Y33_N9
\u_RX|MEM_UART~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~502_q\);

-- Location: LCCOMB_X50_Y33_N8
\u_RX|MEM_UART~3333\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3333_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1526_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~502_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1526_q\,
	datac => \u_RX|MEM_UART~502_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3333_combout\);

-- Location: LCCOMB_X51_Y33_N18
\u_RX|MEM_UART~2038feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2038feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~2038feeder_combout\);

-- Location: FF_X51_Y33_N19
\u_RX|MEM_UART~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2038feeder_combout\,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2038_q\);

-- Location: LCCOMB_X50_Y33_N30
\u_RX|MEM_UART~3334\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3334_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3333_combout\ & ((\u_RX|MEM_UART~2038_q\))) # (!\u_RX|MEM_UART~3333_combout\ & (\u_RX|MEM_UART~1014_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1014_q\,
	datac => \u_RX|MEM_UART~3333_combout\,
	datad => \u_RX|MEM_UART~2038_q\,
	combout => \u_RX|MEM_UART~3334_combout\);

-- Location: LCCOMB_X52_Y34_N6
\u_RX|MEM_UART~886feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~886feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~886feeder_combout\);

-- Location: FF_X52_Y34_N7
\u_RX|MEM_UART~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~886feeder_combout\,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~886_q\);

-- Location: FF_X54_Y34_N19
\u_RX|MEM_UART~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~374_q\);

-- Location: LCCOMB_X54_Y34_N18
\u_RX|MEM_UART~3326\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3326_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~886_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~374_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~886_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~374_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3326_combout\);

-- Location: LCCOMB_X55_Y33_N12
\u_RX|MEM_UART~1398feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1398feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1398feeder_combout\);

-- Location: FF_X55_Y33_N13
\u_RX|MEM_UART~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1398feeder_combout\,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1398_q\);

-- Location: LCCOMB_X55_Y37_N8
\u_RX|MEM_UART~1910feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1910feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1910feeder_combout\);

-- Location: FF_X55_Y37_N9
\u_RX|MEM_UART~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1910feeder_combout\,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1910_q\);

-- Location: LCCOMB_X51_Y37_N10
\u_RX|MEM_UART~3327\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3327_combout\ = (\u_RX|MEM_UART~3326_combout\ & (((\u_RX|MEM_UART~1910_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3326_combout\ & (\u_RX|MEM_UART~1398_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3326_combout\,
	datab => \u_RX|MEM_UART~1398_q\,
	datac => \u_RX|MEM_UART~1910_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3327_combout\);

-- Location: LCCOMB_X52_Y34_N12
\u_RX|MEM_UART~630feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~630feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~630feeder_combout\);

-- Location: FF_X52_Y34_N13
\u_RX|MEM_UART~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~630feeder_combout\,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~630_q\);

-- Location: FF_X57_Y38_N9
\u_RX|MEM_UART~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~118_q\);

-- Location: LCCOMB_X57_Y38_N8
\u_RX|MEM_UART~3330\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3330_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~630_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~118_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~630_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~118_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3330_combout\);

-- Location: FF_X54_Y41_N31
\u_RX|MEM_UART~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1654_q\);

-- Location: LCCOMB_X56_Y39_N24
\u_RX|MEM_UART~1142feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1142feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1142feeder_combout\);

-- Location: FF_X56_Y39_N25
\u_RX|MEM_UART~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1142feeder_combout\,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1142_q\);

-- Location: LCCOMB_X54_Y41_N30
\u_RX|MEM_UART~3331\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3331_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3330_combout\ & (\u_RX|MEM_UART~1654_q\)) # (!\u_RX|MEM_UART~3330_combout\ & ((\u_RX|MEM_UART~1142_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3330_combout\,
	datac => \u_RX|MEM_UART~1654_q\,
	datad => \u_RX|MEM_UART~1142_q\,
	combout => \u_RX|MEM_UART~3331_combout\);

-- Location: LCCOMB_X49_Y33_N10
\u_RX|MEM_UART~758feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~758feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~758feeder_combout\);

-- Location: FF_X49_Y33_N11
\u_RX|MEM_UART~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~758feeder_combout\,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~758_q\);

-- Location: LCCOMB_X56_Y39_N6
\u_RX|MEM_UART~1270feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1270feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1270feeder_combout\);

-- Location: FF_X56_Y39_N7
\u_RX|MEM_UART~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1270feeder_combout\,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1270_q\);

-- Location: FF_X57_Y38_N23
\u_RX|MEM_UART~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(6),
	sload => VCC,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~246_q\);

-- Location: LCCOMB_X57_Y38_N22
\u_RX|MEM_UART~3328\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3328_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1270_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~246_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1270_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~246_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3328_combout\);

-- Location: LCCOMB_X59_Y40_N0
\u_RX|MEM_UART~1782feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1782feeder_combout\ = \u_RX|r_DATA_BUFFER\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(6),
	combout => \u_RX|MEM_UART~1782feeder_combout\);

-- Location: FF_X59_Y40_N1
\u_RX|MEM_UART~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1782feeder_combout\,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1782_q\);

-- Location: LCCOMB_X54_Y40_N28
\u_RX|MEM_UART~3329\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3329_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3328_combout\ & ((\u_RX|MEM_UART~1782_q\))) # (!\u_RX|MEM_UART~3328_combout\ & (\u_RX|MEM_UART~758_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~758_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~3328_combout\,
	datad => \u_RX|MEM_UART~1782_q\,
	combout => \u_RX|MEM_UART~3329_combout\);

-- Location: LCCOMB_X54_Y40_N2
\u_RX|MEM_UART~3332\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3332_combout\ = (\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3329_combout\) # (\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3331_combout\ & ((!\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3331_combout\,
	datab => \u_RX|MEM_UART~3329_combout\,
	datac => \i_log_ADDR[4]~input_o\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3332_combout\);

-- Location: LCCOMB_X54_Y44_N4
\u_RX|MEM_UART~3335\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3335_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3332_combout\ & (\u_RX|MEM_UART~3334_combout\)) # (!\u_RX|MEM_UART~3332_combout\ & ((\u_RX|MEM_UART~3327_combout\))))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~3332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3334_combout\,
	datab => \u_RX|MEM_UART~3327_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~3332_combout\,
	combout => \u_RX|MEM_UART~3335_combout\);

-- Location: LCCOMB_X56_Y42_N28
\u_RX|MEM_UART~3336\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3336_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3325_combout\ & ((\u_RX|MEM_UART~3335_combout\))) # (!\u_RX|MEM_UART~3325_combout\ & (\u_RX|MEM_UART~3304_combout\)))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~3325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3304_combout\,
	datac => \u_RX|MEM_UART~3325_combout\,
	datad => \u_RX|MEM_UART~3335_combout\,
	combout => \u_RX|MEM_UART~3336_combout\);

-- Location: LCCOMB_X56_Y42_N18
\u_RX|MEM_UART~3337\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3337_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3294_combout\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3336_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3294_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3336_combout\,
	combout => \u_RX|MEM_UART~3337_combout\);

-- Location: LCCOMB_X56_Y42_N24
\u_RX|MEM_UART~3380\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3380_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3337_combout\ & ((\u_RX|MEM_UART~3379_combout\))) # (!\u_RX|MEM_UART~3337_combout\ & (\u_RX|MEM_UART~3252_combout\)))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~3337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3252_combout\,
	datac => \u_RX|MEM_UART~3379_combout\,
	datad => \u_RX|MEM_UART~3337_combout\,
	combout => \u_RX|MEM_UART~3380_combout\);

-- Location: LCCOMB_X59_Y33_N14
\u_RX|r_DATA_BUFFER[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[7]~8_combout\ = (\u_RX|Decoder0~5_combout\ & ((\u_RX|r_INDEX\(2) & ((\i_RX~input_o\))) # (!\u_RX|r_INDEX\(2) & (\u_RX|r_DATA_BUFFER\(7))))) # (!\u_RX|Decoder0~5_combout\ & (((\u_RX|r_DATA_BUFFER\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|Decoder0~5_combout\,
	datab => \u_RX|r_INDEX\(2),
	datac => \u_RX|r_DATA_BUFFER\(7),
	datad => \i_RX~input_o\,
	combout => \u_RX|r_DATA_BUFFER[7]~8_combout\);

-- Location: FF_X59_Y33_N15
\u_RX|r_DATA_BUFFER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(7));

-- Location: LCCOMB_X61_Y32_N12
\u_RX|MEM_UART~1799feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1799feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1799feeder_combout\);

-- Location: FF_X61_Y32_N13
\u_RX|MEM_UART~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1799feeder_combout\,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1799_q\);

-- Location: FF_X60_Y35_N11
\u_RX|MEM_UART~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2055_q\);

-- Location: LCCOMB_X52_Y33_N16
\u_RX|MEM_UART~1927feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1927feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1927feeder_combout\);

-- Location: FF_X52_Y33_N17
\u_RX|MEM_UART~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1927feeder_combout\,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1927_q\);

-- Location: FF_X55_Y35_N13
\u_RX|MEM_UART~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1671_q\);

-- Location: LCCOMB_X55_Y35_N12
\u_RX|MEM_UART~3541\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3541_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1927_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1927_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1671_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3541_combout\);

-- Location: LCCOMB_X60_Y35_N10
\u_RX|MEM_UART~3542\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3542_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3541_combout\ & ((\u_RX|MEM_UART~2055_q\))) # (!\u_RX|MEM_UART~3541_combout\ & (\u_RX|MEM_UART~1799_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1799_q\,
	datac => \u_RX|MEM_UART~2055_q\,
	datad => \u_RX|MEM_UART~3541_combout\,
	combout => \u_RX|MEM_UART~3542_combout\);

-- Location: FF_X54_Y41_N25
\u_RX|MEM_UART~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1655_q\);

-- Location: LCCOMB_X55_Y37_N4
\u_RX|MEM_UART~1911feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1911feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1911feeder_combout\);

-- Location: FF_X55_Y37_N5
\u_RX|MEM_UART~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1911feeder_combout\,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1911_q\);

-- Location: LCCOMB_X54_Y41_N24
\u_RX|MEM_UART~3543\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3543_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1911_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1655_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1655_q\,
	datad => \u_RX|MEM_UART~1911_q\,
	combout => \u_RX|MEM_UART~3543_combout\);

-- Location: LCCOMB_X59_Y40_N16
\u_RX|MEM_UART~1783feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1783feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1783feeder_combout\);

-- Location: FF_X59_Y40_N17
\u_RX|MEM_UART~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1783feeder_combout\,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1783_q\);

-- Location: FF_X51_Y33_N9
\u_RX|MEM_UART~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2039_q\);

-- Location: LCCOMB_X51_Y33_N8
\u_RX|MEM_UART~3544\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3544_combout\ = (\u_RX|MEM_UART~3543_combout\ & (((\u_RX|MEM_UART~2039_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3543_combout\ & (\u_RX|MEM_UART~1783_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3543_combout\,
	datab => \u_RX|MEM_UART~1783_q\,
	datac => \u_RX|MEM_UART~2039_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3544_combout\);

-- Location: LCCOMB_X51_Y34_N0
\u_RX|MEM_UART~3545\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3545_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3542_combout\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3544_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3542_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3544_combout\,
	combout => \u_RX|MEM_UART~3545_combout\);

-- Location: FF_X58_Y41_N5
\u_RX|MEM_UART~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1679_q\);

-- Location: FF_X59_Y40_N27
\u_RX|MEM_UART~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1807_q\);

-- Location: LCCOMB_X58_Y41_N4
\u_RX|MEM_UART~3546\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3546_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1807_q\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1679_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~1679_q\,
	datad => \u_RX|MEM_UART~1807_q\,
	combout => \u_RX|MEM_UART~3546_combout\);

-- Location: FF_X60_Y38_N21
\u_RX|MEM_UART~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2063_q\);

-- Location: FF_X55_Y37_N31
\u_RX|MEM_UART~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1935_q\);

-- Location: LCCOMB_X60_Y38_N20
\u_RX|MEM_UART~3547\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3547_combout\ = (\u_RX|MEM_UART~3546_combout\ & (((\u_RX|MEM_UART~2063_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3546_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1935_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3546_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~2063_q\,
	datad => \u_RX|MEM_UART~1935_q\,
	combout => \u_RX|MEM_UART~3547_combout\);

-- Location: LCCOMB_X54_Y37_N4
\u_RX|MEM_UART~1919feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1919feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1919feeder_combout\);

-- Location: FF_X54_Y37_N5
\u_RX|MEM_UART~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1919feeder_combout\,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1919_q\);

-- Location: FF_X50_Y41_N23
\u_RX|MEM_UART~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2047_q\);

-- Location: FF_X56_Y43_N9
\u_RX|MEM_UART~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1663_q\);

-- Location: LCCOMB_X58_Y43_N12
\u_RX|MEM_UART~1791feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1791feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1791feeder_combout\);

-- Location: FF_X58_Y43_N13
\u_RX|MEM_UART~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1791feeder_combout\,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1791_q\);

-- Location: LCCOMB_X56_Y43_N8
\u_RX|MEM_UART~3539\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3539_combout\ = (\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\) # ((\u_RX|MEM_UART~1791_q\)))) # (!\i_log_ADDR[4]~input_o\ & (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1663_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1663_q\,
	datad => \u_RX|MEM_UART~1791_q\,
	combout => \u_RX|MEM_UART~3539_combout\);

-- Location: LCCOMB_X50_Y41_N22
\u_RX|MEM_UART~3540\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3540_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3539_combout\ & ((\u_RX|MEM_UART~2047_q\))) # (!\u_RX|MEM_UART~3539_combout\ & (\u_RX|MEM_UART~1919_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1919_q\,
	datac => \u_RX|MEM_UART~2047_q\,
	datad => \u_RX|MEM_UART~3539_combout\,
	combout => \u_RX|MEM_UART~3540_combout\);

-- Location: LCCOMB_X52_Y38_N26
\u_RX|MEM_UART~3548\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3548_combout\ = (\u_RX|MEM_UART~3545_combout\ & ((\u_RX|MEM_UART~3547_combout\) # ((!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3545_combout\ & (((\i_log_ADDR[0]~input_o\ & \u_RX|MEM_UART~3540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3545_combout\,
	datab => \u_RX|MEM_UART~3547_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3540_combout\,
	combout => \u_RX|MEM_UART~3548_combout\);

-- Location: LCCOMB_X61_Y31_N16
\u_RX|MEM_UART~775feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~775feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~775feeder_combout\);

-- Location: FF_X61_Y31_N17
\u_RX|MEM_UART~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~775feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~775_q\);

-- Location: FF_X60_Y32_N31
\u_RX|MEM_UART~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1031_q\);

-- Location: FF_X56_Y35_N15
\u_RX|MEM_UART~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~647_q\);

-- Location: LCCOMB_X56_Y32_N22
\u_RX|MEM_UART~903feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~903feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~903feeder_combout\);

-- Location: FF_X56_Y32_N23
\u_RX|MEM_UART~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~903feeder_combout\,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~903_q\);

-- Location: LCCOMB_X56_Y35_N14
\u_RX|MEM_UART~3520\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3520_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~903_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~647_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~647_q\,
	datad => \u_RX|MEM_UART~903_q\,
	combout => \u_RX|MEM_UART~3520_combout\);

-- Location: LCCOMB_X60_Y32_N30
\u_RX|MEM_UART~3521\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3521_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3520_combout\ & ((\u_RX|MEM_UART~1031_q\))) # (!\u_RX|MEM_UART~3520_combout\ & (\u_RX|MEM_UART~775_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~775_q\,
	datac => \u_RX|MEM_UART~1031_q\,
	datad => \u_RX|MEM_UART~3520_combout\,
	combout => \u_RX|MEM_UART~3521_combout\);

-- Location: LCCOMB_X49_Y33_N6
\u_RX|MEM_UART~759feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~759feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~759feeder_combout\);

-- Location: FF_X49_Y33_N7
\u_RX|MEM_UART~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~759feeder_combout\,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~759_q\);

-- Location: LCCOMB_X52_Y34_N2
\u_RX|MEM_UART~887feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~887feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~887feeder_combout\);

-- Location: FF_X52_Y34_N3
\u_RX|MEM_UART~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~887feeder_combout\,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~887_q\);

-- Location: FF_X52_Y34_N1
\u_RX|MEM_UART~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~631_q\);

-- Location: LCCOMB_X52_Y34_N0
\u_RX|MEM_UART~3522\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3522_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~887_q\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~631_q\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~887_q\,
	datac => \u_RX|MEM_UART~631_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3522_combout\);

-- Location: FF_X49_Y33_N17
\u_RX|MEM_UART~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1015_q\);

-- Location: LCCOMB_X49_Y33_N16
\u_RX|MEM_UART~3523\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3523_combout\ = (\u_RX|MEM_UART~3522_combout\ & (((\u_RX|MEM_UART~1015_q\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3522_combout\ & (\u_RX|MEM_UART~759_q\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~759_q\,
	datab => \u_RX|MEM_UART~3522_combout\,
	datac => \u_RX|MEM_UART~1015_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3523_combout\);

-- Location: LCCOMB_X52_Y33_N22
\u_RX|MEM_UART~3524\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3524_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3521_combout\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3523_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3521_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~3523_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3524_combout\);

-- Location: LCCOMB_X49_Y36_N18
\u_RX|MEM_UART~895feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~895feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~895feeder_combout\);

-- Location: FF_X49_Y36_N19
\u_RX|MEM_UART~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~895feeder_combout\,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~895_q\);

-- Location: FF_X47_Y40_N9
\u_RX|MEM_UART~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1023_q\);

-- Location: LCCOMB_X50_Y41_N28
\u_RX|MEM_UART~767feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~767feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~767feeder_combout\);

-- Location: FF_X50_Y41_N29
\u_RX|MEM_UART~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~767feeder_combout\,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~767_q\);

-- Location: FF_X47_Y41_N19
\u_RX|MEM_UART~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~639_q\);

-- Location: LCCOMB_X47_Y41_N18
\u_RX|MEM_UART~3518\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3518_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~767_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~767_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~639_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3518_combout\);

-- Location: LCCOMB_X47_Y40_N8
\u_RX|MEM_UART~3519\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3519_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3518_combout\ & ((\u_RX|MEM_UART~1023_q\))) # (!\u_RX|MEM_UART~3518_combout\ & (\u_RX|MEM_UART~895_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~895_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1023_q\,
	datad => \u_RX|MEM_UART~3518_combout\,
	combout => \u_RX|MEM_UART~3519_combout\);

-- Location: LCCOMB_X58_Y32_N12
\u_RX|MEM_UART~783feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~783feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~783feeder_combout\);

-- Location: FF_X58_Y32_N13
\u_RX|MEM_UART~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~783feeder_combout\,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~783_q\);

-- Location: FF_X58_Y34_N19
\u_RX|MEM_UART~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~655_q\);

-- Location: LCCOMB_X58_Y34_N18
\u_RX|MEM_UART~3525\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3525_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~783_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~655_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~783_q\,
	datac => \u_RX|MEM_UART~655_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3525_combout\);

-- Location: FF_X59_Y34_N9
\u_RX|MEM_UART~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1039_q\);

-- Location: LCCOMB_X58_Y34_N24
\u_RX|MEM_UART~911feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~911feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~911feeder_combout\);

-- Location: FF_X58_Y34_N25
\u_RX|MEM_UART~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~911feeder_combout\,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~911_q\);

-- Location: LCCOMB_X59_Y34_N8
\u_RX|MEM_UART~3526\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3526_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3525_combout\ & (\u_RX|MEM_UART~1039_q\)) # (!\u_RX|MEM_UART~3525_combout\ & ((\u_RX|MEM_UART~911_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3525_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3525_combout\,
	datac => \u_RX|MEM_UART~1039_q\,
	datad => \u_RX|MEM_UART~911_q\,
	combout => \u_RX|MEM_UART~3526_combout\);

-- Location: LCCOMB_X52_Y33_N28
\u_RX|MEM_UART~3527\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3527_combout\ = (\u_RX|MEM_UART~3524_combout\ & (((\u_RX|MEM_UART~3526_combout\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3524_combout\ & (\u_RX|MEM_UART~3519_combout\ & (\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3524_combout\,
	datab => \u_RX|MEM_UART~3519_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3526_combout\,
	combout => \u_RX|MEM_UART~3527_combout\);

-- Location: LCCOMB_X61_Y43_N22
\u_RX|MEM_UART~255feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~255feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~255feeder_combout\);

-- Location: FF_X61_Y43_N23
\u_RX|MEM_UART~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~255feeder_combout\,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~255_q\);

-- Location: FF_X61_Y43_N29
\u_RX|MEM_UART~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~127_q\);

-- Location: LCCOMB_X61_Y43_N28
\u_RX|MEM_UART~3530\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3530_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~255_q\) # ((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~127_q\ & !\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~255_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~127_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3530_combout\);

-- Location: FF_X49_Y40_N21
\u_RX|MEM_UART~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~511_q\);

-- Location: LCCOMB_X54_Y37_N22
\u_RX|MEM_UART~383feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~383feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~383feeder_combout\);

-- Location: FF_X54_Y37_N23
\u_RX|MEM_UART~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~383feeder_combout\,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~383_q\);

-- Location: LCCOMB_X49_Y40_N20
\u_RX|MEM_UART~3531\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3531_combout\ = (\u_RX|MEM_UART~3530_combout\ & (((\u_RX|MEM_UART~511_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3530_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~383_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3530_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~511_q\,
	datad => \u_RX|MEM_UART~383_q\,
	combout => \u_RX|MEM_UART~3531_combout\);

-- Location: FF_X57_Y38_N1
\u_RX|MEM_UART~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~119_q\);

-- Location: LCCOMB_X54_Y34_N12
\u_RX|MEM_UART~375feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~375feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~375feeder_combout\);

-- Location: FF_X54_Y34_N13
\u_RX|MEM_UART~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~375feeder_combout\,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~375_q\);

-- Location: LCCOMB_X57_Y38_N0
\u_RX|MEM_UART~3532\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3532_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~375_q\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~119_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~119_q\,
	datad => \u_RX|MEM_UART~375_q\,
	combout => \u_RX|MEM_UART~3532_combout\);

-- Location: FF_X50_Y33_N5
\u_RX|MEM_UART~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~503_q\);

-- Location: LCCOMB_X57_Y38_N30
\u_RX|MEM_UART~247feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~247feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~247feeder_combout\);

-- Location: FF_X57_Y38_N31
\u_RX|MEM_UART~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~247feeder_combout\,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~247_q\);

-- Location: LCCOMB_X50_Y33_N4
\u_RX|MEM_UART~3533\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3533_combout\ = (\u_RX|MEM_UART~3532_combout\ & (((\u_RX|MEM_UART~503_q\)) # (!\i_log_ADDR[4]~input_o\))) # (!\u_RX|MEM_UART~3532_combout\ & (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3532_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~503_q\,
	datad => \u_RX|MEM_UART~247_q\,
	combout => \u_RX|MEM_UART~3533_combout\);

-- Location: LCCOMB_X50_Y33_N6
\u_RX|MEM_UART~3534\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3534_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3531_combout\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3533_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3531_combout\,
	datac => \u_RX|MEM_UART~3533_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3534_combout\);

-- Location: LCCOMB_X65_Y32_N16
\u_RX|MEM_UART~263feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~263feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~263feeder_combout\);

-- Location: FF_X65_Y32_N17
\u_RX|MEM_UART~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~263feeder_combout\,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~263_q\);

-- Location: FF_X60_Y35_N21
\u_RX|MEM_UART~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~519_q\);

-- Location: LCCOMB_X55_Y31_N8
\u_RX|MEM_UART~391feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~391feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~391feeder_combout\);

-- Location: FF_X55_Y31_N9
\u_RX|MEM_UART~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~391feeder_combout\,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~391_q\);

-- Location: FF_X54_Y35_N19
\u_RX|MEM_UART~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~135_q\);

-- Location: LCCOMB_X54_Y35_N18
\u_RX|MEM_UART~3528\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3528_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~391_q\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~135_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~391_q\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~135_q\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3528_combout\);

-- Location: LCCOMB_X60_Y35_N20
\u_RX|MEM_UART~3529\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3529_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3528_combout\ & ((\u_RX|MEM_UART~519_q\))) # (!\u_RX|MEM_UART~3528_combout\ & (\u_RX|MEM_UART~263_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~263_q\,
	datac => \u_RX|MEM_UART~519_q\,
	datad => \u_RX|MEM_UART~3528_combout\,
	combout => \u_RX|MEM_UART~3529_combout\);

-- Location: LCCOMB_X59_Y42_N28
\u_RX|MEM_UART~271feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~271feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~271feeder_combout\);

-- Location: FF_X59_Y42_N29
\u_RX|MEM_UART~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~271feeder_combout\,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~271_q\);

-- Location: FF_X65_Y39_N27
\u_RX|MEM_UART~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~143_q\);

-- Location: LCCOMB_X65_Y39_N26
\u_RX|MEM_UART~3535\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3535_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~271_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~143_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~271_q\,
	datac => \u_RX|MEM_UART~143_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3535_combout\);

-- Location: FF_X64_Y35_N15
\u_RX|MEM_UART~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~527_q\);

-- Location: LCCOMB_X55_Y34_N26
\u_RX|MEM_UART~399feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~399feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~399feeder_combout\);

-- Location: FF_X55_Y34_N27
\u_RX|MEM_UART~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~399feeder_combout\,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~399_q\);

-- Location: LCCOMB_X64_Y35_N14
\u_RX|MEM_UART~3536\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3536_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3535_combout\ & (\u_RX|MEM_UART~527_q\)) # (!\u_RX|MEM_UART~3535_combout\ & ((\u_RX|MEM_UART~399_q\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3535_combout\,
	datac => \u_RX|MEM_UART~527_q\,
	datad => \u_RX|MEM_UART~399_q\,
	combout => \u_RX|MEM_UART~3536_combout\);

-- Location: LCCOMB_X52_Y33_N6
\u_RX|MEM_UART~3537\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3537_combout\ = (\u_RX|MEM_UART~3534_combout\ & (((\u_RX|MEM_UART~3536_combout\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3534_combout\ & (\u_RX|MEM_UART~3529_combout\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3534_combout\,
	datab => \u_RX|MEM_UART~3529_combout\,
	datac => \u_RX|MEM_UART~3536_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3537_combout\);

-- Location: LCCOMB_X51_Y36_N10
\u_RX|MEM_UART~3538\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3538_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3527_combout\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((!\i_log_ADDR[7]~input_o\ & \u_RX|MEM_UART~3537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3527_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3537_combout\,
	combout => \u_RX|MEM_UART~3538_combout\);

-- Location: LCCOMB_X57_Y43_N12
\u_RX|MEM_UART~1279feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1279feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1279feeder_combout\);

-- Location: FF_X57_Y43_N13
\u_RX|MEM_UART~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1279feeder_combout\,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1279_q\);

-- Location: FF_X55_Y43_N25
\u_RX|MEM_UART~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1151_q\);

-- Location: LCCOMB_X55_Y43_N24
\u_RX|MEM_UART~3510\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3510_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1279_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1279_q\,
	datac => \u_RX|MEM_UART~1151_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3510_combout\);

-- Location: FF_X50_Y40_N11
\u_RX|MEM_UART~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1535_q\);

-- Location: LCCOMB_X54_Y33_N22
\u_RX|MEM_UART~1407feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1407feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1407feeder_combout\);

-- Location: FF_X54_Y33_N23
\u_RX|MEM_UART~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1407feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1407_q\);

-- Location: LCCOMB_X50_Y40_N10
\u_RX|MEM_UART~3511\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3511_combout\ = (\u_RX|MEM_UART~3510_combout\ & (((\u_RX|MEM_UART~1535_q\)) # (!\i_log_ADDR[5]~input_o\))) # (!\u_RX|MEM_UART~3510_combout\ & (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1407_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3510_combout\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1535_q\,
	datad => \u_RX|MEM_UART~1407_q\,
	combout => \u_RX|MEM_UART~3511_combout\);

-- Location: LCCOMB_X56_Y39_N22
\u_RX|MEM_UART~1271feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1271feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1271feeder_combout\);

-- Location: FF_X56_Y39_N23
\u_RX|MEM_UART~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1271feeder_combout\,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1271_q\);

-- Location: FF_X55_Y33_N9
\u_RX|MEM_UART~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1527_q\);

-- Location: FF_X56_Y39_N29
\u_RX|MEM_UART~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1143_q\);

-- Location: LCCOMB_X55_Y32_N18
\u_RX|MEM_UART~1399feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1399feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1399feeder_combout\);

-- Location: FF_X55_Y32_N19
\u_RX|MEM_UART~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1399feeder_combout\,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1399_q\);

-- Location: LCCOMB_X56_Y39_N28
\u_RX|MEM_UART~3512\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3512_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1399_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1143_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1143_q\,
	datad => \u_RX|MEM_UART~1399_q\,
	combout => \u_RX|MEM_UART~3512_combout\);

-- Location: LCCOMB_X55_Y33_N8
\u_RX|MEM_UART~3513\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3513_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3512_combout\ & ((\u_RX|MEM_UART~1527_q\))) # (!\u_RX|MEM_UART~3512_combout\ & (\u_RX|MEM_UART~1271_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1271_q\,
	datac => \u_RX|MEM_UART~1527_q\,
	datad => \u_RX|MEM_UART~3512_combout\,
	combout => \u_RX|MEM_UART~3513_combout\);

-- Location: LCCOMB_X54_Y32_N4
\u_RX|MEM_UART~3514\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3514_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3511_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((!\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~3513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3511_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3513_combout\,
	combout => \u_RX|MEM_UART~3514_combout\);

-- Location: LCCOMB_X62_Y32_N10
\u_RX|MEM_UART~1287feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1287feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1287feeder_combout\);

-- Location: FF_X62_Y32_N11
\u_RX|MEM_UART~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1287feeder_combout\,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1287_q\);

-- Location: FF_X61_Y35_N1
\u_RX|MEM_UART~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1543_q\);

-- Location: FF_X61_Y35_N3
\u_RX|MEM_UART~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1159_q\);

-- Location: LCCOMB_X56_Y31_N8
\u_RX|MEM_UART~1415feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1415feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1415feeder_combout\);

-- Location: FF_X56_Y31_N9
\u_RX|MEM_UART~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1415feeder_combout\,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1415_q\);

-- Location: LCCOMB_X61_Y35_N2
\u_RX|MEM_UART~3508\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3508_combout\ = (\i_log_ADDR[4]~input_o\ & (\i_log_ADDR[5]~input_o\)) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~1415_q\))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~1159_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1159_q\,
	datad => \u_RX|MEM_UART~1415_q\,
	combout => \u_RX|MEM_UART~3508_combout\);

-- Location: LCCOMB_X61_Y35_N0
\u_RX|MEM_UART~3509\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3509_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3508_combout\ & ((\u_RX|MEM_UART~1543_q\))) # (!\u_RX|MEM_UART~3508_combout\ & (\u_RX|MEM_UART~1287_q\)))) # (!\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[4]~input_o\,
	datab => \u_RX|MEM_UART~1287_q\,
	datac => \u_RX|MEM_UART~1543_q\,
	datad => \u_RX|MEM_UART~3508_combout\,
	combout => \u_RX|MEM_UART~3509_combout\);

-- Location: LCCOMB_X59_Y36_N14
\u_RX|MEM_UART~1423feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1423feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1423feeder_combout\);

-- Location: FF_X59_Y36_N15
\u_RX|MEM_UART~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1423feeder_combout\,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1423_q\);

-- Location: FF_X59_Y36_N13
\u_RX|MEM_UART~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1551_q\);

-- Location: LCCOMB_X58_Y40_N4
\u_RX|MEM_UART~1295feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1295feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1295feeder_combout\);

-- Location: FF_X58_Y40_N5
\u_RX|MEM_UART~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1295feeder_combout\,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1295_q\);

-- Location: FF_X59_Y39_N31
\u_RX|MEM_UART~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1167_q\);

-- Location: LCCOMB_X59_Y39_N30
\u_RX|MEM_UART~3515\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3515_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~1295_q\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~1167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1295_q\,
	datab => \i_log_ADDR[5]~input_o\,
	datac => \u_RX|MEM_UART~1167_q\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3515_combout\);

-- Location: LCCOMB_X59_Y36_N12
\u_RX|MEM_UART~3516\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3516_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3515_combout\ & ((\u_RX|MEM_UART~1551_q\))) # (!\u_RX|MEM_UART~3515_combout\ & (\u_RX|MEM_UART~1423_q\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~1423_q\,
	datac => \u_RX|MEM_UART~1551_q\,
	datad => \u_RX|MEM_UART~3515_combout\,
	combout => \u_RX|MEM_UART~3516_combout\);

-- Location: LCCOMB_X59_Y36_N10
\u_RX|MEM_UART~3517\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3517_combout\ = (\u_RX|MEM_UART~3514_combout\ & (((\u_RX|MEM_UART~3516_combout\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~3514_combout\ & (\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3514_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3509_combout\,
	datad => \u_RX|MEM_UART~3516_combout\,
	combout => \u_RX|MEM_UART~3517_combout\);

-- Location: LCCOMB_X61_Y41_N10
\u_RX|MEM_UART~3549\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3549_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3538_combout\ & (\u_RX|MEM_UART~3548_combout\)) # (!\u_RX|MEM_UART~3538_combout\ & ((\u_RX|MEM_UART~3517_combout\))))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~3538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3548_combout\,
	datac => \u_RX|MEM_UART~3538_combout\,
	datad => \u_RX|MEM_UART~3517_combout\,
	combout => \u_RX|MEM_UART~3549_combout\);

-- Location: LCCOMB_X61_Y38_N28
\u_RX|MEM_UART~1983feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1983feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1983feeder_combout\);

-- Location: FF_X61_Y38_N29
\u_RX|MEM_UART~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1983feeder_combout\,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1983_q\);

-- Location: FF_X62_Y38_N7
\u_RX|MEM_UART~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1999_q\);

-- Location: LCCOMB_X67_Y37_N2
\u_RX|MEM_UART~1991feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1991feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1991feeder_combout\);

-- Location: FF_X67_Y37_N3
\u_RX|MEM_UART~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1991feeder_combout\,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1991_q\);

-- Location: FF_X66_Y37_N19
\u_RX|MEM_UART~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1975_q\);

-- Location: LCCOMB_X66_Y37_N18
\u_RX|MEM_UART~3419\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3419_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1991_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1975_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1991_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1975_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3419_combout\);

-- Location: LCCOMB_X62_Y38_N6
\u_RX|MEM_UART~3420\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3420_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3419_combout\ & ((\u_RX|MEM_UART~1999_q\))) # (!\u_RX|MEM_UART~3419_combout\ & (\u_RX|MEM_UART~1983_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~1983_q\,
	datac => \u_RX|MEM_UART~1999_q\,
	datad => \u_RX|MEM_UART~3419_combout\,
	combout => \u_RX|MEM_UART~3420_combout\);

-- Location: LCCOMB_X58_Y42_N30
\u_RX|MEM_UART~1855feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1855feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1855feeder_combout\);

-- Location: FF_X58_Y42_N31
\u_RX|MEM_UART~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1855feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1855_q\);

-- Location: FF_X62_Y37_N11
\u_RX|MEM_UART~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1847_q\);

-- Location: LCCOMB_X62_Y37_N10
\u_RX|MEM_UART~3412\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3412_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1855_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1847_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1855_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1847_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3412_combout\);

-- Location: FF_X63_Y33_N19
\u_RX|MEM_UART~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1863_q\);

-- Location: LCCOMB_X63_Y33_N12
\u_RX|MEM_UART~1871feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1871feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1871feeder_combout\);

-- Location: FF_X63_Y33_N13
\u_RX|MEM_UART~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1871feeder_combout\,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1871_q\);

-- Location: LCCOMB_X63_Y33_N18
\u_RX|MEM_UART~3413\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3413_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3412_combout\ & ((\u_RX|MEM_UART~1871_q\))) # (!\u_RX|MEM_UART~3412_combout\ & (\u_RX|MEM_UART~1863_q\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3412_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3412_combout\,
	datac => \u_RX|MEM_UART~1863_q\,
	datad => \u_RX|MEM_UART~1871_q\,
	combout => \u_RX|MEM_UART~3413_combout\);

-- Location: LCCOMB_X64_Y36_N14
\u_RX|MEM_UART~1735feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1735feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1735feeder_combout\);

-- Location: FF_X64_Y36_N15
\u_RX|MEM_UART~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1735feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1735_q\);

-- Location: FF_X62_Y39_N19
\u_RX|MEM_UART~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1719_q\);

-- Location: LCCOMB_X62_Y39_N18
\u_RX|MEM_UART~3414\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3414_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1735_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1719_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1735_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1719_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3414_combout\);

-- Location: FF_X62_Y41_N21
\u_RX|MEM_UART~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1743_q\);

-- Location: LCCOMB_X60_Y39_N2
\u_RX|MEM_UART~1727feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1727feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1727feeder_combout\);

-- Location: FF_X60_Y39_N3
\u_RX|MEM_UART~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1727feeder_combout\,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1727_q\);

-- Location: LCCOMB_X62_Y41_N20
\u_RX|MEM_UART~3415\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3415_combout\ = (\u_RX|MEM_UART~3414_combout\ & (((\u_RX|MEM_UART~1743_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3414_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1727_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3414_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1743_q\,
	datad => \u_RX|MEM_UART~1727_q\,
	combout => \u_RX|MEM_UART~3415_combout\);

-- Location: FF_X63_Y41_N19
\u_RX|MEM_UART~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1591_q\);

-- Location: LCCOMB_X57_Y41_N12
\u_RX|MEM_UART~1599feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1599feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1599feeder_combout\);

-- Location: FF_X57_Y41_N13
\u_RX|MEM_UART~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1599feeder_combout\,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1599_q\);

-- Location: LCCOMB_X63_Y41_N18
\u_RX|MEM_UART~3416\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3416_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1599_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1591_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1591_q\,
	datad => \u_RX|MEM_UART~1599_q\,
	combout => \u_RX|MEM_UART~3416_combout\);

-- Location: FF_X63_Y38_N5
\u_RX|MEM_UART~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1615_q\);

-- Location: LCCOMB_X63_Y35_N26
\u_RX|MEM_UART~1607feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1607feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1607feeder_combout\);

-- Location: FF_X63_Y35_N27
\u_RX|MEM_UART~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1607feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1607_q\);

-- Location: LCCOMB_X63_Y38_N4
\u_RX|MEM_UART~3417\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3417_combout\ = (\u_RX|MEM_UART~3416_combout\ & (((\u_RX|MEM_UART~1615_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~3416_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1607_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3416_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1615_q\,
	datad => \u_RX|MEM_UART~1607_q\,
	combout => \u_RX|MEM_UART~3417_combout\);

-- Location: LCCOMB_X64_Y41_N24
\u_RX|MEM_UART~3418\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3418_combout\ = (\i_log_ADDR[5]~input_o\ & (\i_log_ADDR[4]~input_o\)) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3415_combout\)) # (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3417_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3415_combout\,
	datad => \u_RX|MEM_UART~3417_combout\,
	combout => \u_RX|MEM_UART~3418_combout\);

-- Location: LCCOMB_X64_Y41_N22
\u_RX|MEM_UART~3421\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3421_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3418_combout\ & (\u_RX|MEM_UART~3420_combout\)) # (!\u_RX|MEM_UART~3418_combout\ & ((\u_RX|MEM_UART~3413_combout\))))) # (!\i_log_ADDR[5]~input_o\ & 
-- (((\u_RX|MEM_UART~3418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3420_combout\,
	datac => \u_RX|MEM_UART~3413_combout\,
	datad => \u_RX|MEM_UART~3418_combout\,
	combout => \u_RX|MEM_UART~3421_combout\);

-- Location: LCCOMB_X66_Y34_N2
\u_RX|MEM_UART~455feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~455feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~455feeder_combout\);

-- Location: FF_X66_Y34_N3
\u_RX|MEM_UART~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~455feeder_combout\,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~455_q\);

-- Location: FF_X65_Y34_N29
\u_RX|MEM_UART~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~439_q\);

-- Location: LCCOMB_X65_Y34_N28
\u_RX|MEM_UART~3408\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3408_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~455_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~439_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~455_q\,
	datac => \u_RX|MEM_UART~439_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3408_combout\);

-- Location: FF_X61_Y37_N31
\u_RX|MEM_UART~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~463_q\);

-- Location: LCCOMB_X61_Y37_N20
\u_RX|MEM_UART~447feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~447feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~447feeder_combout\);

-- Location: FF_X61_Y37_N21
\u_RX|MEM_UART~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~447feeder_combout\,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~447_q\);

-- Location: LCCOMB_X61_Y37_N30
\u_RX|MEM_UART~3409\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3409_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3408_combout\ & (\u_RX|MEM_UART~463_q\)) # (!\u_RX|MEM_UART~3408_combout\ & ((\u_RX|MEM_UART~447_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3408_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3408_combout\,
	datac => \u_RX|MEM_UART~463_q\,
	datad => \u_RX|MEM_UART~447_q\,
	combout => \u_RX|MEM_UART~3409_combout\);

-- Location: FF_X64_Y39_N25
\u_RX|MEM_UART~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~183_q\);

-- Location: LCCOMB_X64_Y32_N2
\u_RX|MEM_UART~199feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~199feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~199feeder_combout\);

-- Location: FF_X64_Y32_N3
\u_RX|MEM_UART~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~199feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~199_q\);

-- Location: LCCOMB_X64_Y39_N24
\u_RX|MEM_UART~3401\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3401_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~199_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~183_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~183_q\,
	datad => \u_RX|MEM_UART~199_q\,
	combout => \u_RX|MEM_UART~3401_combout\);

-- Location: FF_X66_Y39_N7
\u_RX|MEM_UART~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~207_q\);

-- Location: LCCOMB_X66_Y41_N4
\u_RX|MEM_UART~191feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~191feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~191feeder_combout\);

-- Location: FF_X66_Y41_N5
\u_RX|MEM_UART~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~191feeder_combout\,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~191_q\);

-- Location: LCCOMB_X66_Y39_N6
\u_RX|MEM_UART~3402\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3402_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3401_combout\ & (\u_RX|MEM_UART~207_q\)) # (!\u_RX|MEM_UART~3401_combout\ & ((\u_RX|MEM_UART~191_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3401_combout\,
	datac => \u_RX|MEM_UART~207_q\,
	datad => \u_RX|MEM_UART~191_q\,
	combout => \u_RX|MEM_UART~3402_combout\);

-- Location: FF_X65_Y42_N9
\u_RX|MEM_UART~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~55_q\);

-- Location: LCCOMB_X65_Y42_N18
\u_RX|MEM_UART~63feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~63feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~63feeder_combout\);

-- Location: FF_X65_Y42_N19
\u_RX|MEM_UART~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~63feeder_combout\,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~63_q\);

-- Location: LCCOMB_X65_Y42_N8
\u_RX|MEM_UART~3405\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3405_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~63_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~55_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~55_q\,
	datad => \u_RX|MEM_UART~63_q\,
	combout => \u_RX|MEM_UART~3405_combout\);

-- Location: FF_X65_Y36_N11
\u_RX|MEM_UART~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~79_q\);

-- Location: LCCOMB_X63_Y35_N28
\u_RX|MEM_UART~71feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~71feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~71feeder_combout\);

-- Location: FF_X63_Y35_N29
\u_RX|MEM_UART~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~71feeder_combout\,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~71_q\);

-- Location: LCCOMB_X65_Y36_N10
\u_RX|MEM_UART~3406\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3406_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3405_combout\ & (\u_RX|MEM_UART~79_q\)) # (!\u_RX|MEM_UART~3405_combout\ & ((\u_RX|MEM_UART~71_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3405_combout\,
	datac => \u_RX|MEM_UART~79_q\,
	datad => \u_RX|MEM_UART~71_q\,
	combout => \u_RX|MEM_UART~3406_combout\);

-- Location: LCCOMB_X56_Y34_N10
\u_RX|MEM_UART~327feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~327feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~327feeder_combout\);

-- Location: FF_X56_Y34_N11
\u_RX|MEM_UART~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~327feeder_combout\,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~327_q\);

-- Location: FF_X65_Y37_N17
\u_RX|MEM_UART~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~335_q\);

-- Location: LCCOMB_X59_Y37_N4
\u_RX|MEM_UART~319feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~319feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~319feeder_combout\);

-- Location: FF_X59_Y37_N5
\u_RX|MEM_UART~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~319feeder_combout\,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~319_q\);

-- Location: FF_X62_Y34_N1
\u_RX|MEM_UART~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~311_q\);

-- Location: LCCOMB_X62_Y34_N0
\u_RX|MEM_UART~3403\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3403_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~319_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~311_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~319_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~311_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3403_combout\);

-- Location: LCCOMB_X65_Y37_N16
\u_RX|MEM_UART~3404\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3404_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3403_combout\ & ((\u_RX|MEM_UART~335_q\))) # (!\u_RX|MEM_UART~3403_combout\ & (\u_RX|MEM_UART~327_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~327_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~335_q\,
	datad => \u_RX|MEM_UART~3403_combout\,
	combout => \u_RX|MEM_UART~3404_combout\);

-- Location: LCCOMB_X64_Y41_N2
\u_RX|MEM_UART~3407\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3407_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~3404_combout\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3406_combout\,
	datad => \u_RX|MEM_UART~3404_combout\,
	combout => \u_RX|MEM_UART~3407_combout\);

-- Location: LCCOMB_X64_Y41_N16
\u_RX|MEM_UART~3410\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3410_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3407_combout\ & (\u_RX|MEM_UART~3409_combout\)) # (!\u_RX|MEM_UART~3407_combout\ & ((\u_RX|MEM_UART~3402_combout\))))) # (!\i_log_ADDR[4]~input_o\ & 
-- (((\u_RX|MEM_UART~3407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3409_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3402_combout\,
	datad => \u_RX|MEM_UART~3407_combout\,
	combout => \u_RX|MEM_UART~3410_combout\);

-- Location: FF_X65_Y34_N11
\u_RX|MEM_UART~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1463_q\);

-- Location: LCCOMB_X66_Y34_N28
\u_RX|MEM_UART~1479feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1479feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1479feeder_combout\);

-- Location: FF_X66_Y34_N29
\u_RX|MEM_UART~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1479feeder_combout\,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1479_q\);

-- Location: LCCOMB_X67_Y34_N12
\u_RX|MEM_UART~3398\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3398_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\) # (\u_RX|MEM_UART~1479_q\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1463_q\ & (!\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1463_q\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~1479_q\,
	combout => \u_RX|MEM_UART~3398_combout\);

-- Location: FF_X64_Y38_N25
\u_RX|MEM_UART~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1487_q\);

-- Location: LCCOMB_X64_Y38_N18
\u_RX|MEM_UART~1471feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1471feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1471feeder_combout\);

-- Location: FF_X64_Y38_N19
\u_RX|MEM_UART~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1471feeder_combout\,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1471_q\);

-- Location: LCCOMB_X64_Y38_N24
\u_RX|MEM_UART~3399\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3399_combout\ = (\u_RX|MEM_UART~3398_combout\ & (((\u_RX|MEM_UART~1487_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3398_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1471_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3398_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1487_q\,
	datad => \u_RX|MEM_UART~1471_q\,
	combout => \u_RX|MEM_UART~3399_combout\);

-- Location: LCCOMB_X60_Y39_N12
\u_RX|MEM_UART~1215feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1215feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1215feeder_combout\);

-- Location: FF_X60_Y39_N13
\u_RX|MEM_UART~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1215feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1215_q\);

-- Location: FF_X63_Y39_N5
\u_RX|MEM_UART~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1231_q\);

-- Location: FF_X62_Y39_N21
\u_RX|MEM_UART~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1207_q\);

-- Location: LCCOMB_X62_Y35_N12
\u_RX|MEM_UART~1223feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1223feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1223feeder_combout\);

-- Location: FF_X62_Y35_N13
\u_RX|MEM_UART~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1223feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1223_q\);

-- Location: LCCOMB_X62_Y39_N20
\u_RX|MEM_UART~3391\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3391_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1223_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1207_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1207_q\,
	datad => \u_RX|MEM_UART~1223_q\,
	combout => \u_RX|MEM_UART~3391_combout\);

-- Location: LCCOMB_X63_Y39_N4
\u_RX|MEM_UART~3392\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3392_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3391_combout\ & ((\u_RX|MEM_UART~1231_q\))) # (!\u_RX|MEM_UART~3391_combout\ & (\u_RX|MEM_UART~1215_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1215_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1231_q\,
	datad => \u_RX|MEM_UART~3391_combout\,
	combout => \u_RX|MEM_UART~3392_combout\);

-- Location: LCCOMB_X59_Y41_N8
\u_RX|MEM_UART~1343feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1343feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1343feeder_combout\);

-- Location: FF_X59_Y41_N9
\u_RX|MEM_UART~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1343feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1343_q\);

-- Location: FF_X63_Y38_N23
\u_RX|MEM_UART~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1335_q\);

-- Location: LCCOMB_X63_Y38_N22
\u_RX|MEM_UART~3393\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3393_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1343_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1343_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1335_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3393_combout\);

-- Location: LCCOMB_X65_Y38_N18
\u_RX|MEM_UART~1351feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1351feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1351feeder_combout\);

-- Location: FF_X65_Y38_N19
\u_RX|MEM_UART~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1351feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1351_q\);

-- Location: FF_X66_Y38_N31
\u_RX|MEM_UART~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1359_q\);

-- Location: LCCOMB_X66_Y38_N30
\u_RX|MEM_UART~3394\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3394_combout\ = (\u_RX|MEM_UART~3393_combout\ & (((\u_RX|MEM_UART~1359_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3393_combout\ & (\u_RX|MEM_UART~1351_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3393_combout\,
	datab => \u_RX|MEM_UART~1351_q\,
	datac => \u_RX|MEM_UART~1359_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3394_combout\);

-- Location: LCCOMB_X62_Y35_N22
\u_RX|MEM_UART~1095feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1095feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1095feeder_combout\);

-- Location: FF_X62_Y35_N23
\u_RX|MEM_UART~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1095feeder_combout\,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1095_q\);

-- Location: FF_X63_Y39_N3
\u_RX|MEM_UART~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1103_q\);

-- Location: FF_X63_Y42_N7
\u_RX|MEM_UART~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1079_q\);

-- Location: LCCOMB_X61_Y42_N26
\u_RX|MEM_UART~1087feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1087feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1087feeder_combout\);

-- Location: FF_X61_Y42_N27
\u_RX|MEM_UART~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1087feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1087_q\);

-- Location: LCCOMB_X63_Y42_N6
\u_RX|MEM_UART~3395\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3395_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~1087_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1079_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1079_q\,
	datad => \u_RX|MEM_UART~1087_q\,
	combout => \u_RX|MEM_UART~3395_combout\);

-- Location: LCCOMB_X63_Y39_N2
\u_RX|MEM_UART~3396\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3396_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3395_combout\ & ((\u_RX|MEM_UART~1103_q\))) # (!\u_RX|MEM_UART~3395_combout\ & (\u_RX|MEM_UART~1095_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1095_q\,
	datac => \u_RX|MEM_UART~1103_q\,
	datad => \u_RX|MEM_UART~3395_combout\,
	combout => \u_RX|MEM_UART~3396_combout\);

-- Location: LCCOMB_X65_Y39_N16
\u_RX|MEM_UART~3397\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3397_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3394_combout\) # ((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & (((\u_RX|MEM_UART~3396_combout\ & !\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3394_combout\,
	datac => \u_RX|MEM_UART~3396_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3397_combout\);

-- Location: LCCOMB_X64_Y41_N20
\u_RX|MEM_UART~3400\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3400_combout\ = (\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3397_combout\ & (\u_RX|MEM_UART~3399_combout\)) # (!\u_RX|MEM_UART~3397_combout\ & ((\u_RX|MEM_UART~3392_combout\))))) # (!\i_log_ADDR[4]~input_o\ & 
-- (((\u_RX|MEM_UART~3397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3399_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3392_combout\,
	datad => \u_RX|MEM_UART~3397_combout\,
	combout => \u_RX|MEM_UART~3400_combout\);

-- Location: LCCOMB_X64_Y41_N26
\u_RX|MEM_UART~3411\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3411_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\) # (\u_RX|MEM_UART~3400_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3410_combout\ & (!\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3410_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3400_combout\,
	combout => \u_RX|MEM_UART~3411_combout\);

-- Location: LCCOMB_X66_Y35_N22
\u_RX|MEM_UART~583feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~583feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~583feeder_combout\);

-- Location: FF_X66_Y35_N23
\u_RX|MEM_UART~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~583feeder_combout\,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~583_q\);

-- Location: FF_X64_Y39_N11
\u_RX|MEM_UART~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~591_q\);

-- Location: FF_X63_Y41_N9
\u_RX|MEM_UART~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~567_q\);

-- Location: LCCOMB_X65_Y33_N20
\u_RX|MEM_UART~575feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~575feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~575feeder_combout\);

-- Location: FF_X65_Y33_N21
\u_RX|MEM_UART~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~575feeder_combout\,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~575_q\);

-- Location: LCCOMB_X63_Y41_N8
\u_RX|MEM_UART~3385\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3385_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~575_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~567_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~567_q\,
	datad => \u_RX|MEM_UART~575_q\,
	combout => \u_RX|MEM_UART~3385_combout\);

-- Location: LCCOMB_X64_Y39_N10
\u_RX|MEM_UART~3386\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3386_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3385_combout\ & ((\u_RX|MEM_UART~591_q\))) # (!\u_RX|MEM_UART~3385_combout\ & (\u_RX|MEM_UART~583_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~583_q\,
	datac => \u_RX|MEM_UART~591_q\,
	datad => \u_RX|MEM_UART~3385_combout\,
	combout => \u_RX|MEM_UART~3386_combout\);

-- Location: LCCOMB_X67_Y35_N26
\u_RX|MEM_UART~711feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~711feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~711feeder_combout\);

-- Location: FF_X67_Y35_N27
\u_RX|MEM_UART~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~711feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~711_q\);

-- Location: FF_X67_Y38_N13
\u_RX|MEM_UART~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~695_q\);

-- Location: LCCOMB_X67_Y38_N12
\u_RX|MEM_UART~3383\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3383_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~711_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~695_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~711_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~695_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3383_combout\);

-- Location: LCCOMB_X66_Y41_N18
\u_RX|MEM_UART~703feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~703feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~703feeder_combout\);

-- Location: FF_X66_Y41_N19
\u_RX|MEM_UART~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~703feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~703_q\);

-- Location: FF_X67_Y38_N11
\u_RX|MEM_UART~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~719_q\);

-- Location: LCCOMB_X67_Y38_N10
\u_RX|MEM_UART~3384\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3384_combout\ = (\u_RX|MEM_UART~3383_combout\ & (((\u_RX|MEM_UART~719_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3383_combout\ & (\u_RX|MEM_UART~703_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3383_combout\,
	datab => \u_RX|MEM_UART~703_q\,
	datac => \u_RX|MEM_UART~719_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3384_combout\);

-- Location: LCCOMB_X64_Y41_N4
\u_RX|MEM_UART~3387\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3387_combout\ = (\i_log_ADDR[5]~input_o\ & (((\i_log_ADDR[4]~input_o\)))) # (!\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3384_combout\))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3386_combout\,
	datab => \u_RX|MEM_UART~3384_combout\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3387_combout\);

-- Location: FF_X64_Y34_N15
\u_RX|MEM_UART~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~951_q\);

-- Location: LCCOMB_X67_Y34_N26
\u_RX|MEM_UART~967feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~967feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~967feeder_combout\);

-- Location: FF_X67_Y34_N27
\u_RX|MEM_UART~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~967feeder_combout\,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~967_q\);

-- Location: LCCOMB_X64_Y34_N14
\u_RX|MEM_UART~3388\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3388_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~967_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~951_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~951_q\,
	datad => \u_RX|MEM_UART~967_q\,
	combout => \u_RX|MEM_UART~3388_combout\);

-- Location: FF_X64_Y37_N29
\u_RX|MEM_UART~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~975_q\);

-- Location: LCCOMB_X64_Y34_N12
\u_RX|MEM_UART~959feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~959feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~959feeder_combout\);

-- Location: FF_X64_Y34_N13
\u_RX|MEM_UART~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~959feeder_combout\,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~959_q\);

-- Location: LCCOMB_X64_Y37_N28
\u_RX|MEM_UART~3389\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3389_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3388_combout\ & (\u_RX|MEM_UART~975_q\)) # (!\u_RX|MEM_UART~3388_combout\ & ((\u_RX|MEM_UART~959_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3388_combout\,
	datac => \u_RX|MEM_UART~975_q\,
	datad => \u_RX|MEM_UART~959_q\,
	combout => \u_RX|MEM_UART~3389_combout\);

-- Location: LCCOMB_X65_Y33_N30
\u_RX|MEM_UART~831feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~831feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~831feeder_combout\);

-- Location: FF_X65_Y33_N31
\u_RX|MEM_UART~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~831feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~831_q\);

-- Location: FF_X62_Y34_N23
\u_RX|MEM_UART~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~823_q\);

-- Location: LCCOMB_X62_Y34_N22
\u_RX|MEM_UART~3381\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3381_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~831_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~823_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~831_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~823_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3381_combout\);

-- Location: FF_X66_Y37_N13
\u_RX|MEM_UART~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~847_q\);

-- Location: LCCOMB_X58_Y32_N2
\u_RX|MEM_UART~839feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~839feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~839feeder_combout\);

-- Location: FF_X58_Y32_N3
\u_RX|MEM_UART~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~839feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~839_q\);

-- Location: LCCOMB_X66_Y37_N12
\u_RX|MEM_UART~3382\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3382_combout\ = (\u_RX|MEM_UART~3381_combout\ & (((\u_RX|MEM_UART~847_q\)) # (!\i_log_ADDR[1]~input_o\))) # (!\u_RX|MEM_UART~3381_combout\ & (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~839_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3381_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~847_q\,
	datad => \u_RX|MEM_UART~839_q\,
	combout => \u_RX|MEM_UART~3382_combout\);

-- Location: LCCOMB_X64_Y41_N6
\u_RX|MEM_UART~3390\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3390_combout\ = (\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3387_combout\ & (\u_RX|MEM_UART~3389_combout\)) # (!\u_RX|MEM_UART~3387_combout\ & ((\u_RX|MEM_UART~3382_combout\))))) # (!\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \u_RX|MEM_UART~3387_combout\,
	datac => \u_RX|MEM_UART~3389_combout\,
	datad => \u_RX|MEM_UART~3382_combout\,
	combout => \u_RX|MEM_UART~3390_combout\);

-- Location: LCCOMB_X64_Y41_N8
\u_RX|MEM_UART~3422\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3422_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3411_combout\ & (\u_RX|MEM_UART~3421_combout\)) # (!\u_RX|MEM_UART~3411_combout\ & ((\u_RX|MEM_UART~3390_combout\))))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~3411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3421_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~3411_combout\,
	datad => \u_RX|MEM_UART~3390_combout\,
	combout => \u_RX|MEM_UART~3422_combout\);

-- Location: LCCOMB_X60_Y37_N12
\u_RX|MEM_UART~1375feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1375feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1375feeder_combout\);

-- Location: FF_X60_Y37_N13
\u_RX|MEM_UART~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1375feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1375_q\);

-- Location: FF_X52_Y37_N7
\u_RX|MEM_UART~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1887_q\);

-- Location: FF_X52_Y37_N25
\u_RX|MEM_UART~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~351_q\);

-- Location: LCCOMB_X49_Y39_N26
\u_RX|MEM_UART~863feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~863feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~863feeder_combout\);

-- Location: FF_X49_Y39_N27
\u_RX|MEM_UART~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~863feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~863_q\);

-- Location: LCCOMB_X52_Y37_N24
\u_RX|MEM_UART~3433\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3433_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~863_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~351_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~351_q\,
	datad => \u_RX|MEM_UART~863_q\,
	combout => \u_RX|MEM_UART~3433_combout\);

-- Location: LCCOMB_X52_Y37_N6
\u_RX|MEM_UART~3434\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3434_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3433_combout\ & ((\u_RX|MEM_UART~1887_q\))) # (!\u_RX|MEM_UART~3433_combout\ & (\u_RX|MEM_UART~1375_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1375_q\,
	datac => \u_RX|MEM_UART~1887_q\,
	datad => \u_RX|MEM_UART~3433_combout\,
	combout => \u_RX|MEM_UART~3434_combout\);

-- Location: FF_X52_Y40_N27
\u_RX|MEM_UART~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~367_q\);

-- Location: LCCOMB_X51_Y34_N22
\u_RX|MEM_UART~879feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~879feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~879feeder_combout\);

-- Location: FF_X51_Y34_N23
\u_RX|MEM_UART~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~879feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~879_q\);

-- Location: LCCOMB_X52_Y40_N26
\u_RX|MEM_UART~3440\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3440_combout\ = (\i_log_ADDR[7]~input_o\ & (\i_log_ADDR[6]~input_o\)) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~879_q\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~367_q\,
	datad => \u_RX|MEM_UART~879_q\,
	combout => \u_RX|MEM_UART~3440_combout\);

-- Location: FF_X50_Y37_N25
\u_RX|MEM_UART~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1903_q\);

-- Location: LCCOMB_X52_Y40_N28
\u_RX|MEM_UART~1391feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1391feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1391feeder_combout\);

-- Location: FF_X52_Y40_N29
\u_RX|MEM_UART~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1391feeder_combout\,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1391_q\);

-- Location: LCCOMB_X50_Y37_N24
\u_RX|MEM_UART~3441\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3441_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3440_combout\ & (\u_RX|MEM_UART~1903_q\)) # (!\u_RX|MEM_UART~3440_combout\ & ((\u_RX|MEM_UART~1391_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3440_combout\,
	datac => \u_RX|MEM_UART~1903_q\,
	datad => \u_RX|MEM_UART~1391_q\,
	combout => \u_RX|MEM_UART~3441_combout\);

-- Location: LCCOMB_X54_Y36_N22
\u_RX|MEM_UART~855feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~855feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~855feeder_combout\);

-- Location: FF_X54_Y36_N23
\u_RX|MEM_UART~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~855feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~855_q\);

-- Location: FF_X50_Y37_N31
\u_RX|MEM_UART~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1879_q\);

-- Location: LCCOMB_X49_Y35_N4
\u_RX|MEM_UART~1367feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1367feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1367feeder_combout\);

-- Location: FF_X49_Y35_N5
\u_RX|MEM_UART~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1367feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1367_q\);

-- Location: FF_X49_Y37_N21
\u_RX|MEM_UART~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~343_q\);

-- Location: LCCOMB_X49_Y37_N20
\u_RX|MEM_UART~3437\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3437_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1367_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~343_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1367_q\,
	datac => \u_RX|MEM_UART~343_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3437_combout\);

-- Location: LCCOMB_X50_Y37_N30
\u_RX|MEM_UART~3438\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3438_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3437_combout\ & ((\u_RX|MEM_UART~1879_q\))) # (!\u_RX|MEM_UART~3437_combout\ & (\u_RX|MEM_UART~855_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~855_q\,
	datac => \u_RX|MEM_UART~1879_q\,
	datad => \u_RX|MEM_UART~3437_combout\,
	combout => \u_RX|MEM_UART~3438_combout\);

-- Location: LCCOMB_X58_Y39_N10
\u_RX|MEM_UART~1383feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1383feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1383feeder_combout\);

-- Location: FF_X58_Y39_N11
\u_RX|MEM_UART~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1383feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1383_q\);

-- Location: FF_X58_Y39_N25
\u_RX|MEM_UART~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~359_q\);

-- Location: LCCOMB_X58_Y39_N24
\u_RX|MEM_UART~3435\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3435_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1383_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~359_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1383_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~359_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3435_combout\);

-- Location: FF_X55_Y32_N11
\u_RX|MEM_UART~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1895_q\);

-- Location: LCCOMB_X57_Y32_N20
\u_RX|MEM_UART~871feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~871feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~871feeder_combout\);

-- Location: FF_X57_Y32_N21
\u_RX|MEM_UART~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~871feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~871_q\);

-- Location: LCCOMB_X55_Y32_N10
\u_RX|MEM_UART~3436\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3436_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3435_combout\ & (\u_RX|MEM_UART~1895_q\)) # (!\u_RX|MEM_UART~3435_combout\ & ((\u_RX|MEM_UART~871_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3435_combout\,
	datac => \u_RX|MEM_UART~1895_q\,
	datad => \u_RX|MEM_UART~871_q\,
	combout => \u_RX|MEM_UART~3436_combout\);

-- Location: LCCOMB_X55_Y32_N12
\u_RX|MEM_UART~3439\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3439_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3436_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3438_combout\,
	datad => \u_RX|MEM_UART~3436_combout\,
	combout => \u_RX|MEM_UART~3439_combout\);

-- Location: LCCOMB_X47_Y35_N14
\u_RX|MEM_UART~3442\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3442_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3439_combout\ & ((\u_RX|MEM_UART~3441_combout\))) # (!\u_RX|MEM_UART~3439_combout\ & (\u_RX|MEM_UART~3434_combout\)))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~3439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3434_combout\,
	datab => \u_RX|MEM_UART~3441_combout\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3439_combout\,
	combout => \u_RX|MEM_UART~3442_combout\);

-- Location: LCCOMB_X57_Y37_N12
\u_RX|MEM_UART~1127feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1127feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1127feeder_combout\);

-- Location: FF_X57_Y37_N13
\u_RX|MEM_UART~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1127feeder_combout\,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1127_q\);

-- Location: FF_X47_Y35_N13
\u_RX|MEM_UART~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1639_q\);

-- Location: FF_X52_Y35_N31
\u_RX|MEM_UART~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~103_q\);

-- Location: LCCOMB_X57_Y31_N6
\u_RX|MEM_UART~615feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~615feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~615feeder_combout\);

-- Location: FF_X57_Y31_N7
\u_RX|MEM_UART~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~615feeder_combout\,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~615_q\);

-- Location: LCCOMB_X52_Y35_N30
\u_RX|MEM_UART~3443\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3443_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~615_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~103_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~103_q\,
	datad => \u_RX|MEM_UART~615_q\,
	combout => \u_RX|MEM_UART~3443_combout\);

-- Location: LCCOMB_X47_Y35_N12
\u_RX|MEM_UART~3444\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3444_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3443_combout\ & ((\u_RX|MEM_UART~1639_q\))) # (!\u_RX|MEM_UART~3443_combout\ & (\u_RX|MEM_UART~1127_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1127_q\,
	datac => \u_RX|MEM_UART~1639_q\,
	datad => \u_RX|MEM_UART~3443_combout\,
	combout => \u_RX|MEM_UART~3444_combout\);

-- Location: LCCOMB_X55_Y42_N0
\u_RX|MEM_UART~1135feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1135feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1135feeder_combout\);

-- Location: FF_X55_Y42_N1
\u_RX|MEM_UART~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1135feeder_combout\,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1135_q\);

-- Location: LCCOMB_X50_Y39_N12
\u_RX|MEM_UART~111feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~111feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~111feeder_combout\);

-- Location: FF_X50_Y39_N13
\u_RX|MEM_UART~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~111feeder_combout\,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~111_q\);

-- Location: LCCOMB_X54_Y39_N0
\u_RX|MEM_UART~3450\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3450_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1135_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((!\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~111_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1135_q\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~111_q\,
	combout => \u_RX|MEM_UART~3450_combout\);

-- Location: FF_X55_Y38_N15
\u_RX|MEM_UART~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1647_q\);

-- Location: LCCOMB_X54_Y38_N12
\u_RX|MEM_UART~623feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~623feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~623feeder_combout\);

-- Location: FF_X54_Y38_N13
\u_RX|MEM_UART~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~623feeder_combout\,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~623_q\);

-- Location: LCCOMB_X55_Y38_N14
\u_RX|MEM_UART~3451\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3451_combout\ = (\u_RX|MEM_UART~3450_combout\ & (((\u_RX|MEM_UART~1647_q\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~3450_combout\ & (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~623_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3450_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1647_q\,
	datad => \u_RX|MEM_UART~623_q\,
	combout => \u_RX|MEM_UART~3451_combout\);

-- Location: LCCOMB_X55_Y43_N6
\u_RX|MEM_UART~1119feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1119feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1119feeder_combout\);

-- Location: FF_X55_Y43_N7
\u_RX|MEM_UART~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1119feeder_combout\,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1119_q\);

-- Location: FF_X51_Y42_N31
\u_RX|MEM_UART~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~95_q\);

-- Location: LCCOMB_X51_Y42_N30
\u_RX|MEM_UART~3445\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3445_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1119_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~95_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1119_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~95_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3445_combout\);

-- Location: LCCOMB_X52_Y41_N26
\u_RX|MEM_UART~607feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~607feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~607feeder_combout\);

-- Location: FF_X52_Y41_N27
\u_RX|MEM_UART~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~607feeder_combout\,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~607_q\);

-- Location: FF_X51_Y41_N9
\u_RX|MEM_UART~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1631_q\);

-- Location: LCCOMB_X51_Y41_N8
\u_RX|MEM_UART~3446\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3446_combout\ = (\u_RX|MEM_UART~3445_combout\ & (((\u_RX|MEM_UART~1631_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3445_combout\ & (\u_RX|MEM_UART~607_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3445_combout\,
	datab => \u_RX|MEM_UART~607_q\,
	datac => \u_RX|MEM_UART~1631_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3446_combout\);

-- Location: LCCOMB_X50_Y36_N24
\u_RX|MEM_UART~599feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~599feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~599feeder_combout\);

-- Location: FF_X50_Y36_N25
\u_RX|MEM_UART~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~599feeder_combout\,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~599_q\);

-- Location: FF_X51_Y36_N13
\u_RX|MEM_UART~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~87_q\);

-- Location: LCCOMB_X51_Y36_N12
\u_RX|MEM_UART~3447\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3447_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~599_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~599_q\,
	datac => \u_RX|MEM_UART~87_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3447_combout\);

-- Location: FF_X50_Y36_N27
\u_RX|MEM_UART~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1623_q\);

-- Location: LCCOMB_X52_Y36_N2
\u_RX|MEM_UART~1111feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1111feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1111feeder_combout\);

-- Location: FF_X52_Y36_N3
\u_RX|MEM_UART~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1111feeder_combout\,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1111_q\);

-- Location: LCCOMB_X50_Y36_N26
\u_RX|MEM_UART~3448\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3448_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3447_combout\ & (\u_RX|MEM_UART~1623_q\)) # (!\u_RX|MEM_UART~3447_combout\ & ((\u_RX|MEM_UART~1111_q\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3447_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3447_combout\,
	datac => \u_RX|MEM_UART~1623_q\,
	datad => \u_RX|MEM_UART~1111_q\,
	combout => \u_RX|MEM_UART~3448_combout\);

-- Location: LCCOMB_X47_Y35_N10
\u_RX|MEM_UART~3449\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3449_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3446_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((!\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~3448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3446_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3448_combout\,
	combout => \u_RX|MEM_UART~3449_combout\);

-- Location: LCCOMB_X47_Y35_N24
\u_RX|MEM_UART~3452\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3452_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3449_combout\ & ((\u_RX|MEM_UART~3451_combout\))) # (!\u_RX|MEM_UART~3449_combout\ & (\u_RX|MEM_UART~3444_combout\)))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~3449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3444_combout\,
	datab => \u_RX|MEM_UART~3451_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3449_combout\,
	combout => \u_RX|MEM_UART~3452_combout\);

-- Location: LCCOMB_X47_Y35_N22
\u_RX|MEM_UART~3453\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3453_combout\ = (\i_log_ADDR[5]~input_o\ & ((\i_log_ADDR[4]~input_o\) # ((\u_RX|MEM_UART~3442_combout\)))) # (!\i_log_ADDR[5]~input_o\ & (!\i_log_ADDR[4]~input_o\ & ((\u_RX|MEM_UART~3452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[5]~input_o\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3442_combout\,
	datad => \u_RX|MEM_UART~3452_combout\,
	combout => \u_RX|MEM_UART~3453_combout\);

-- Location: LCCOMB_X59_Y43_N22
\u_RX|MEM_UART~1759feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1759feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1759feeder_combout\);

-- Location: FF_X59_Y43_N23
\u_RX|MEM_UART~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1759feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1759_q\);

-- Location: FF_X51_Y39_N27
\u_RX|MEM_UART~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1751_q\);

-- Location: LCCOMB_X51_Y39_N26
\u_RX|MEM_UART~3430\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3430_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1759_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~1751_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1759_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1751_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3430_combout\);

-- Location: FF_X60_Y42_N3
\u_RX|MEM_UART~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1775_q\);

-- Location: FF_X60_Y33_N19
\u_RX|MEM_UART~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1767_q\);

-- Location: LCCOMB_X60_Y42_N2
\u_RX|MEM_UART~3431\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3431_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3430_combout\ & (\u_RX|MEM_UART~1775_q\)) # (!\u_RX|MEM_UART~3430_combout\ & ((\u_RX|MEM_UART~1767_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3430_combout\,
	datac => \u_RX|MEM_UART~1775_q\,
	datad => \u_RX|MEM_UART~1767_q\,
	combout => \u_RX|MEM_UART~3431_combout\);

-- Location: FF_X52_Y39_N1
\u_RX|MEM_UART~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~215_q\);

-- Location: LCCOMB_X52_Y35_N4
\u_RX|MEM_UART~231feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~231feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~231feeder_combout\);

-- Location: FF_X52_Y35_N5
\u_RX|MEM_UART~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~231feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~231_q\);

-- Location: LCCOMB_X52_Y39_N0
\u_RX|MEM_UART~3427\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3427_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~231_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~215_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~215_q\,
	datad => \u_RX|MEM_UART~231_q\,
	combout => \u_RX|MEM_UART~3427_combout\);

-- Location: FF_X52_Y39_N31
\u_RX|MEM_UART~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~239_q\);

-- Location: LCCOMB_X55_Y40_N28
\u_RX|MEM_UART~223feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~223feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~223feeder_combout\);

-- Location: FF_X55_Y40_N29
\u_RX|MEM_UART~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~223feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~223_q\);

-- Location: LCCOMB_X52_Y39_N30
\u_RX|MEM_UART~3428\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3428_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3427_combout\ & (\u_RX|MEM_UART~239_q\)) # (!\u_RX|MEM_UART~3427_combout\ & ((\u_RX|MEM_UART~223_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3427_combout\,
	datac => \u_RX|MEM_UART~239_q\,
	datad => \u_RX|MEM_UART~223_q\,
	combout => \u_RX|MEM_UART~3428_combout\);

-- Location: LCCOMB_X58_Y31_N10
\u_RX|MEM_UART~743feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~743feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~743feeder_combout\);

-- Location: FF_X58_Y31_N11
\u_RX|MEM_UART~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~743feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~743_q\);

-- Location: FF_X54_Y38_N19
\u_RX|MEM_UART~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~751_q\);

-- Location: FF_X52_Y38_N3
\u_RX|MEM_UART~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~727_q\);

-- Location: LCCOMB_X52_Y41_N8
\u_RX|MEM_UART~735feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~735feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~735feeder_combout\);

-- Location: FF_X52_Y41_N9
\u_RX|MEM_UART~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~735feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~735_q\);

-- Location: LCCOMB_X52_Y38_N2
\u_RX|MEM_UART~3425\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3425_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~735_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~727_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~727_q\,
	datad => \u_RX|MEM_UART~735_q\,
	combout => \u_RX|MEM_UART~3425_combout\);

-- Location: LCCOMB_X54_Y38_N18
\u_RX|MEM_UART~3426\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3426_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3425_combout\ & ((\u_RX|MEM_UART~751_q\))) # (!\u_RX|MEM_UART~3425_combout\ & (\u_RX|MEM_UART~743_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~743_q\,
	datac => \u_RX|MEM_UART~751_q\,
	datad => \u_RX|MEM_UART~3425_combout\,
	combout => \u_RX|MEM_UART~3426_combout\);

-- Location: LCCOMB_X52_Y38_N0
\u_RX|MEM_UART~3429\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3429_combout\ = (\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3426_combout\) # (\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3428_combout\ & ((!\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3428_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~3426_combout\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3429_combout\);

-- Location: LCCOMB_X57_Y33_N26
\u_RX|MEM_UART~1255feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1255feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1255feeder_combout\);

-- Location: FF_X57_Y33_N27
\u_RX|MEM_UART~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1255feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1255_q\);

-- Location: FF_X47_Y39_N3
\u_RX|MEM_UART~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1239_q\);

-- Location: LCCOMB_X47_Y39_N2
\u_RX|MEM_UART~3423\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3423_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1255_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1239_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1255_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1239_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3423_combout\);

-- Location: FF_X55_Y42_N19
\u_RX|MEM_UART~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1263_q\);

-- Location: LCCOMB_X56_Y40_N12
\u_RX|MEM_UART~1247feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1247feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1247feeder_combout\);

-- Location: FF_X56_Y40_N13
\u_RX|MEM_UART~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1247feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1247_q\);

-- Location: LCCOMB_X55_Y42_N18
\u_RX|MEM_UART~3424\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3424_combout\ = (\u_RX|MEM_UART~3423_combout\ & (((\u_RX|MEM_UART~1263_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3423_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3423_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1263_q\,
	datad => \u_RX|MEM_UART~1247_q\,
	combout => \u_RX|MEM_UART~3424_combout\);

-- Location: LCCOMB_X47_Y35_N16
\u_RX|MEM_UART~3432\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3432_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3429_combout\ & (\u_RX|MEM_UART~3431_combout\)) # (!\u_RX|MEM_UART~3429_combout\ & ((\u_RX|MEM_UART~3424_combout\))))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~3429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3431_combout\,
	datac => \u_RX|MEM_UART~3429_combout\,
	datad => \u_RX|MEM_UART~3424_combout\,
	combout => \u_RX|MEM_UART~3432_combout\);

-- Location: LCCOMB_X49_Y39_N24
\u_RX|MEM_UART~991feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~991feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~991feeder_combout\);

-- Location: FF_X49_Y39_N25
\u_RX|MEM_UART~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~991feeder_combout\,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~991_q\);

-- Location: FF_X51_Y38_N17
\u_RX|MEM_UART~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1007_q\);

-- Location: FF_X50_Y35_N13
\u_RX|MEM_UART~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~983_q\);

-- Location: LCCOMB_X57_Y31_N20
\u_RX|MEM_UART~999feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~999feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~999feeder_combout\);

-- Location: FF_X57_Y31_N21
\u_RX|MEM_UART~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~999feeder_combout\,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~999_q\);

-- Location: LCCOMB_X50_Y35_N12
\u_RX|MEM_UART~3454\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3454_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~999_q\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~983_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~983_q\,
	datad => \u_RX|MEM_UART~999_q\,
	combout => \u_RX|MEM_UART~3454_combout\);

-- Location: LCCOMB_X51_Y38_N16
\u_RX|MEM_UART~3455\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3455_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3454_combout\ & ((\u_RX|MEM_UART~1007_q\))) # (!\u_RX|MEM_UART~3454_combout\ & (\u_RX|MEM_UART~991_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~991_q\,
	datac => \u_RX|MEM_UART~1007_q\,
	datad => \u_RX|MEM_UART~3454_combout\,
	combout => \u_RX|MEM_UART~3455_combout\);

-- Location: LCCOMB_X58_Y33_N10
\u_RX|MEM_UART~487feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~487feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~487feeder_combout\);

-- Location: FF_X58_Y33_N11
\u_RX|MEM_UART~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~487feeder_combout\,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~487_q\);

-- Location: FF_X50_Y39_N19
\u_RX|MEM_UART~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~495_q\);

-- Location: FF_X51_Y35_N29
\u_RX|MEM_UART~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~471_q\);

-- Location: LCCOMB_X51_Y42_N0
\u_RX|MEM_UART~479feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~479feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~479feeder_combout\);

-- Location: FF_X51_Y42_N1
\u_RX|MEM_UART~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~479feeder_combout\,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~479_q\);

-- Location: LCCOMB_X51_Y35_N28
\u_RX|MEM_UART~3458\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3458_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~479_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~471_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~471_q\,
	datad => \u_RX|MEM_UART~479_q\,
	combout => \u_RX|MEM_UART~3458_combout\);

-- Location: LCCOMB_X50_Y39_N18
\u_RX|MEM_UART~3459\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3459_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3458_combout\ & ((\u_RX|MEM_UART~495_q\))) # (!\u_RX|MEM_UART~3458_combout\ & (\u_RX|MEM_UART~487_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~487_q\,
	datac => \u_RX|MEM_UART~495_q\,
	datad => \u_RX|MEM_UART~3458_combout\,
	combout => \u_RX|MEM_UART~3459_combout\);

-- Location: FF_X51_Y40_N27
\u_RX|MEM_UART~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1495_q\);

-- Location: LCCOMB_X51_Y40_N0
\u_RX|MEM_UART~1503feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1503feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1503feeder_combout\);

-- Location: FF_X51_Y40_N1
\u_RX|MEM_UART~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1503feeder_combout\,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1503_q\);

-- Location: LCCOMB_X51_Y40_N26
\u_RX|MEM_UART~3456\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3456_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1503_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1495_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1495_q\,
	datad => \u_RX|MEM_UART~1503_q\,
	combout => \u_RX|MEM_UART~3456_combout\);

-- Location: FF_X55_Y40_N27
\u_RX|MEM_UART~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1519_q\);

-- Location: LCCOMB_X58_Y33_N12
\u_RX|MEM_UART~1511feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1511feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1511feeder_combout\);

-- Location: FF_X58_Y33_N13
\u_RX|MEM_UART~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1511feeder_combout\,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1511_q\);

-- Location: LCCOMB_X55_Y40_N26
\u_RX|MEM_UART~3457\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3457_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3456_combout\ & (\u_RX|MEM_UART~1519_q\)) # (!\u_RX|MEM_UART~3456_combout\ & ((\u_RX|MEM_UART~1511_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3456_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3456_combout\,
	datac => \u_RX|MEM_UART~1519_q\,
	datad => \u_RX|MEM_UART~1511_q\,
	combout => \u_RX|MEM_UART~3457_combout\);

-- Location: LCCOMB_X51_Y36_N22
\u_RX|MEM_UART~3460\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3460_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3457_combout\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3459_combout\,
	datac => \i_log_ADDR[7]~input_o\,
	datad => \u_RX|MEM_UART~3457_combout\,
	combout => \u_RX|MEM_UART~3460_combout\);

-- Location: LCCOMB_X52_Y38_N18
\u_RX|MEM_UART~2015feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2015feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~2015feeder_combout\);

-- Location: FF_X52_Y38_N19
\u_RX|MEM_UART~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2015feeder_combout\,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2015_q\);

-- Location: FF_X55_Y38_N5
\u_RX|MEM_UART~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2031_q\);

-- Location: LCCOMB_X50_Y38_N16
\u_RX|MEM_UART~2007feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2007feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~2007feeder_combout\);

-- Location: FF_X50_Y38_N17
\u_RX|MEM_UART~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2007feeder_combout\,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2007_q\);

-- Location: LCCOMB_X57_Y34_N22
\u_RX|MEM_UART~2023feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2023feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~2023feeder_combout\);

-- Location: FF_X57_Y34_N23
\u_RX|MEM_UART~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2023feeder_combout\,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2023_q\);

-- Location: LCCOMB_X52_Y38_N16
\u_RX|MEM_UART~3461\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3461_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\) # (\u_RX|MEM_UART~2023_q\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~2007_q\ & (!\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~2007_q\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~2023_q\,
	combout => \u_RX|MEM_UART~3461_combout\);

-- Location: LCCOMB_X55_Y38_N4
\u_RX|MEM_UART~3462\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3462_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3461_combout\ & ((\u_RX|MEM_UART~2031_q\))) # (!\u_RX|MEM_UART~3461_combout\ & (\u_RX|MEM_UART~2015_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~2015_q\,
	datac => \u_RX|MEM_UART~2031_q\,
	datad => \u_RX|MEM_UART~3461_combout\,
	combout => \u_RX|MEM_UART~3462_combout\);

-- Location: LCCOMB_X51_Y36_N0
\u_RX|MEM_UART~3463\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3463_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3460_combout\ & ((\u_RX|MEM_UART~3462_combout\))) # (!\u_RX|MEM_UART~3460_combout\ & (\u_RX|MEM_UART~3455_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~3460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3455_combout\,
	datac => \u_RX|MEM_UART~3460_combout\,
	datad => \u_RX|MEM_UART~3462_combout\,
	combout => \u_RX|MEM_UART~3463_combout\);

-- Location: LCCOMB_X47_Y35_N28
\u_RX|MEM_UART~3464\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3464_combout\ = (\u_RX|MEM_UART~3453_combout\ & (((\u_RX|MEM_UART~3463_combout\) # (!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3453_combout\ & (\u_RX|MEM_UART~3432_combout\ & ((\i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3453_combout\,
	datab => \u_RX|MEM_UART~3432_combout\,
	datac => \u_RX|MEM_UART~3463_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3464_combout\);

-- Location: LCCOMB_X64_Y33_N28
\u_RX|MEM_UART~1063feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1063feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1063feeder_combout\);

-- Location: FF_X64_Y33_N29
\u_RX|MEM_UART~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1063feeder_combout\,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1063_q\);

-- Location: FF_X62_Y40_N17
\u_RX|MEM_UART~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1047_q\);

-- Location: LCCOMB_X61_Y42_N12
\u_RX|MEM_UART~1055feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1055feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1055feeder_combout\);

-- Location: FF_X61_Y42_N13
\u_RX|MEM_UART~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1055feeder_combout\,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1055_q\);

-- Location: LCCOMB_X62_Y40_N16
\u_RX|MEM_UART~3485\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3485_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1055_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1047_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1047_q\,
	datad => \u_RX|MEM_UART~1055_q\,
	combout => \u_RX|MEM_UART~3485_combout\);

-- Location: FF_X64_Y40_N5
\u_RX|MEM_UART~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1071_q\);

-- Location: LCCOMB_X64_Y40_N4
\u_RX|MEM_UART~3486\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3486_combout\ = (\u_RX|MEM_UART~3485_combout\ & (((\u_RX|MEM_UART~1071_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3485_combout\ & (\u_RX|MEM_UART~1063_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1063_q\,
	datab => \u_RX|MEM_UART~3485_combout\,
	datac => \u_RX|MEM_UART~1071_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3486_combout\);

-- Location: LCCOMB_X55_Y35_N10
\u_RX|MEM_UART~1575feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1575feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1575feeder_combout\);

-- Location: FF_X55_Y35_N11
\u_RX|MEM_UART~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1575feeder_combout\,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1575_q\);

-- Location: FF_X55_Y41_N31
\u_RX|MEM_UART~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1559_q\);

-- Location: LCCOMB_X55_Y41_N30
\u_RX|MEM_UART~3492\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3492_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1575_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1575_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1559_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3492_combout\);

-- Location: FF_X55_Y41_N5
\u_RX|MEM_UART~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1583_q\);

-- Location: LCCOMB_X60_Y41_N16
\u_RX|MEM_UART~1567feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1567feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1567feeder_combout\);

-- Location: FF_X60_Y41_N17
\u_RX|MEM_UART~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1567feeder_combout\,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1567_q\);

-- Location: LCCOMB_X55_Y41_N4
\u_RX|MEM_UART~3493\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3493_combout\ = (\u_RX|MEM_UART~3492_combout\ & (((\u_RX|MEM_UART~1583_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3492_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1567_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3492_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1583_q\,
	datad => \u_RX|MEM_UART~1567_q\,
	combout => \u_RX|MEM_UART~3493_combout\);

-- Location: LCCOMB_X59_Y32_N6
\u_RX|MEM_UART~551feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~551feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~551feeder_combout\);

-- Location: FF_X59_Y32_N7
\u_RX|MEM_UART~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~551feeder_combout\,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~551_q\);

-- Location: FF_X59_Y32_N13
\u_RX|MEM_UART~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~535_q\);

-- Location: LCCOMB_X59_Y32_N12
\u_RX|MEM_UART~3487\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3487_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~551_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~535_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~551_q\,
	datac => \u_RX|MEM_UART~535_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3487_combout\);

-- Location: FF_X63_Y34_N29
\u_RX|MEM_UART~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~559_q\);

-- Location: FF_X56_Y33_N11
\u_RX|MEM_UART~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~543_q\);

-- Location: LCCOMB_X63_Y34_N28
\u_RX|MEM_UART~3488\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3488_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3487_combout\ & (\u_RX|MEM_UART~559_q\)) # (!\u_RX|MEM_UART~3487_combout\ & ((\u_RX|MEM_UART~543_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3487_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3487_combout\,
	datac => \u_RX|MEM_UART~559_q\,
	datad => \u_RX|MEM_UART~543_q\,
	combout => \u_RX|MEM_UART~3488_combout\);

-- Location: LCCOMB_X59_Y35_N16
\u_RX|MEM_UART~39feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~39feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~39feeder_combout\);

-- Location: FF_X59_Y35_N17
\u_RX|MEM_UART~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~39feeder_combout\,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~39_q\);

-- Location: FF_X65_Y36_N29
\u_RX|MEM_UART~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~47_q\);

-- Location: LCCOMB_X61_Y41_N20
\u_RX|MEM_UART~31feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~31feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~31feeder_combout\);

-- Location: FF_X61_Y41_N21
\u_RX|MEM_UART~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~31feeder_combout\,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~31_q\);

-- Location: FF_X61_Y39_N11
\u_RX|MEM_UART~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~23_q\);

-- Location: LCCOMB_X61_Y39_N10
\u_RX|MEM_UART~3489\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3489_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~31_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~23_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~31_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~23_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3489_combout\);

-- Location: LCCOMB_X65_Y36_N28
\u_RX|MEM_UART~3490\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3490_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3489_combout\ & ((\u_RX|MEM_UART~47_q\))) # (!\u_RX|MEM_UART~3489_combout\ & (\u_RX|MEM_UART~39_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~39_q\,
	datac => \u_RX|MEM_UART~47_q\,
	datad => \u_RX|MEM_UART~3489_combout\,
	combout => \u_RX|MEM_UART~3490_combout\);

-- Location: LCCOMB_X63_Y40_N16
\u_RX|MEM_UART~3491\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3491_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3488_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3490_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3488_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3490_combout\,
	combout => \u_RX|MEM_UART~3491_combout\);

-- Location: LCCOMB_X63_Y40_N22
\u_RX|MEM_UART~3494\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3494_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3491_combout\ & ((\u_RX|MEM_UART~3493_combout\))) # (!\u_RX|MEM_UART~3491_combout\ & (\u_RX|MEM_UART~3486_combout\)))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~3491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3486_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~3493_combout\,
	datad => \u_RX|MEM_UART~3491_combout\,
	combout => \u_RX|MEM_UART~3494_combout\);

-- Location: LCCOMB_X56_Y41_N14
\u_RX|MEM_UART~671feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~671feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~671feeder_combout\);

-- Location: FF_X56_Y41_N15
\u_RX|MEM_UART~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~671feeder_combout\,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~671_q\);

-- Location: FF_X63_Y32_N29
\u_RX|MEM_UART~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~663_q\);

-- Location: LCCOMB_X63_Y31_N6
\u_RX|MEM_UART~679feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~679feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~679feeder_combout\);

-- Location: FF_X63_Y31_N7
\u_RX|MEM_UART~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~679feeder_combout\,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~679_q\);

-- Location: LCCOMB_X63_Y32_N28
\u_RX|MEM_UART~3475\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3475_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~679_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~663_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~663_q\,
	datad => \u_RX|MEM_UART~679_q\,
	combout => \u_RX|MEM_UART~3475_combout\);

-- Location: FF_X60_Y34_N5
\u_RX|MEM_UART~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~687_q\);

-- Location: LCCOMB_X60_Y34_N4
\u_RX|MEM_UART~3476\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3476_combout\ = (\u_RX|MEM_UART~3475_combout\ & (((\u_RX|MEM_UART~687_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3475_combout\ & (\u_RX|MEM_UART~671_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~671_q\,
	datab => \u_RX|MEM_UART~3475_combout\,
	datac => \u_RX|MEM_UART~687_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3476_combout\);

-- Location: LCCOMB_X59_Y35_N14
\u_RX|MEM_UART~167feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~167feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~167feeder_combout\);

-- Location: FF_X59_Y35_N15
\u_RX|MEM_UART~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~167feeder_combout\,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~167_q\);

-- Location: FF_X61_Y40_N1
\u_RX|MEM_UART~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~151_q\);

-- Location: LCCOMB_X57_Y40_N20
\u_RX|MEM_UART~159feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~159feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~159feeder_combout\);

-- Location: FF_X57_Y40_N21
\u_RX|MEM_UART~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~159feeder_combout\,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~159_q\);

-- Location: LCCOMB_X60_Y40_N4
\u_RX|MEM_UART~3479\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3479_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~159_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~151_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~151_q\,
	datad => \u_RX|MEM_UART~159_q\,
	combout => \u_RX|MEM_UART~3479_combout\);

-- Location: FF_X60_Y40_N3
\u_RX|MEM_UART~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~175_q\);

-- Location: LCCOMB_X60_Y40_N2
\u_RX|MEM_UART~3480\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3480_combout\ = (\u_RX|MEM_UART~3479_combout\ & (((\u_RX|MEM_UART~175_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3479_combout\ & (\u_RX|MEM_UART~167_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~167_q\,
	datab => \u_RX|MEM_UART~3479_combout\,
	datac => \u_RX|MEM_UART~175_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3480_combout\);

-- Location: LCCOMB_X64_Y33_N26
\u_RX|MEM_UART~1191feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1191feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1191feeder_combout\);

-- Location: FF_X64_Y33_N27
\u_RX|MEM_UART~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1191feeder_combout\,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1191_q\);

-- Location: FF_X64_Y40_N11
\u_RX|MEM_UART~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1199_q\);

-- Location: FF_X57_Y40_N27
\u_RX|MEM_UART~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1183_q\);

-- Location: FF_X62_Y40_N3
\u_RX|MEM_UART~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1175_q\);

-- Location: LCCOMB_X62_Y40_N2
\u_RX|MEM_UART~3477\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3477_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1183_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1183_q\,
	datac => \u_RX|MEM_UART~1175_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3477_combout\);

-- Location: LCCOMB_X63_Y40_N18
\u_RX|MEM_UART~3478\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3478_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3477_combout\ & ((\u_RX|MEM_UART~1199_q\))) # (!\u_RX|MEM_UART~3477_combout\ & (\u_RX|MEM_UART~1191_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1191_q\,
	datac => \u_RX|MEM_UART~1199_q\,
	datad => \u_RX|MEM_UART~3477_combout\,
	combout => \u_RX|MEM_UART~3478_combout\);

-- Location: LCCOMB_X63_Y40_N24
\u_RX|MEM_UART~3481\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3481_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\) # (\u_RX|MEM_UART~3478_combout\)))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3480_combout\ & (!\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3480_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3478_combout\,
	combout => \u_RX|MEM_UART~3481_combout\);

-- Location: LCCOMB_X64_Y36_N8
\u_RX|MEM_UART~1703feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1703feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1703feeder_combout\);

-- Location: FF_X64_Y36_N9
\u_RX|MEM_UART~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1703feeder_combout\,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1703_q\);

-- Location: FF_X61_Y40_N23
\u_RX|MEM_UART~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1687_q\);

-- Location: LCCOMB_X61_Y40_N22
\u_RX|MEM_UART~3482\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3482_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1703_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1687_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1703_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1687_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3482_combout\);

-- Location: FF_X60_Y42_N9
\u_RX|MEM_UART~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1711_q\);

-- Location: LCCOMB_X59_Y43_N8
\u_RX|MEM_UART~1695feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1695feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1695feeder_combout\);

-- Location: FF_X59_Y43_N9
\u_RX|MEM_UART~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1695feeder_combout\,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1695_q\);

-- Location: LCCOMB_X60_Y42_N8
\u_RX|MEM_UART~3483\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3483_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3482_combout\ & (\u_RX|MEM_UART~1711_q\)) # (!\u_RX|MEM_UART~3482_combout\ & ((\u_RX|MEM_UART~1695_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3482_combout\,
	datac => \u_RX|MEM_UART~1711_q\,
	datad => \u_RX|MEM_UART~1695_q\,
	combout => \u_RX|MEM_UART~3483_combout\);

-- Location: LCCOMB_X63_Y40_N30
\u_RX|MEM_UART~3484\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3484_combout\ = (\u_RX|MEM_UART~3481_combout\ & (((\u_RX|MEM_UART~3483_combout\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3481_combout\ & (\u_RX|MEM_UART~3476_combout\ & (\i_log_ADDR[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3476_combout\,
	datab => \u_RX|MEM_UART~3481_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3483_combout\,
	combout => \u_RX|MEM_UART~3484_combout\);

-- Location: LCCOMB_X63_Y40_N12
\u_RX|MEM_UART~3495\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3495_combout\ = (\i_log_ADDR[4]~input_o\ & (((\u_RX|MEM_UART~3484_combout\) # (\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & (\u_RX|MEM_UART~3494_combout\ & ((!\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3494_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \u_RX|MEM_UART~3484_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3495_combout\);

-- Location: FF_X63_Y37_N1
\u_RX|MEM_UART~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1303_q\);

-- Location: LCCOMB_X60_Y43_N10
\u_RX|MEM_UART~1311feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1311feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1311feeder_combout\);

-- Location: FF_X60_Y43_N11
\u_RX|MEM_UART~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1311feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1311_q\);

-- Location: LCCOMB_X63_Y37_N0
\u_RX|MEM_UART~3465\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3465_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1311_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1303_q\,
	datad => \u_RX|MEM_UART~1311_q\,
	combout => \u_RX|MEM_UART~3465_combout\);

-- Location: LCCOMB_X58_Y36_N0
\u_RX|MEM_UART~1319feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1319feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1319feeder_combout\);

-- Location: FF_X58_Y36_N1
\u_RX|MEM_UART~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1319feeder_combout\,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1319_q\);

-- Location: FF_X58_Y37_N19
\u_RX|MEM_UART~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1327_q\);

-- Location: LCCOMB_X58_Y37_N18
\u_RX|MEM_UART~3466\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3466_combout\ = (\u_RX|MEM_UART~3465_combout\ & (((\u_RX|MEM_UART~1327_q\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3465_combout\ & (\u_RX|MEM_UART~1319_q\ & ((\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3465_combout\,
	datab => \u_RX|MEM_UART~1319_q\,
	datac => \u_RX|MEM_UART~1327_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3466_combout\);

-- Location: FF_X56_Y37_N15
\u_RX|MEM_UART~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1815_q\);

-- Location: LCCOMB_X56_Y33_N4
\u_RX|MEM_UART~1831feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1831feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1831feeder_combout\);

-- Location: FF_X56_Y33_N5
\u_RX|MEM_UART~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1831feeder_combout\,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1831_q\);

-- Location: LCCOMB_X56_Y37_N14
\u_RX|MEM_UART~3472\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3472_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1831_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1815_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1815_q\,
	datad => \u_RX|MEM_UART~1831_q\,
	combout => \u_RX|MEM_UART~3472_combout\);

-- Location: FF_X56_Y37_N5
\u_RX|MEM_UART~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1839_q\);

-- Location: LCCOMB_X56_Y38_N4
\u_RX|MEM_UART~1823feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1823feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1823feeder_combout\);

-- Location: FF_X56_Y38_N5
\u_RX|MEM_UART~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1823feeder_combout\,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1823_q\);

-- Location: LCCOMB_X56_Y37_N4
\u_RX|MEM_UART~3473\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3473_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3472_combout\ & (\u_RX|MEM_UART~1839_q\)) # (!\u_RX|MEM_UART~3472_combout\ & ((\u_RX|MEM_UART~1823_q\))))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3472_combout\,
	datac => \u_RX|MEM_UART~1839_q\,
	datad => \u_RX|MEM_UART~1823_q\,
	combout => \u_RX|MEM_UART~3473_combout\);

-- Location: LCCOMB_X57_Y36_N18
\u_RX|MEM_UART~799feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~799feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~799feeder_combout\);

-- Location: FF_X57_Y36_N19
\u_RX|MEM_UART~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~799feeder_combout\,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~799_q\);

-- Location: FF_X60_Y36_N9
\u_RX|MEM_UART~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~815_q\);

-- Location: FF_X60_Y36_N3
\u_RX|MEM_UART~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~791_q\);

-- Location: LCCOMB_X57_Y32_N10
\u_RX|MEM_UART~807feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~807feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~807feeder_combout\);

-- Location: FF_X57_Y32_N11
\u_RX|MEM_UART~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~807feeder_combout\,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~807_q\);

-- Location: LCCOMB_X60_Y36_N2
\u_RX|MEM_UART~3467\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3467_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~807_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~791_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~791_q\,
	datad => \u_RX|MEM_UART~807_q\,
	combout => \u_RX|MEM_UART~3467_combout\);

-- Location: LCCOMB_X60_Y36_N8
\u_RX|MEM_UART~3468\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3468_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3467_combout\ & ((\u_RX|MEM_UART~815_q\))) # (!\u_RX|MEM_UART~3467_combout\ & (\u_RX|MEM_UART~799_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~799_q\,
	datac => \u_RX|MEM_UART~815_q\,
	datad => \u_RX|MEM_UART~3467_combout\,
	combout => \u_RX|MEM_UART~3468_combout\);

-- Location: LCCOMB_X57_Y39_N26
\u_RX|MEM_UART~295feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~295feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~295feeder_combout\);

-- Location: FF_X57_Y39_N27
\u_RX|MEM_UART~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~295feeder_combout\,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~295_q\);

-- Location: FF_X58_Y37_N29
\u_RX|MEM_UART~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~303_q\);

-- Location: FF_X63_Y37_N3
\u_RX|MEM_UART~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~279_q\);

-- Location: LCCOMB_X59_Y37_N26
\u_RX|MEM_UART~287feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~287feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~287feeder_combout\);

-- Location: FF_X59_Y37_N27
\u_RX|MEM_UART~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~287feeder_combout\,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~287_q\);

-- Location: LCCOMB_X63_Y37_N2
\u_RX|MEM_UART~3469\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3469_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~287_q\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~279_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~279_q\,
	datad => \u_RX|MEM_UART~287_q\,
	combout => \u_RX|MEM_UART~3469_combout\);

-- Location: LCCOMB_X58_Y37_N28
\u_RX|MEM_UART~3470\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3470_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3469_combout\ & ((\u_RX|MEM_UART~303_q\))) # (!\u_RX|MEM_UART~3469_combout\ & (\u_RX|MEM_UART~295_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~295_q\,
	datac => \u_RX|MEM_UART~303_q\,
	datad => \u_RX|MEM_UART~3469_combout\,
	combout => \u_RX|MEM_UART~3470_combout\);

-- Location: LCCOMB_X63_Y40_N10
\u_RX|MEM_UART~3471\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3471_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3468_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3470_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3468_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3470_combout\,
	combout => \u_RX|MEM_UART~3471_combout\);

-- Location: LCCOMB_X63_Y40_N28
\u_RX|MEM_UART~3474\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3474_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3471_combout\ & ((\u_RX|MEM_UART~3473_combout\))) # (!\u_RX|MEM_UART~3471_combout\ & (\u_RX|MEM_UART~3466_combout\)))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~3471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3466_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~3473_combout\,
	datad => \u_RX|MEM_UART~3471_combout\,
	combout => \u_RX|MEM_UART~3474_combout\);

-- Location: LCCOMB_X64_Y32_N4
\u_RX|MEM_UART~1959feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1959feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1959feeder_combout\);

-- Location: FF_X64_Y32_N5
\u_RX|MEM_UART~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1959feeder_combout\,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1959_q\);

-- Location: FF_X63_Y36_N27
\u_RX|MEM_UART~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1943_q\);

-- Location: LCCOMB_X63_Y36_N26
\u_RX|MEM_UART~3503\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3503_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~1959_q\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1943_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1959_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1943_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3503_combout\);

-- Location: FF_X60_Y38_N11
\u_RX|MEM_UART~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1967_q\);

-- Location: LCCOMB_X59_Y38_N28
\u_RX|MEM_UART~1951feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1951feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1951feeder_combout\);

-- Location: FF_X59_Y38_N29
\u_RX|MEM_UART~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1951feeder_combout\,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1951_q\);

-- Location: LCCOMB_X60_Y38_N10
\u_RX|MEM_UART~3504\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3504_combout\ = (\u_RX|MEM_UART~3503_combout\ & (((\u_RX|MEM_UART~1967_q\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3503_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1951_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3503_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1967_q\,
	datad => \u_RX|MEM_UART~1951_q\,
	combout => \u_RX|MEM_UART~3504_combout\);

-- Location: LCCOMB_X67_Y36_N12
\u_RX|MEM_UART~1439feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1439feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1439feeder_combout\);

-- Location: FF_X67_Y36_N13
\u_RX|MEM_UART~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1439feeder_combout\,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1439_q\);

-- Location: FF_X67_Y36_N19
\u_RX|MEM_UART~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1431_q\);

-- Location: LCCOMB_X67_Y36_N18
\u_RX|MEM_UART~3498\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3498_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1439_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~1431_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1439_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1431_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3498_combout\);

-- Location: FF_X65_Y40_N25
\u_RX|MEM_UART~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1455_q\);

-- Location: LCCOMB_X66_Y40_N24
\u_RX|MEM_UART~1447feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1447feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~1447feeder_combout\);

-- Location: FF_X66_Y40_N25
\u_RX|MEM_UART~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1447feeder_combout\,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1447_q\);

-- Location: LCCOMB_X65_Y40_N24
\u_RX|MEM_UART~3499\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3499_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3498_combout\ & (\u_RX|MEM_UART~1455_q\)) # (!\u_RX|MEM_UART~3498_combout\ & ((\u_RX|MEM_UART~1447_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3498_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3498_combout\,
	datac => \u_RX|MEM_UART~1455_q\,
	datad => \u_RX|MEM_UART~1447_q\,
	combout => \u_RX|MEM_UART~3499_combout\);

-- Location: LCCOMB_X61_Y36_N2
\u_RX|MEM_UART~423feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~423feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~423feeder_combout\);

-- Location: FF_X61_Y36_N3
\u_RX|MEM_UART~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~423feeder_combout\,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~423_q\);

-- Location: FF_X61_Y36_N13
\u_RX|MEM_UART~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~431_q\);

-- Location: FF_X62_Y36_N25
\u_RX|MEM_UART~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~407_q\);

-- Location: LCCOMB_X57_Y35_N12
\u_RX|MEM_UART~415feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~415feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~415feeder_combout\);

-- Location: FF_X57_Y35_N13
\u_RX|MEM_UART~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~415feeder_combout\,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~415_q\);

-- Location: LCCOMB_X62_Y36_N24
\u_RX|MEM_UART~3500\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3500_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~415_q\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~407_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~407_q\,
	datad => \u_RX|MEM_UART~415_q\,
	combout => \u_RX|MEM_UART~3500_combout\);

-- Location: LCCOMB_X61_Y36_N12
\u_RX|MEM_UART~3501\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3501_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3500_combout\ & ((\u_RX|MEM_UART~431_q\))) # (!\u_RX|MEM_UART~3500_combout\ & (\u_RX|MEM_UART~423_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~423_q\,
	datac => \u_RX|MEM_UART~431_q\,
	datad => \u_RX|MEM_UART~3500_combout\,
	combout => \u_RX|MEM_UART~3501_combout\);

-- Location: LCCOMB_X64_Y40_N30
\u_RX|MEM_UART~3502\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3502_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3499_combout\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3501_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3499_combout\,
	datac => \u_RX|MEM_UART~3501_combout\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3502_combout\);

-- Location: LCCOMB_X57_Y35_N14
\u_RX|MEM_UART~927feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~927feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~927feeder_combout\);

-- Location: FF_X57_Y35_N15
\u_RX|MEM_UART~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~927feeder_combout\,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~927_q\);

-- Location: FF_X61_Y34_N17
\u_RX|MEM_UART~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~943_q\);

-- Location: FF_X63_Y32_N23
\u_RX|MEM_UART~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(7),
	sload => VCC,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~919_q\);

-- Location: LCCOMB_X63_Y31_N4
\u_RX|MEM_UART~935feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~935feeder_combout\ = \u_RX|r_DATA_BUFFER\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(7),
	combout => \u_RX|MEM_UART~935feeder_combout\);

-- Location: FF_X63_Y31_N5
\u_RX|MEM_UART~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~935feeder_combout\,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~935_q\);

-- Location: LCCOMB_X63_Y32_N22
\u_RX|MEM_UART~3496\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3496_combout\ = (\i_log_ADDR[0]~input_o\ & (\i_log_ADDR[1]~input_o\)) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~935_q\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~919_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~919_q\,
	datad => \u_RX|MEM_UART~935_q\,
	combout => \u_RX|MEM_UART~3496_combout\);

-- Location: LCCOMB_X61_Y34_N16
\u_RX|MEM_UART~3497\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3497_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3496_combout\ & ((\u_RX|MEM_UART~943_q\))) # (!\u_RX|MEM_UART~3496_combout\ & (\u_RX|MEM_UART~927_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~927_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~943_q\,
	datad => \u_RX|MEM_UART~3496_combout\,
	combout => \u_RX|MEM_UART~3497_combout\);

-- Location: LCCOMB_X65_Y38_N12
\u_RX|MEM_UART~3505\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3505_combout\ = (\u_RX|MEM_UART~3502_combout\ & ((\u_RX|MEM_UART~3504_combout\) # ((!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3502_combout\ & (((\u_RX|MEM_UART~3497_combout\ & \i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3504_combout\,
	datab => \u_RX|MEM_UART~3502_combout\,
	datac => \u_RX|MEM_UART~3497_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3505_combout\);

-- Location: LCCOMB_X63_Y40_N14
\u_RX|MEM_UART~3506\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3506_combout\ = (\u_RX|MEM_UART~3495_combout\ & (((\u_RX|MEM_UART~3505_combout\) # (!\i_log_ADDR[5]~input_o\)))) # (!\u_RX|MEM_UART~3495_combout\ & (\u_RX|MEM_UART~3474_combout\ & ((\i_log_ADDR[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3495_combout\,
	datab => \u_RX|MEM_UART~3474_combout\,
	datac => \u_RX|MEM_UART~3505_combout\,
	datad => \i_log_ADDR[5]~input_o\,
	combout => \u_RX|MEM_UART~3506_combout\);

-- Location: LCCOMB_X64_Y41_N10
\u_RX|MEM_UART~3507\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3507_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3464_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3506_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3464_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3506_combout\,
	combout => \u_RX|MEM_UART~3507_combout\);

-- Location: LCCOMB_X64_Y41_N0
\u_RX|MEM_UART~3550\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3550_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3507_combout\ & (\u_RX|MEM_UART~3549_combout\)) # (!\u_RX|MEM_UART~3507_combout\ & ((\u_RX|MEM_UART~3422_combout\))))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~3507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3549_combout\,
	datab => \u_RX|MEM_UART~3422_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3507_combout\,
	combout => \u_RX|MEM_UART~3550_combout\);

-- Location: LCCOMB_X60_Y33_N8
\u_RX|r_DATA_BUFFER[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|r_DATA_BUFFER[8]~9_combout\ = (\u_RX|r_INDEX\(0) & (((\u_RX|r_DATA_BUFFER\(8))))) # (!\u_RX|r_INDEX\(0) & ((\u_RX|Decoder0~2_combout\ & (\i_RX~input_o\)) # (!\u_RX|Decoder0~2_combout\ & ((\u_RX|r_DATA_BUFFER\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|r_INDEX\(0),
	datab => \i_RX~input_o\,
	datac => \u_RX|r_DATA_BUFFER\(8),
	datad => \u_RX|Decoder0~2_combout\,
	combout => \u_RX|r_DATA_BUFFER[8]~9_combout\);

-- Location: FF_X60_Y33_N9
\u_RX|r_DATA_BUFFER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|r_DATA_BUFFER[8]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|r_DATA_BUFFER\(8));

-- Location: FF_X58_Y33_N15
\u_RX|MEM_UART~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3933_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~488_q\);

-- Location: LCCOMB_X57_Y31_N24
\u_RX|MEM_UART~1000feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1000feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1000feeder_combout\);

-- Location: FF_X57_Y31_N25
\u_RX|MEM_UART~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1000feeder_combout\,
	ena => \u_RX|MEM_UART~3815_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1000_q\);

-- Location: LCCOMB_X58_Y33_N14
\u_RX|MEM_UART~3678\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3678_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~1000_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~488_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~488_q\,
	datad => \u_RX|MEM_UART~1000_q\,
	combout => \u_RX|MEM_UART~3678_combout\);

-- Location: LCCOMB_X58_Y33_N8
\u_RX|MEM_UART~1512feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1512feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1512feeder_combout\);

-- Location: FF_X58_Y33_N9
\u_RX|MEM_UART~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1512feeder_combout\,
	ena => \u_RX|MEM_UART~3732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1512_q\);

-- Location: FF_X57_Y34_N25
\u_RX|MEM_UART~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2024_q\);

-- Location: LCCOMB_X57_Y34_N24
\u_RX|MEM_UART~3679\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3679_combout\ = (\u_RX|MEM_UART~3678_combout\ & (((\u_RX|MEM_UART~2024_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3678_combout\ & (\u_RX|MEM_UART~1512_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3678_combout\,
	datab => \u_RX|MEM_UART~1512_q\,
	datac => \u_RX|MEM_UART~2024_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3679_combout\);

-- Location: LCCOMB_X60_Y32_N18
\u_RX|MEM_UART~1032feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1032feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1032feeder_combout\);

-- Location: FF_X60_Y32_N19
\u_RX|MEM_UART~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1032feeder_combout\,
	ena => \u_RX|MEM_UART~3827_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1032_q\);

-- Location: FF_X60_Y35_N7
\u_RX|MEM_UART~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2056_q\);

-- Location: FF_X60_Y35_N1
\u_RX|MEM_UART~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3940_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~520_q\);

-- Location: LCCOMB_X61_Y35_N16
\u_RX|MEM_UART~1544feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1544feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1544feeder_combout\);

-- Location: FF_X61_Y35_N17
\u_RX|MEM_UART~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1544feeder_combout\,
	ena => \u_RX|MEM_UART~3804_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1544_q\);

-- Location: LCCOMB_X60_Y35_N0
\u_RX|MEM_UART~3685\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3685_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1544_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~520_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~520_q\,
	datad => \u_RX|MEM_UART~1544_q\,
	combout => \u_RX|MEM_UART~3685_combout\);

-- Location: LCCOMB_X60_Y35_N6
\u_RX|MEM_UART~3686\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3686_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3685_combout\ & ((\u_RX|MEM_UART~2056_q\))) # (!\u_RX|MEM_UART~3685_combout\ & (\u_RX|MEM_UART~1032_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1032_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2056_q\,
	datad => \u_RX|MEM_UART~3685_combout\,
	combout => \u_RX|MEM_UART~3686_combout\);

-- Location: LCCOMB_X66_Y34_N0
\u_RX|MEM_UART~1480feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1480feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1480feeder_combout\);

-- Location: FF_X66_Y34_N1
\u_RX|MEM_UART~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1480feeder_combout\,
	ena => \u_RX|MEM_UART~3765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1480_q\);

-- Location: FF_X66_Y34_N31
\u_RX|MEM_UART~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3928_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~456_q\);

-- Location: LCCOMB_X66_Y34_N30
\u_RX|MEM_UART~3680\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3680_combout\ = (\i_log_ADDR[6]~input_o\ & (((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~1480_q\)) # (!\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~456_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~1480_q\,
	datac => \u_RX|MEM_UART~456_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3680_combout\);

-- Location: FF_X67_Y37_N7
\u_RX|MEM_UART~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1992_q\);

-- Location: LCCOMB_X67_Y34_N22
\u_RX|MEM_UART~968feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~968feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~968feeder_combout\);

-- Location: FF_X67_Y34_N23
\u_RX|MEM_UART~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~968feeder_combout\,
	ena => \u_RX|MEM_UART~3819_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~968_q\);

-- Location: LCCOMB_X67_Y37_N6
\u_RX|MEM_UART~3681\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3681_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3680_combout\ & (\u_RX|MEM_UART~1992_q\)) # (!\u_RX|MEM_UART~3680_combout\ & ((\u_RX|MEM_UART~968_q\))))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3680_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~3680_combout\,
	datac => \u_RX|MEM_UART~1992_q\,
	datad => \u_RX|MEM_UART~968_q\,
	combout => \u_RX|MEM_UART~3681_combout\);

-- Location: LCCOMB_X63_Y31_N20
\u_RX|MEM_UART~936feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~936feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~936feeder_combout\);

-- Location: FF_X63_Y31_N21
\u_RX|MEM_UART~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~936feeder_combout\,
	ena => \u_RX|MEM_UART~3823_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~936_q\);

-- Location: FF_X65_Y35_N13
\u_RX|MEM_UART~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3937_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~424_q\);

-- Location: LCCOMB_X65_Y35_N12
\u_RX|MEM_UART~3682\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3682_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~936_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~424_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~936_q\,
	datac => \u_RX|MEM_UART~424_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3682_combout\);

-- Location: LCCOMB_X64_Y32_N28
\u_RX|MEM_UART~1960feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1960feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1960feeder_combout\);

-- Location: FF_X64_Y32_N29
\u_RX|MEM_UART~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1960feeder_combout\,
	ena => \u_RX|MEM_UART~4004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1960_q\);

-- Location: LCCOMB_X66_Y36_N20
\u_RX|MEM_UART~1448feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1448feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1448feeder_combout\);

-- Location: FF_X66_Y36_N21
\u_RX|MEM_UART~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1448feeder_combout\,
	ena => \u_RX|MEM_UART~3777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1448_q\);

-- Location: LCCOMB_X65_Y35_N30
\u_RX|MEM_UART~3683\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3683_combout\ = (\u_RX|MEM_UART~3682_combout\ & ((\u_RX|MEM_UART~1960_q\) # ((!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3682_combout\ & (((\u_RX|MEM_UART~1448_q\ & \i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3682_combout\,
	datab => \u_RX|MEM_UART~1960_q\,
	datac => \u_RX|MEM_UART~1448_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3683_combout\);

-- Location: LCCOMB_X66_Y33_N18
\u_RX|MEM_UART~3684\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3684_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3681_combout\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3683_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3681_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3683_combout\,
	combout => \u_RX|MEM_UART~3684_combout\);

-- Location: LCCOMB_X66_Y33_N16
\u_RX|MEM_UART~3687\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3687_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3684_combout\ & ((\u_RX|MEM_UART~3686_combout\))) # (!\u_RX|MEM_UART~3684_combout\ & (\u_RX|MEM_UART~3679_combout\)))) # (!\i_log_ADDR[3]~input_o\ & 
-- (((\u_RX|MEM_UART~3684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3679_combout\,
	datab => \u_RX|MEM_UART~3686_combout\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3684_combout\,
	combout => \u_RX|MEM_UART~3687_combout\);

-- Location: LCCOMB_X64_Y37_N0
\u_RX|MEM_UART~976feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~976feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~976feeder_combout\);

-- Location: FF_X64_Y37_N1
\u_RX|MEM_UART~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~976feeder_combout\,
	ena => \u_RX|MEM_UART~3863_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~976_q\);

-- Location: LCCOMB_X64_Y38_N8
\u_RX|MEM_UART~1488feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1488feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1488feeder_combout\);

-- Location: FF_X64_Y38_N9
\u_RX|MEM_UART~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1488feeder_combout\,
	ena => \u_RX|MEM_UART~3767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1488_q\);

-- Location: FF_X61_Y37_N1
\u_RX|MEM_UART~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3931_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~464_q\);

-- Location: LCCOMB_X61_Y37_N0
\u_RX|MEM_UART~3709\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3709_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1488_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~464_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1488_q\,
	datac => \u_RX|MEM_UART~464_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3709_combout\);

-- Location: FF_X62_Y38_N31
\u_RX|MEM_UART~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2000_q\);

-- Location: LCCOMB_X62_Y38_N30
\u_RX|MEM_UART~3710\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3710_combout\ = (\u_RX|MEM_UART~3709_combout\ & (((\u_RX|MEM_UART~2000_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3709_combout\ & (\u_RX|MEM_UART~976_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~976_q\,
	datab => \u_RX|MEM_UART~3709_combout\,
	datac => \u_RX|MEM_UART~2000_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3710_combout\);

-- Location: LCCOMB_X59_Y34_N24
\u_RX|MEM_UART~1040feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1040feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1040feeder_combout\);

-- Location: FF_X59_Y34_N25
\u_RX|MEM_UART~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1040feeder_combout\,
	ena => \u_RX|MEM_UART~3875_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1040_q\);

-- Location: FF_X64_Y35_N17
\u_RX|MEM_UART~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3943_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~528_q\);

-- Location: LCCOMB_X59_Y36_N28
\u_RX|MEM_UART~1552feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1552feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1552feeder_combout\);

-- Location: FF_X59_Y36_N29
\u_RX|MEM_UART~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1552feeder_combout\,
	ena => \u_RX|MEM_UART~3807_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1552_q\);

-- Location: LCCOMB_X64_Y35_N16
\u_RX|MEM_UART~3716\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3716_combout\ = (\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\) # ((\u_RX|MEM_UART~1552_q\)))) # (!\i_log_ADDR[7]~input_o\ & (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~528_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~528_q\,
	datad => \u_RX|MEM_UART~1552_q\,
	combout => \u_RX|MEM_UART~3716_combout\);

-- Location: FF_X60_Y38_N9
\u_RX|MEM_UART~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4011_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2064_q\);

-- Location: LCCOMB_X60_Y38_N8
\u_RX|MEM_UART~3717\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3717_combout\ = (\u_RX|MEM_UART~3716_combout\ & (((\u_RX|MEM_UART~2064_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3716_combout\ & (\u_RX|MEM_UART~1040_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1040_q\,
	datab => \u_RX|MEM_UART~3716_combout\,
	datac => \u_RX|MEM_UART~2064_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3717_combout\);

-- Location: FF_X65_Y40_N7
\u_RX|MEM_UART~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3787_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1456_q\);

-- Location: FF_X61_Y34_N1
\u_RX|MEM_UART~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3871_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~944_q\);

-- Location: FF_X61_Y36_N23
\u_RX|MEM_UART~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3939_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~432_q\);

-- Location: LCCOMB_X61_Y36_N22
\u_RX|MEM_UART~3713\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3713_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~944_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~944_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~432_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3713_combout\);

-- Location: FF_X65_Y40_N29
\u_RX|MEM_UART~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1968_q\);

-- Location: LCCOMB_X65_Y40_N28
\u_RX|MEM_UART~3714\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3714_combout\ = (\u_RX|MEM_UART~3713_combout\ & (((\u_RX|MEM_UART~1968_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3713_combout\ & (\u_RX|MEM_UART~1456_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1456_q\,
	datab => \u_RX|MEM_UART~3713_combout\,
	datac => \u_RX|MEM_UART~1968_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3714_combout\);

-- Location: LCCOMB_X55_Y40_N24
\u_RX|MEM_UART~1520feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1520feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1520feeder_combout\);

-- Location: FF_X55_Y40_N25
\u_RX|MEM_UART~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1520feeder_combout\,
	ena => \u_RX|MEM_UART~3747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1520_q\);

-- Location: FF_X55_Y38_N21
\u_RX|MEM_UART~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2032_q\);

-- Location: LCCOMB_X51_Y38_N22
\u_RX|MEM_UART~1008feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1008feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1008feeder_combout\);

-- Location: FF_X51_Y38_N23
\u_RX|MEM_UART~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1008feeder_combout\,
	ena => \u_RX|MEM_UART~3867_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1008_q\);

-- Location: FF_X50_Y39_N21
\u_RX|MEM_UART~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3935_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~496_q\);

-- Location: LCCOMB_X50_Y39_N20
\u_RX|MEM_UART~3711\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3711_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~1008_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~496_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1008_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~496_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3711_combout\);

-- Location: LCCOMB_X55_Y38_N20
\u_RX|MEM_UART~3712\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3712_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3711_combout\ & ((\u_RX|MEM_UART~2032_q\))) # (!\u_RX|MEM_UART~3711_combout\ & (\u_RX|MEM_UART~1520_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1520_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~2032_q\,
	datad => \u_RX|MEM_UART~3711_combout\,
	combout => \u_RX|MEM_UART~3712_combout\);

-- Location: LCCOMB_X65_Y40_N30
\u_RX|MEM_UART~3715\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3715_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3712_combout\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3714_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3712_combout\,
	combout => \u_RX|MEM_UART~3715_combout\);

-- Location: LCCOMB_X61_Y43_N14
\u_RX|MEM_UART~3718\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3718_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3715_combout\ & ((\u_RX|MEM_UART~3717_combout\))) # (!\u_RX|MEM_UART~3715_combout\ & (\u_RX|MEM_UART~3710_combout\)))) # (!\i_log_ADDR[2]~input_o\ & 
-- (((\u_RX|MEM_UART~3715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3710_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~3717_combout\,
	datad => \u_RX|MEM_UART~3715_combout\,
	combout => \u_RX|MEM_UART~3718_combout\);

-- Location: LCCOMB_X64_Y34_N2
\u_RX|MEM_UART~952feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~952feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~952feeder_combout\);

-- Location: FF_X64_Y34_N3
\u_RX|MEM_UART~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~952feeder_combout\,
	ena => \u_RX|MEM_UART~3851_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~952_q\);

-- Location: FF_X66_Y37_N29
\u_RX|MEM_UART~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1976_q\);

-- Location: FF_X65_Y34_N5
\u_RX|MEM_UART~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3930_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~440_q\);

-- Location: LCCOMB_X65_Y34_N2
\u_RX|MEM_UART~1464feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1464feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1464feeder_combout\);

-- Location: FF_X65_Y34_N3
\u_RX|MEM_UART~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1464feeder_combout\,
	ena => \u_RX|MEM_UART~3766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1464_q\);

-- Location: LCCOMB_X65_Y34_N4
\u_RX|MEM_UART~3700\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3700_combout\ = (\i_log_ADDR[6]~input_o\ & (\i_log_ADDR[7]~input_o\)) # (!\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1464_q\))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~440_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~440_q\,
	datad => \u_RX|MEM_UART~1464_q\,
	combout => \u_RX|MEM_UART~3700_combout\);

-- Location: LCCOMB_X66_Y37_N28
\u_RX|MEM_UART~3701\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3701_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3700_combout\ & ((\u_RX|MEM_UART~1976_q\))) # (!\u_RX|MEM_UART~3700_combout\ & (\u_RX|MEM_UART~952_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~952_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~1976_q\,
	datad => \u_RX|MEM_UART~3700_combout\,
	combout => \u_RX|MEM_UART~3701_combout\);

-- Location: FF_X62_Y36_N17
\u_RX|MEM_UART~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3938_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~408_q\);

-- Location: LCCOMB_X63_Y32_N16
\u_RX|MEM_UART~920feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~920feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~920feeder_combout\);

-- Location: FF_X63_Y32_N17
\u_RX|MEM_UART~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~920feeder_combout\,
	ena => \u_RX|MEM_UART~3855_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~920_q\);

-- Location: LCCOMB_X62_Y36_N16
\u_RX|MEM_UART~3702\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3702_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~920_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~408_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~408_q\,
	datad => \u_RX|MEM_UART~920_q\,
	combout => \u_RX|MEM_UART~3702_combout\);

-- Location: FF_X63_Y36_N17
\u_RX|MEM_UART~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1944_q\);

-- Location: LCCOMB_X66_Y36_N18
\u_RX|MEM_UART~1432feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1432feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1432feeder_combout\);

-- Location: FF_X66_Y36_N19
\u_RX|MEM_UART~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1432feeder_combout\,
	ena => \u_RX|MEM_UART~3782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1432_q\);

-- Location: LCCOMB_X63_Y36_N16
\u_RX|MEM_UART~3703\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3703_combout\ = (\u_RX|MEM_UART~3702_combout\ & (((\u_RX|MEM_UART~1944_q\)) # (!\i_log_ADDR[7]~input_o\))) # (!\u_RX|MEM_UART~3702_combout\ & (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1432_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3702_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~1944_q\,
	datad => \u_RX|MEM_UART~1432_q\,
	combout => \u_RX|MEM_UART~3703_combout\);

-- Location: LCCOMB_X64_Y32_N14
\u_RX|MEM_UART~3704\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3704_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3701_combout\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3703_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3701_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3703_combout\,
	combout => \u_RX|MEM_UART~3704_combout\);

-- Location: LCCOMB_X49_Y33_N24
\u_RX|MEM_UART~1016feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1016feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1016feeder_combout\);

-- Location: FF_X49_Y33_N25
\u_RX|MEM_UART~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1016feeder_combout\,
	ena => \u_RX|MEM_UART~3859_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1016_q\);

-- Location: LCCOMB_X55_Y33_N20
\u_RX|MEM_UART~1528feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1528feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1528feeder_combout\);

-- Location: FF_X55_Y33_N21
\u_RX|MEM_UART~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1528feeder_combout\,
	ena => \u_RX|MEM_UART~3806_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1528_q\);

-- Location: FF_X50_Y33_N21
\u_RX|MEM_UART~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3942_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~504_q\);

-- Location: LCCOMB_X50_Y33_N20
\u_RX|MEM_UART~3705\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3705_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1528_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~504_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1528_q\,
	datac => \u_RX|MEM_UART~504_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3705_combout\);

-- Location: LCCOMB_X51_Y33_N10
\u_RX|MEM_UART~2040feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~2040feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~2040feeder_combout\);

-- Location: FF_X51_Y33_N11
\u_RX|MEM_UART~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~2040feeder_combout\,
	ena => \u_RX|MEM_UART~4010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2040_q\);

-- Location: LCCOMB_X50_Y33_N10
\u_RX|MEM_UART~3706\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3706_combout\ = (\u_RX|MEM_UART~3705_combout\ & (((\u_RX|MEM_UART~2040_q\) # (!\i_log_ADDR[6]~input_o\)))) # (!\u_RX|MEM_UART~3705_combout\ & (\u_RX|MEM_UART~1016_q\ & ((\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1016_q\,
	datab => \u_RX|MEM_UART~3705_combout\,
	datac => \u_RX|MEM_UART~2040_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3706_combout\);

-- Location: FF_X51_Y35_N19
\u_RX|MEM_UART~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3934_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~472_q\);

-- Location: LCCOMB_X50_Y35_N20
\u_RX|MEM_UART~984feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~984feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~984feeder_combout\);

-- Location: FF_X50_Y35_N21
\u_RX|MEM_UART~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~984feeder_combout\,
	ena => \u_RX|MEM_UART~3847_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~984_q\);

-- Location: LCCOMB_X51_Y35_N18
\u_RX|MEM_UART~3698\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3698_combout\ = (\i_log_ADDR[6]~input_o\ & ((\i_log_ADDR[7]~input_o\) # ((\u_RX|MEM_UART~984_q\)))) # (!\i_log_ADDR[6]~input_o\ & (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~472_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~472_q\,
	datad => \u_RX|MEM_UART~984_q\,
	combout => \u_RX|MEM_UART~3698_combout\);

-- Location: LCCOMB_X51_Y40_N6
\u_RX|MEM_UART~1496feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1496feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1496feeder_combout\);

-- Location: FF_X51_Y40_N7
\u_RX|MEM_UART~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1496feeder_combout\,
	ena => \u_RX|MEM_UART~3742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1496_q\);

-- Location: FF_X50_Y38_N21
\u_RX|MEM_UART~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2008_q\);

-- Location: LCCOMB_X50_Y38_N20
\u_RX|MEM_UART~3699\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3699_combout\ = (\u_RX|MEM_UART~3698_combout\ & (((\u_RX|MEM_UART~2008_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3698_combout\ & (\u_RX|MEM_UART~1496_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3698_combout\,
	datab => \u_RX|MEM_UART~1496_q\,
	datac => \u_RX|MEM_UART~2008_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3699_combout\);

-- Location: LCCOMB_X54_Y32_N6
\u_RX|MEM_UART~3707\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3707_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3704_combout\ & (\u_RX|MEM_UART~3706_combout\)) # (!\u_RX|MEM_UART~3704_combout\ & ((\u_RX|MEM_UART~3699_combout\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3704_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3704_combout\,
	datac => \u_RX|MEM_UART~3706_combout\,
	datad => \u_RX|MEM_UART~3699_combout\,
	combout => \u_RX|MEM_UART~3707_combout\);

-- Location: LCCOMB_X64_Y34_N24
\u_RX|MEM_UART~960feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~960feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~960feeder_combout\);

-- Location: FF_X64_Y34_N25
\u_RX|MEM_UART~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~960feeder_combout\,
	ena => \u_RX|MEM_UART~3831_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~960_q\);

-- Location: FF_X61_Y38_N9
\u_RX|MEM_UART~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1984_q\);

-- Location: LCCOMB_X64_Y38_N6
\u_RX|MEM_UART~1472feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1472feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1472feeder_combout\);

-- Location: FF_X64_Y38_N7
\u_RX|MEM_UART~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1472feeder_combout\,
	ena => \u_RX|MEM_UART~3764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1472_q\);

-- Location: FF_X61_Y38_N11
\u_RX|MEM_UART~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3929_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~448_q\);

-- Location: LCCOMB_X61_Y38_N10
\u_RX|MEM_UART~3688\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3688_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1472_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~448_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1472_q\,
	datac => \u_RX|MEM_UART~448_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3688_combout\);

-- Location: LCCOMB_X61_Y38_N8
\u_RX|MEM_UART~3689\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3689_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3688_combout\ & ((\u_RX|MEM_UART~1984_q\))) # (!\u_RX|MEM_UART~3688_combout\ & (\u_RX|MEM_UART~960_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~960_q\,
	datac => \u_RX|MEM_UART~1984_q\,
	datad => \u_RX|MEM_UART~3688_combout\,
	combout => \u_RX|MEM_UART~3689_combout\);

-- Location: LCCOMB_X51_Y40_N4
\u_RX|MEM_UART~1504feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1504feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1504feeder_combout\);

-- Location: FF_X51_Y40_N5
\u_RX|MEM_UART~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1504feeder_combout\,
	ena => \u_RX|MEM_UART~3737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1504_q\);

-- Location: LCCOMB_X49_Y39_N0
\u_RX|MEM_UART~992feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~992feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~992feeder_combout\);

-- Location: FF_X49_Y39_N1
\u_RX|MEM_UART~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~992feeder_combout\,
	ena => \u_RX|MEM_UART~3835_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~992_q\);

-- Location: FF_X51_Y42_N25
\u_RX|MEM_UART~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3932_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~480_q\);

-- Location: LCCOMB_X51_Y42_N24
\u_RX|MEM_UART~3690\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3690_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~992_q\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~480_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~992_q\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~480_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3690_combout\);

-- Location: FF_X52_Y38_N21
\u_RX|MEM_UART~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2016_q\);

-- Location: LCCOMB_X52_Y38_N20
\u_RX|MEM_UART~3691\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3691_combout\ = (\u_RX|MEM_UART~3690_combout\ & (((\u_RX|MEM_UART~2016_q\) # (!\i_log_ADDR[7]~input_o\)))) # (!\u_RX|MEM_UART~3690_combout\ & (\u_RX|MEM_UART~1504_q\ & ((\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1504_q\,
	datab => \u_RX|MEM_UART~3690_combout\,
	datac => \u_RX|MEM_UART~2016_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3691_combout\);

-- Location: LCCOMB_X67_Y36_N28
\u_RX|MEM_UART~1440feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1440feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1440feeder_combout\);

-- Location: FF_X67_Y36_N29
\u_RX|MEM_UART~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1440feeder_combout\,
	ena => \u_RX|MEM_UART~3772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1440_q\);

-- Location: FF_X59_Y38_N5
\u_RX|MEM_UART~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1952_q\);

-- Location: LCCOMB_X57_Y35_N18
\u_RX|MEM_UART~928feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~928feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~928feeder_combout\);

-- Location: FF_X57_Y35_N19
\u_RX|MEM_UART~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~928feeder_combout\,
	ena => \u_RX|MEM_UART~3839_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~928_q\);

-- Location: FF_X59_Y38_N19
\u_RX|MEM_UART~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3936_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~416_q\);

-- Location: LCCOMB_X59_Y38_N18
\u_RX|MEM_UART~3692\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3692_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~928_q\) # ((\i_log_ADDR[7]~input_o\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~416_q\ & !\i_log_ADDR[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[6]~input_o\,
	datab => \u_RX|MEM_UART~928_q\,
	datac => \u_RX|MEM_UART~416_q\,
	datad => \i_log_ADDR[7]~input_o\,
	combout => \u_RX|MEM_UART~3692_combout\);

-- Location: LCCOMB_X59_Y38_N4
\u_RX|MEM_UART~3693\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3693_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3692_combout\ & ((\u_RX|MEM_UART~1952_q\))) # (!\u_RX|MEM_UART~3692_combout\ & (\u_RX|MEM_UART~1440_q\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1440_q\,
	datac => \u_RX|MEM_UART~1952_q\,
	datad => \u_RX|MEM_UART~3692_combout\,
	combout => \u_RX|MEM_UART~3693_combout\);

-- Location: LCCOMB_X60_Y38_N26
\u_RX|MEM_UART~3694\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3694_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3691_combout\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3693_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3691_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~3693_combout\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3694_combout\);

-- Location: LCCOMB_X49_Y40_N22
\u_RX|MEM_UART~1024feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1024feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1024feeder_combout\);

-- Location: FF_X49_Y40_N23
\u_RX|MEM_UART~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1024feeder_combout\,
	ena => \u_RX|MEM_UART~3843_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1024_q\);

-- Location: FF_X50_Y41_N15
\u_RX|MEM_UART~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~4008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~2048_q\);

-- Location: LCCOMB_X50_Y40_N20
\u_RX|MEM_UART~1536feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1536feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1536feeder_combout\);

-- Location: FF_X50_Y40_N21
\u_RX|MEM_UART~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1536feeder_combout\,
	ena => \u_RX|MEM_UART~3805_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1536_q\);

-- Location: FF_X49_Y40_N25
\u_RX|MEM_UART~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3941_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~512_q\);

-- Location: LCCOMB_X49_Y40_N24
\u_RX|MEM_UART~3695\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3695_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~1536_q\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~512_q\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~1536_q\,
	datac => \u_RX|MEM_UART~512_q\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3695_combout\);

-- Location: LCCOMB_X50_Y41_N14
\u_RX|MEM_UART~3696\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3696_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3695_combout\ & ((\u_RX|MEM_UART~2048_q\))) # (!\u_RX|MEM_UART~3695_combout\ & (\u_RX|MEM_UART~1024_q\)))) # (!\i_log_ADDR[6]~input_o\ & (((\u_RX|MEM_UART~3695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1024_q\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~2048_q\,
	datad => \u_RX|MEM_UART~3695_combout\,
	combout => \u_RX|MEM_UART~3696_combout\);

-- Location: LCCOMB_X59_Y38_N26
\u_RX|MEM_UART~3697\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3697_combout\ = (\u_RX|MEM_UART~3694_combout\ & (((\u_RX|MEM_UART~3696_combout\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3694_combout\ & (\u_RX|MEM_UART~3689_combout\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3689_combout\,
	datab => \u_RX|MEM_UART~3694_combout\,
	datac => \u_RX|MEM_UART~3696_combout\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3697_combout\);

-- Location: LCCOMB_X61_Y43_N0
\u_RX|MEM_UART~3708\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3708_combout\ = (\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\) # ((\u_RX|MEM_UART~3697_combout\)))) # (!\i_log_ADDR[0]~input_o\ & (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3707_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3707_combout\,
	datad => \u_RX|MEM_UART~3697_combout\,
	combout => \u_RX|MEM_UART~3708_combout\);

-- Location: LCCOMB_X61_Y43_N12
\u_RX|MEM_UART~3719\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3719_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3708_combout\ & ((\u_RX|MEM_UART~3718_combout\))) # (!\u_RX|MEM_UART~3708_combout\ & (\u_RX|MEM_UART~3687_combout\)))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~3708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3687_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~3718_combout\,
	datad => \u_RX|MEM_UART~3708_combout\,
	combout => \u_RX|MEM_UART~3719_combout\);

-- Location: LCCOMB_X50_Y37_N4
\u_RX|MEM_UART~1904feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1904feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1904feeder_combout\);

-- Location: FF_X50_Y37_N5
\u_RX|MEM_UART~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1904feeder_combout\,
	ena => \u_RX|MEM_UART~3975_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1904_q\);

-- Location: FF_X56_Y37_N13
\u_RX|MEM_UART~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1840_q\);

-- Location: LCCOMB_X56_Y37_N12
\u_RX|MEM_UART~3631\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3631_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1904_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1840_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1904_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1840_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3631_combout\);

-- Location: FF_X55_Y37_N25
\u_RX|MEM_UART~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3977_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1936_q\);

-- Location: LCCOMB_X63_Y33_N0
\u_RX|MEM_UART~1872feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1872feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1872feeder_combout\);

-- Location: FF_X63_Y33_N1
\u_RX|MEM_UART~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1872feeder_combout\,
	ena => \u_RX|MEM_UART~3974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1872_q\);

-- Location: LCCOMB_X55_Y37_N24
\u_RX|MEM_UART~3632\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3632_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3631_combout\ & (\u_RX|MEM_UART~1936_q\)) # (!\u_RX|MEM_UART~3631_combout\ & ((\u_RX|MEM_UART~1872_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3631_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3631_combout\,
	datac => \u_RX|MEM_UART~1936_q\,
	datad => \u_RX|MEM_UART~1872_q\,
	combout => \u_RX|MEM_UART~3632_combout\);

-- Location: LCCOMB_X50_Y37_N6
\u_RX|MEM_UART~1880feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1880feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1880feeder_combout\);

-- Location: FF_X50_Y37_N7
\u_RX|MEM_UART~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1880feeder_combout\,
	ena => \u_RX|MEM_UART~3970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1880_q\);

-- Location: FF_X51_Y37_N3
\u_RX|MEM_UART~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3973_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1912_q\);

-- Location: FF_X56_Y37_N7
\u_RX|MEM_UART~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1816_q\);

-- Location: LCCOMB_X62_Y37_N20
\u_RX|MEM_UART~1848feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1848feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1848feeder_combout\);

-- Location: FF_X62_Y37_N21
\u_RX|MEM_UART~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1848feeder_combout\,
	ena => \u_RX|MEM_UART~3971_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1848_q\);

-- Location: LCCOMB_X56_Y37_N6
\u_RX|MEM_UART~3628\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3628_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1848_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1816_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1816_q\,
	datad => \u_RX|MEM_UART~1848_q\,
	combout => \u_RX|MEM_UART~3628_combout\);

-- Location: LCCOMB_X51_Y37_N2
\u_RX|MEM_UART~3629\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3629_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3628_combout\ & ((\u_RX|MEM_UART~1912_q\))) # (!\u_RX|MEM_UART~3628_combout\ & (\u_RX|MEM_UART~1880_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1880_q\,
	datac => \u_RX|MEM_UART~1912_q\,
	datad => \u_RX|MEM_UART~3628_combout\,
	combout => \u_RX|MEM_UART~3629_combout\);

-- Location: LCCOMB_X58_Y42_N22
\u_RX|MEM_UART~1856feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1856feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1856feeder_combout\);

-- Location: FF_X58_Y42_N23
\u_RX|MEM_UART~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1856feeder_combout\,
	ena => \u_RX|MEM_UART~3962_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1856_q\);

-- Location: FF_X54_Y37_N21
\u_RX|MEM_UART~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3965_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1920_q\);

-- Location: LCCOMB_X52_Y37_N26
\u_RX|MEM_UART~1888feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1888feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1888feeder_combout\);

-- Location: FF_X52_Y37_N27
\u_RX|MEM_UART~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1888feeder_combout\,
	ena => \u_RX|MEM_UART~3963_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1888_q\);

-- Location: FF_X56_Y38_N23
\u_RX|MEM_UART~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1824_q\);

-- Location: LCCOMB_X56_Y38_N22
\u_RX|MEM_UART~3626\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3626_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1888_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1824_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1888_q\,
	datac => \u_RX|MEM_UART~1824_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3626_combout\);

-- Location: LCCOMB_X54_Y37_N20
\u_RX|MEM_UART~3627\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3627_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3626_combout\ & ((\u_RX|MEM_UART~1920_q\))) # (!\u_RX|MEM_UART~3626_combout\ & (\u_RX|MEM_UART~1856_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1856_q\,
	datac => \u_RX|MEM_UART~1920_q\,
	datad => \u_RX|MEM_UART~3626_combout\,
	combout => \u_RX|MEM_UART~3627_combout\);

-- Location: LCCOMB_X51_Y37_N20
\u_RX|MEM_UART~3630\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3630_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\) # (\u_RX|MEM_UART~3627_combout\)))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3629_combout\ & (!\i_log_ADDR[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3629_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3627_combout\,
	combout => \u_RX|MEM_UART~3630_combout\);

-- Location: LCCOMB_X52_Y33_N14
\u_RX|MEM_UART~1896feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1896feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1896feeder_combout\);

-- Location: FF_X52_Y33_N15
\u_RX|MEM_UART~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1896feeder_combout\,
	ena => \u_RX|MEM_UART~3966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1896_q\);

-- Location: FF_X52_Y33_N1
\u_RX|MEM_UART~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3969_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1928_q\);

-- Location: LCCOMB_X63_Y33_N22
\u_RX|MEM_UART~1864feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1864feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1864feeder_combout\);

-- Location: FF_X63_Y33_N23
\u_RX|MEM_UART~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1864feeder_combout\,
	ena => \u_RX|MEM_UART~3967_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1864_q\);

-- Location: FF_X56_Y33_N9
\u_RX|MEM_UART~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1832_q\);

-- Location: LCCOMB_X56_Y33_N8
\u_RX|MEM_UART~3624\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3624_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1864_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1832_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1864_q\,
	datac => \u_RX|MEM_UART~1832_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3624_combout\);

-- Location: LCCOMB_X52_Y33_N0
\u_RX|MEM_UART~3625\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3625_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3624_combout\ & ((\u_RX|MEM_UART~1928_q\))) # (!\u_RX|MEM_UART~3624_combout\ & (\u_RX|MEM_UART~1896_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1896_q\,
	datac => \u_RX|MEM_UART~1928_q\,
	datad => \u_RX|MEM_UART~3624_combout\,
	combout => \u_RX|MEM_UART~3625_combout\);

-- Location: LCCOMB_X50_Y34_N24
\u_RX|MEM_UART~3633\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3633_combout\ = (\u_RX|MEM_UART~3630_combout\ & ((\u_RX|MEM_UART~3632_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3630_combout\ & (((\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~3625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3632_combout\,
	datab => \u_RX|MEM_UART~3630_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3625_combout\,
	combout => \u_RX|MEM_UART~3633_combout\);

-- Location: LCCOMB_X58_Y36_N26
\u_RX|MEM_UART~1384feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1384feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1384feeder_combout\);

-- Location: FF_X58_Y36_N27
\u_RX|MEM_UART~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1384feeder_combout\,
	ena => \u_RX|MEM_UART~3728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1384_q\);

-- Location: FF_X54_Y40_N11
\u_RX|MEM_UART~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1392_q\);

-- Location: LCCOMB_X60_Y37_N2
\u_RX|MEM_UART~1376feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1376feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1376feeder_combout\);

-- Location: FF_X60_Y37_N3
\u_RX|MEM_UART~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1376feeder_combout\,
	ena => \u_RX|MEM_UART~3734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1376_q\);

-- Location: LCCOMB_X54_Y35_N24
\u_RX|MEM_UART~1368feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1368feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1368feeder_combout\);

-- Location: FF_X54_Y35_N25
\u_RX|MEM_UART~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1368feeder_combout\,
	ena => \u_RX|MEM_UART~3740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1368_q\);

-- Location: LCCOMB_X51_Y37_N0
\u_RX|MEM_UART~3595\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3595_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~1376_q\)) # (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1368_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1376_q\,
	datab => \u_RX|MEM_UART~1368_q\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3595_combout\);

-- Location: LCCOMB_X54_Y40_N10
\u_RX|MEM_UART~3596\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3596_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3595_combout\ & ((\u_RX|MEM_UART~1392_q\))) # (!\u_RX|MEM_UART~3595_combout\ & (\u_RX|MEM_UART~1384_q\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~3595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~1384_q\,
	datac => \u_RX|MEM_UART~1392_q\,
	datad => \u_RX|MEM_UART~3595_combout\,
	combout => \u_RX|MEM_UART~3596_combout\);

-- Location: LCCOMB_X60_Y43_N4
\u_RX|MEM_UART~1312feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1312feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1312feeder_combout\);

-- Location: FF_X60_Y43_N5
\u_RX|MEM_UART~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1312feeder_combout\,
	ena => \u_RX|MEM_UART~3770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1312_q\);

-- Location: LCCOMB_X63_Y42_N4
\u_RX|MEM_UART~1304feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1304feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1304feeder_combout\);

-- Location: FF_X63_Y42_N5
\u_RX|MEM_UART~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1304feeder_combout\,
	ena => \u_RX|MEM_UART~3779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1304_q\);

-- Location: LCCOMB_X59_Y44_N28
\u_RX|MEM_UART~3597\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3597_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~1312_q\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~1304_q\ & !\i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1312_q\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~1304_q\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3597_combout\);

-- Location: FF_X58_Y37_N23
\u_RX|MEM_UART~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1328_q\);

-- Location: LCCOMB_X58_Y36_N24
\u_RX|MEM_UART~1320feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1320feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1320feeder_combout\);

-- Location: FF_X58_Y36_N25
\u_RX|MEM_UART~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1320feeder_combout\,
	ena => \u_RX|MEM_UART~3774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1320_q\);

-- Location: LCCOMB_X58_Y37_N22
\u_RX|MEM_UART~3598\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3598_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3597_combout\ & (\u_RX|MEM_UART~1328_q\)) # (!\u_RX|MEM_UART~3597_combout\ & ((\u_RX|MEM_UART~1320_q\))))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \u_RX|MEM_UART~3597_combout\,
	datac => \u_RX|MEM_UART~1328_q\,
	datad => \u_RX|MEM_UART~1320_q\,
	combout => \u_RX|MEM_UART~3598_combout\);

-- Location: LCCOMB_X54_Y40_N16
\u_RX|MEM_UART~3599\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3599_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3596_combout\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((!\i_log_ADDR[2]~input_o\ & \u_RX|MEM_UART~3598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3596_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3598_combout\,
	combout => \u_RX|MEM_UART~3599_combout\);

-- Location: LCCOMB_X54_Y33_N12
\u_RX|MEM_UART~1408feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1408feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1408feeder_combout\);

-- Location: FF_X54_Y33_N13
\u_RX|MEM_UART~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1408feeder_combout\,
	ena => \u_RX|MEM_UART~3796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1408_q\);

-- Location: LCCOMB_X56_Y31_N14
\u_RX|MEM_UART~1416feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1416feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1416feeder_combout\);

-- Location: FF_X56_Y31_N15
\u_RX|MEM_UART~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1416feeder_combout\,
	ena => \u_RX|MEM_UART~3797_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1416_q\);

-- Location: FF_X55_Y33_N23
\u_RX|MEM_UART~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1400_q\);

-- Location: LCCOMB_X55_Y33_N22
\u_RX|MEM_UART~3600\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3600_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1416_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1400_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1416_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1400_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3600_combout\);

-- Location: FF_X54_Y33_N7
\u_RX|MEM_UART~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3799_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1424_q\);

-- Location: LCCOMB_X54_Y33_N6
\u_RX|MEM_UART~3601\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3601_combout\ = (\u_RX|MEM_UART~3600_combout\ & (((\u_RX|MEM_UART~1424_q\) # (!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3600_combout\ & (\u_RX|MEM_UART~1408_q\ & ((\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1408_q\,
	datab => \u_RX|MEM_UART~3600_combout\,
	datac => \u_RX|MEM_UART~1424_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3601_combout\);

-- Location: LCCOMB_X59_Y41_N26
\u_RX|MEM_UART~1344feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1344feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1344feeder_combout\);

-- Location: FF_X59_Y41_N27
\u_RX|MEM_UART~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1344feeder_combout\,
	ena => \u_RX|MEM_UART~3751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1344_q\);

-- Location: FF_X66_Y38_N23
\u_RX|MEM_UART~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1360_q\);

-- Location: LCCOMB_X65_Y38_N22
\u_RX|MEM_UART~1352feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1352feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1352feeder_combout\);

-- Location: FF_X65_Y38_N23
\u_RX|MEM_UART~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1352feeder_combout\,
	ena => \u_RX|MEM_UART~3749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1352_q\);

-- Location: FF_X63_Y38_N11
\u_RX|MEM_UART~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1336_q\);

-- Location: LCCOMB_X63_Y38_N10
\u_RX|MEM_UART~3593\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3593_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~1352_q\) # ((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & (((\u_RX|MEM_UART~1336_q\ & !\i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1352_q\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \u_RX|MEM_UART~1336_q\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3593_combout\);

-- Location: LCCOMB_X66_Y38_N22
\u_RX|MEM_UART~3594\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3594_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3593_combout\ & ((\u_RX|MEM_UART~1360_q\))) # (!\u_RX|MEM_UART~3593_combout\ & (\u_RX|MEM_UART~1344_q\)))) # (!\i_log_ADDR[0]~input_o\ & (((\u_RX|MEM_UART~3593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~1344_q\,
	datac => \u_RX|MEM_UART~1360_q\,
	datad => \u_RX|MEM_UART~3593_combout\,
	combout => \u_RX|MEM_UART~3594_combout\);

-- Location: LCCOMB_X56_Y34_N4
\u_RX|MEM_UART~3602\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3602_combout\ = (\u_RX|MEM_UART~3599_combout\ & ((\u_RX|MEM_UART~3601_combout\) # ((!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3599_combout\ & (((\i_log_ADDR[2]~input_o\ & \u_RX|MEM_UART~3594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3599_combout\,
	datab => \u_RX|MEM_UART~3601_combout\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~3594_combout\,
	combout => \u_RX|MEM_UART~3602_combout\);

-- Location: LCCOMB_X58_Y32_N10
\u_RX|MEM_UART~840feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~840feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~840feeder_combout\);

-- Location: FF_X58_Y32_N11
\u_RX|MEM_UART~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~840feeder_combout\,
	ena => \u_RX|MEM_UART~3817_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~840_q\);

-- Location: FF_X56_Y32_N17
\u_RX|MEM_UART~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3825_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~904_q\);

-- Location: LCCOMB_X57_Y32_N4
\u_RX|MEM_UART~872feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~872feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~872feeder_combout\);

-- Location: FF_X57_Y32_N5
\u_RX|MEM_UART~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~872feeder_combout\,
	ena => \u_RX|MEM_UART~3809_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~872_q\);

-- Location: FF_X57_Y32_N23
\u_RX|MEM_UART~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3820_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~808_q\);

-- Location: LCCOMB_X57_Y32_N22
\u_RX|MEM_UART~3605\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3605_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~872_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~808_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~872_q\,
	datac => \u_RX|MEM_UART~808_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3605_combout\);

-- Location: LCCOMB_X56_Y32_N16
\u_RX|MEM_UART~3606\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3606_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3605_combout\ & ((\u_RX|MEM_UART~904_q\))) # (!\u_RX|MEM_UART~3605_combout\ & (\u_RX|MEM_UART~840_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~840_q\,
	datac => \u_RX|MEM_UART~904_q\,
	datad => \u_RX|MEM_UART~3605_combout\,
	combout => \u_RX|MEM_UART~3606_combout\);

-- Location: LCCOMB_X54_Y36_N24
\u_RX|MEM_UART~856feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~856feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~856feeder_combout\);

-- Location: FF_X54_Y36_N25
\u_RX|MEM_UART~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~856feeder_combout\,
	ena => \u_RX|MEM_UART~3844_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~856_q\);

-- Location: FF_X60_Y36_N31
\u_RX|MEM_UART~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3852_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~792_q\);

-- Location: LCCOMB_X60_Y36_N30
\u_RX|MEM_UART~3607\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3607_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~856_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~792_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~856_q\,
	datac => \u_RX|MEM_UART~792_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3607_combout\);

-- Location: FF_X52_Y34_N23
\u_RX|MEM_UART~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3857_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~888_q\);

-- Location: LCCOMB_X62_Y34_N14
\u_RX|MEM_UART~824feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~824feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~824feeder_combout\);

-- Location: FF_X62_Y34_N15
\u_RX|MEM_UART~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~824feeder_combout\,
	ena => \u_RX|MEM_UART~3849_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~824_q\);

-- Location: LCCOMB_X52_Y34_N22
\u_RX|MEM_UART~3608\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3608_combout\ = (\u_RX|MEM_UART~3607_combout\ & (((\u_RX|MEM_UART~888_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3607_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~824_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3607_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~888_q\,
	datad => \u_RX|MEM_UART~824_q\,
	combout => \u_RX|MEM_UART~3608_combout\);

-- Location: LCCOMB_X52_Y32_N10
\u_RX|MEM_UART~3609\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3609_combout\ = (\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\) # ((\u_RX|MEM_UART~3606_combout\)))) # (!\i_log_ADDR[1]~input_o\ & (!\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~3606_combout\,
	datad => \u_RX|MEM_UART~3608_combout\,
	combout => \u_RX|MEM_UART~3609_combout\);

-- Location: FF_X57_Y36_N21
\u_RX|MEM_UART~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3836_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~800_q\);

-- Location: LCCOMB_X65_Y33_N10
\u_RX|MEM_UART~832feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~832feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~832feeder_combout\);

-- Location: FF_X65_Y33_N11
\u_RX|MEM_UART~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~832feeder_combout\,
	ena => \u_RX|MEM_UART~3829_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~832_q\);

-- Location: LCCOMB_X57_Y36_N20
\u_RX|MEM_UART~3603\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3603_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~832_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~800_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~800_q\,
	datad => \u_RX|MEM_UART~832_q\,
	combout => \u_RX|MEM_UART~3603_combout\);

-- Location: LCCOMB_X49_Y39_N6
\u_RX|MEM_UART~864feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~864feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~864feeder_combout\);

-- Location: FF_X49_Y39_N7
\u_RX|MEM_UART~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~864feeder_combout\,
	ena => \u_RX|MEM_UART~3832_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~864_q\);

-- Location: FF_X49_Y36_N17
\u_RX|MEM_UART~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3841_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~896_q\);

-- Location: LCCOMB_X49_Y36_N16
\u_RX|MEM_UART~3604\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3604_combout\ = (\u_RX|MEM_UART~3603_combout\ & (((\u_RX|MEM_UART~896_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~3603_combout\ & (\u_RX|MEM_UART~864_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3603_combout\,
	datab => \u_RX|MEM_UART~864_q\,
	datac => \u_RX|MEM_UART~896_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3604_combout\);

-- Location: LCCOMB_X51_Y34_N14
\u_RX|MEM_UART~880feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~880feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~880feeder_combout\);

-- Location: FF_X51_Y34_N15
\u_RX|MEM_UART~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~880feeder_combout\,
	ena => \u_RX|MEM_UART~3864_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~880_q\);

-- Location: FF_X55_Y34_N1
\u_RX|MEM_UART~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3873_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~912_q\);

-- Location: LCCOMB_X65_Y37_N30
\u_RX|MEM_UART~848feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~848feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~848feeder_combout\);

-- Location: FF_X65_Y37_N31
\u_RX|MEM_UART~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~848feeder_combout\,
	ena => \u_RX|MEM_UART~3861_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~848_q\);

-- Location: FF_X60_Y36_N29
\u_RX|MEM_UART~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3868_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~816_q\);

-- Location: LCCOMB_X60_Y36_N28
\u_RX|MEM_UART~3610\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3610_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~848_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~816_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~848_q\,
	datac => \u_RX|MEM_UART~816_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3610_combout\);

-- Location: LCCOMB_X55_Y34_N0
\u_RX|MEM_UART~3611\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3611_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3610_combout\ & ((\u_RX|MEM_UART~912_q\))) # (!\u_RX|MEM_UART~3610_combout\ & (\u_RX|MEM_UART~880_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~880_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~912_q\,
	datad => \u_RX|MEM_UART~3610_combout\,
	combout => \u_RX|MEM_UART~3611_combout\);

-- Location: LCCOMB_X55_Y34_N14
\u_RX|MEM_UART~3612\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3612_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3609_combout\ & ((\u_RX|MEM_UART~3611_combout\))) # (!\u_RX|MEM_UART~3609_combout\ & (\u_RX|MEM_UART~3604_combout\)))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3609_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3609_combout\,
	datac => \u_RX|MEM_UART~3604_combout\,
	datad => \u_RX|MEM_UART~3611_combout\,
	combout => \u_RX|MEM_UART~3612_combout\);

-- Location: LCCOMB_X49_Y37_N22
\u_RX|MEM_UART~344feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~344feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~344feeder_combout\);

-- Location: FF_X49_Y37_N23
\u_RX|MEM_UART~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~344feeder_combout\,
	ena => \u_RX|MEM_UART~3886_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~344_q\);

-- Location: FF_X63_Y37_N17
\u_RX|MEM_UART~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3887_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~280_q\);

-- Location: LCCOMB_X63_Y37_N16
\u_RX|MEM_UART~3617\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3617_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~344_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~280_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~344_q\,
	datac => \u_RX|MEM_UART~280_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3617_combout\);

-- Location: FF_X54_Y34_N27
\u_RX|MEM_UART~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3888_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~376_q\);

-- Location: LCCOMB_X62_Y34_N24
\u_RX|MEM_UART~312feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~312feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~312feeder_combout\);

-- Location: FF_X62_Y34_N25
\u_RX|MEM_UART~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~312feeder_combout\,
	ena => \u_RX|MEM_UART~3885_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~312_q\);

-- Location: LCCOMB_X54_Y34_N26
\u_RX|MEM_UART~3618\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3618_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3617_combout\ & (\u_RX|MEM_UART~376_q\)) # (!\u_RX|MEM_UART~3617_combout\ & ((\u_RX|MEM_UART~312_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3617_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3617_combout\,
	datac => \u_RX|MEM_UART~376_q\,
	datad => \u_RX|MEM_UART~312_q\,
	combout => \u_RX|MEM_UART~3618_combout\);

-- Location: LCCOMB_X52_Y37_N4
\u_RX|MEM_UART~352feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~352feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~352feeder_combout\);

-- Location: FF_X52_Y37_N5
\u_RX|MEM_UART~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~352feeder_combout\,
	ena => \u_RX|MEM_UART~3881_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~352_q\);

-- Location: FF_X54_Y37_N31
\u_RX|MEM_UART~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3884_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~384_q\);

-- Location: FF_X59_Y37_N19
\u_RX|MEM_UART~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3883_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~288_q\);

-- Location: LCCOMB_X59_Y37_N20
\u_RX|MEM_UART~320feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~320feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~320feeder_combout\);

-- Location: FF_X59_Y37_N21
\u_RX|MEM_UART~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~320feeder_combout\,
	ena => \u_RX|MEM_UART~3882_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~320_q\);

-- Location: LCCOMB_X59_Y37_N18
\u_RX|MEM_UART~3615\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3615_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~320_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~288_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~288_q\,
	datad => \u_RX|MEM_UART~320_q\,
	combout => \u_RX|MEM_UART~3615_combout\);

-- Location: LCCOMB_X54_Y37_N30
\u_RX|MEM_UART~3616\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3616_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3615_combout\ & ((\u_RX|MEM_UART~384_q\))) # (!\u_RX|MEM_UART~3615_combout\ & (\u_RX|MEM_UART~352_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~352_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~384_q\,
	datad => \u_RX|MEM_UART~3615_combout\,
	combout => \u_RX|MEM_UART~3616_combout\);

-- Location: LCCOMB_X54_Y34_N24
\u_RX|MEM_UART~3619\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3619_combout\ = (\i_log_ADDR[1]~input_o\ & (\i_log_ADDR[0]~input_o\)) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3616_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[1]~input_o\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~3618_combout\,
	datad => \u_RX|MEM_UART~3616_combout\,
	combout => \u_RX|MEM_UART~3619_combout\);

-- Location: LCCOMB_X65_Y37_N12
\u_RX|MEM_UART~336feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~336feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~336feeder_combout\);

-- Location: FF_X65_Y37_N13
\u_RX|MEM_UART~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~336feeder_combout\,
	ena => \u_RX|MEM_UART~3890_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~336_q\);

-- Location: FF_X58_Y37_N25
\u_RX|MEM_UART~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3891_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~304_q\);

-- Location: LCCOMB_X58_Y37_N24
\u_RX|MEM_UART~3620\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3620_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~336_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~336_q\,
	datac => \u_RX|MEM_UART~304_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3620_combout\);

-- Location: FF_X55_Y34_N25
\u_RX|MEM_UART~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3892_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~400_q\);

-- Location: LCCOMB_X52_Y40_N12
\u_RX|MEM_UART~368feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~368feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~368feeder_combout\);

-- Location: FF_X52_Y40_N13
\u_RX|MEM_UART~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~368feeder_combout\,
	ena => \u_RX|MEM_UART~3889_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~368_q\);

-- Location: LCCOMB_X55_Y34_N24
\u_RX|MEM_UART~3621\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3621_combout\ = (\u_RX|MEM_UART~3620_combout\ & (((\u_RX|MEM_UART~400_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3620_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~368_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3620_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~400_q\,
	datad => \u_RX|MEM_UART~368_q\,
	combout => \u_RX|MEM_UART~3621_combout\);

-- Location: FF_X57_Y39_N21
\u_RX|MEM_UART~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3879_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~296_q\);

-- Location: LCCOMB_X58_Y39_N30
\u_RX|MEM_UART~360feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~360feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~360feeder_combout\);

-- Location: FF_X58_Y39_N31
\u_RX|MEM_UART~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~360feeder_combout\,
	ena => \u_RX|MEM_UART~3878_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~360_q\);

-- Location: LCCOMB_X57_Y39_N20
\u_RX|MEM_UART~3613\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3613_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~360_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~296_q\,
	datad => \u_RX|MEM_UART~360_q\,
	combout => \u_RX|MEM_UART~3613_combout\);

-- Location: FF_X56_Y34_N23
\u_RX|MEM_UART~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3877_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~328_q\);

-- Location: LCCOMB_X56_Y31_N4
\u_RX|MEM_UART~392feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~392feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~392feeder_combout\);

-- Location: FF_X56_Y31_N5
\u_RX|MEM_UART~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~392feeder_combout\,
	ena => \u_RX|MEM_UART~3880_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~392_q\);

-- Location: LCCOMB_X56_Y34_N22
\u_RX|MEM_UART~3614\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3614_combout\ = (\u_RX|MEM_UART~3613_combout\ & (((\u_RX|MEM_UART~392_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3613_combout\ & (\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~328_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3613_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~328_q\,
	datad => \u_RX|MEM_UART~392_q\,
	combout => \u_RX|MEM_UART~3614_combout\);

-- Location: LCCOMB_X56_Y34_N28
\u_RX|MEM_UART~3622\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3622_combout\ = (\u_RX|MEM_UART~3619_combout\ & ((\u_RX|MEM_UART~3621_combout\) # ((!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3619_combout\ & (((\u_RX|MEM_UART~3614_combout\ & \i_log_ADDR[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3619_combout\,
	datab => \u_RX|MEM_UART~3621_combout\,
	datac => \u_RX|MEM_UART~3614_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3622_combout\);

-- Location: LCCOMB_X56_Y34_N6
\u_RX|MEM_UART~3623\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3623_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3612_combout\)) # (!\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3612_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3622_combout\,
	combout => \u_RX|MEM_UART~3623_combout\);

-- Location: LCCOMB_X56_Y34_N24
\u_RX|MEM_UART~3634\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3634_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3623_combout\ & (\u_RX|MEM_UART~3633_combout\)) # (!\u_RX|MEM_UART~3623_combout\ & ((\u_RX|MEM_UART~3602_combout\))))) # (!\i_log_ADDR[7]~input_o\ & 
-- (((\u_RX|MEM_UART~3623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3633_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~3602_combout\,
	datad => \u_RX|MEM_UART~3623_combout\,
	combout => \u_RX|MEM_UART~3634_combout\);

-- Location: LCCOMB_X55_Y38_N26
\u_RX|MEM_UART~1648feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1648feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1648feeder_combout\);

-- Location: FF_X55_Y38_N27
\u_RX|MEM_UART~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1648feeder_combout\,
	ena => \u_RX|MEM_UART~3992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1648_q\);

-- Location: FF_X58_Y41_N25
\u_RX|MEM_UART~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1680_q\);

-- Location: FF_X55_Y41_N21
\u_RX|MEM_UART~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3993_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1584_q\);

-- Location: LCCOMB_X62_Y38_N0
\u_RX|MEM_UART~1616feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1616feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1616feeder_combout\);

-- Location: FF_X62_Y38_N1
\u_RX|MEM_UART~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1616feeder_combout\,
	ena => \u_RX|MEM_UART~3991_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1616_q\);

-- Location: LCCOMB_X55_Y41_N20
\u_RX|MEM_UART~3673\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3673_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1616_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1584_q\,
	datad => \u_RX|MEM_UART~1616_q\,
	combout => \u_RX|MEM_UART~3673_combout\);

-- Location: LCCOMB_X58_Y41_N24
\u_RX|MEM_UART~3674\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3674_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3673_combout\ & ((\u_RX|MEM_UART~1680_q\))) # (!\u_RX|MEM_UART~3673_combout\ & (\u_RX|MEM_UART~1648_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1648_q\,
	datac => \u_RX|MEM_UART~1680_q\,
	datad => \u_RX|MEM_UART~3673_combout\,
	combout => \u_RX|MEM_UART~3674_combout\);

-- Location: LCCOMB_X57_Y41_N14
\u_RX|MEM_UART~1600feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1600feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1600feeder_combout\);

-- Location: FF_X57_Y41_N15
\u_RX|MEM_UART~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1600feeder_combout\,
	ena => \u_RX|MEM_UART~3979_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1600_q\);

-- Location: FF_X60_Y41_N25
\u_RX|MEM_UART~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3981_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1568_q\);

-- Location: LCCOMB_X60_Y41_N24
\u_RX|MEM_UART~3666\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3666_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1600_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1568_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1600_q\,
	datac => \u_RX|MEM_UART~1568_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3666_combout\);

-- Location: FF_X56_Y43_N5
\u_RX|MEM_UART~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1664_q\);

-- Location: LCCOMB_X51_Y41_N6
\u_RX|MEM_UART~1632feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1632feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1632feeder_combout\);

-- Location: FF_X51_Y41_N7
\u_RX|MEM_UART~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1632feeder_combout\,
	ena => \u_RX|MEM_UART~3980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1632_q\);

-- Location: LCCOMB_X56_Y43_N4
\u_RX|MEM_UART~3667\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3667_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3666_combout\ & (\u_RX|MEM_UART~1664_q\)) # (!\u_RX|MEM_UART~3666_combout\ & ((\u_RX|MEM_UART~1632_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3666_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3666_combout\,
	datac => \u_RX|MEM_UART~1664_q\,
	datad => \u_RX|MEM_UART~1632_q\,
	combout => \u_RX|MEM_UART~3667_combout\);

-- Location: LCCOMB_X50_Y36_N10
\u_RX|MEM_UART~1624feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1624feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1624feeder_combout\);

-- Location: FF_X50_Y36_N11
\u_RX|MEM_UART~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1624feeder_combout\,
	ena => \u_RX|MEM_UART~3987_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1624_q\);

-- Location: FF_X55_Y41_N19
\u_RX|MEM_UART~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3989_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1560_q\);

-- Location: LCCOMB_X54_Y41_N6
\u_RX|MEM_UART~3670\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3670_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1624_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((!\i_log_ADDR[2]~input_o\ & \u_RX|MEM_UART~1560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1624_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \i_log_ADDR[2]~input_o\,
	datad => \u_RX|MEM_UART~1560_q\,
	combout => \u_RX|MEM_UART~3670_combout\);

-- Location: FF_X54_Y41_N21
\u_RX|MEM_UART~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1656_q\);

-- Location: LCCOMB_X63_Y41_N10
\u_RX|MEM_UART~1592feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1592feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1592feeder_combout\);

-- Location: FF_X63_Y41_N11
\u_RX|MEM_UART~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1592feeder_combout\,
	ena => \u_RX|MEM_UART~3988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1592_q\);

-- Location: LCCOMB_X54_Y41_N20
\u_RX|MEM_UART~3671\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3671_combout\ = (\u_RX|MEM_UART~3670_combout\ & (((\u_RX|MEM_UART~1656_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3670_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3670_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1656_q\,
	datad => \u_RX|MEM_UART~1592_q\,
	combout => \u_RX|MEM_UART~3671_combout\);

-- Location: LCCOMB_X63_Y35_N30
\u_RX|MEM_UART~1608feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1608feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1608feeder_combout\);

-- Location: FF_X63_Y35_N31
\u_RX|MEM_UART~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1608feeder_combout\,
	ena => \u_RX|MEM_UART~3984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1608_q\);

-- Location: FF_X55_Y35_N25
\u_RX|MEM_UART~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1672_q\);

-- Location: LCCOMB_X47_Y35_N26
\u_RX|MEM_UART~1640feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1640feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1640feeder_combout\);

-- Location: FF_X47_Y35_N27
\u_RX|MEM_UART~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1640feeder_combout\,
	ena => \u_RX|MEM_UART~3983_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1640_q\);

-- Location: FF_X55_Y35_N7
\u_RX|MEM_UART~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3985_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1576_q\);

-- Location: LCCOMB_X55_Y35_N6
\u_RX|MEM_UART~3668\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3668_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1640_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1640_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1576_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3668_combout\);

-- Location: LCCOMB_X55_Y35_N24
\u_RX|MEM_UART~3669\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3669_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3668_combout\ & ((\u_RX|MEM_UART~1672_q\))) # (!\u_RX|MEM_UART~3668_combout\ & (\u_RX|MEM_UART~1608_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~1608_q\,
	datac => \u_RX|MEM_UART~1672_q\,
	datad => \u_RX|MEM_UART~3668_combout\,
	combout => \u_RX|MEM_UART~3669_combout\);

-- Location: LCCOMB_X58_Y41_N6
\u_RX|MEM_UART~3672\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3672_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3669_combout\))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3671_combout\,
	datac => \u_RX|MEM_UART~3669_combout\,
	datad => \i_log_ADDR[1]~input_o\,
	combout => \u_RX|MEM_UART~3672_combout\);

-- Location: LCCOMB_X58_Y41_N18
\u_RX|MEM_UART~3675\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3675_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3672_combout\ & (\u_RX|MEM_UART~3674_combout\)) # (!\u_RX|MEM_UART~3672_combout\ & ((\u_RX|MEM_UART~3667_combout\))))) # (!\i_log_ADDR[0]~input_o\ & 
-- (((\u_RX|MEM_UART~3672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[0]~input_o\,
	datab => \u_RX|MEM_UART~3674_combout\,
	datac => \u_RX|MEM_UART~3667_combout\,
	datad => \u_RX|MEM_UART~3672_combout\,
	combout => \u_RX|MEM_UART~3675_combout\);

-- Location: LCCOMB_X63_Y41_N28
\u_RX|MEM_UART~568feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~568feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~568feeder_combout\);

-- Location: FF_X63_Y41_N29
\u_RX|MEM_UART~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~568feeder_combout\,
	ena => \u_RX|MEM_UART~3850_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~568_q\);

-- Location: FF_X52_Y34_N25
\u_RX|MEM_UART~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3858_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~632_q\);

-- Location: LCCOMB_X50_Y36_N8
\u_RX|MEM_UART~600feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~600feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~600feeder_combout\);

-- Location: FF_X50_Y36_N9
\u_RX|MEM_UART~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~600feeder_combout\,
	ena => \u_RX|MEM_UART~3846_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~600_q\);

-- Location: FF_X59_Y32_N17
\u_RX|MEM_UART~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3854_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~536_q\);

-- Location: LCCOMB_X59_Y32_N16
\u_RX|MEM_UART~3639\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3639_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~600_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~536_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~600_q\,
	datac => \u_RX|MEM_UART~536_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3639_combout\);

-- Location: LCCOMB_X52_Y34_N24
\u_RX|MEM_UART~3640\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3640_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3639_combout\ & ((\u_RX|MEM_UART~632_q\))) # (!\u_RX|MEM_UART~3639_combout\ & (\u_RX|MEM_UART~568_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~568_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~632_q\,
	datad => \u_RX|MEM_UART~3639_combout\,
	combout => \u_RX|MEM_UART~3640_combout\);

-- Location: LCCOMB_X57_Y31_N26
\u_RX|MEM_UART~616feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~616feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~616feeder_combout\);

-- Location: FF_X57_Y31_N27
\u_RX|MEM_UART~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~616feeder_combout\,
	ena => \u_RX|MEM_UART~3813_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~616_q\);

-- Location: LCCOMB_X59_Y32_N22
\u_RX|MEM_UART~552feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~552feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~552feeder_combout\);

-- Location: FF_X59_Y32_N23
\u_RX|MEM_UART~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~552feeder_combout\,
	ena => \u_RX|MEM_UART~3822_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~552_q\);

-- Location: LCCOMB_X56_Y35_N4
\u_RX|MEM_UART~3637\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3637_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~616_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~616_q\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~552_q\,
	combout => \u_RX|MEM_UART~3637_combout\);

-- Location: FF_X56_Y35_N7
\u_RX|MEM_UART~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3826_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~648_q\);

-- Location: LCCOMB_X66_Y35_N4
\u_RX|MEM_UART~584feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~584feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~584feeder_combout\);

-- Location: FF_X66_Y35_N5
\u_RX|MEM_UART~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~584feeder_combout\,
	ena => \u_RX|MEM_UART~3818_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~584_q\);

-- Location: LCCOMB_X56_Y35_N6
\u_RX|MEM_UART~3638\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3638_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3637_combout\ & (\u_RX|MEM_UART~648_q\)) # (!\u_RX|MEM_UART~3637_combout\ & ((\u_RX|MEM_UART~584_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3637_combout\,
	datac => \u_RX|MEM_UART~648_q\,
	datad => \u_RX|MEM_UART~584_q\,
	combout => \u_RX|MEM_UART~3638_combout\);

-- Location: LCCOMB_X47_Y40_N2
\u_RX|MEM_UART~3641\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3641_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\) # (\u_RX|MEM_UART~3638_combout\)))) # (!\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3640_combout\ & (!\i_log_ADDR[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3640_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3638_combout\,
	combout => \u_RX|MEM_UART~3641_combout\);

-- Location: LCCOMB_X54_Y38_N16
\u_RX|MEM_UART~624feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~624feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~624feeder_combout\);

-- Location: FF_X54_Y38_N17
\u_RX|MEM_UART~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~624feeder_combout\,
	ena => \u_RX|MEM_UART~3866_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~624_q\);

-- Location: FF_X58_Y34_N17
\u_RX|MEM_UART~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3874_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~656_q\);

-- Location: LCCOMB_X64_Y37_N26
\u_RX|MEM_UART~592feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~592feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~592feeder_combout\);

-- Location: FF_X64_Y37_N27
\u_RX|MEM_UART~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~592feeder_combout\,
	ena => \u_RX|MEM_UART~3862_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~592_q\);

-- Location: FF_X61_Y34_N15
\u_RX|MEM_UART~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3870_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~560_q\);

-- Location: LCCOMB_X61_Y34_N14
\u_RX|MEM_UART~3642\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3642_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~592_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~560_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~592_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~560_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3642_combout\);

-- Location: LCCOMB_X58_Y34_N16
\u_RX|MEM_UART~3643\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3643_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3642_combout\ & ((\u_RX|MEM_UART~656_q\))) # (!\u_RX|MEM_UART~3642_combout\ & (\u_RX|MEM_UART~624_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~624_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~656_q\,
	datad => \u_RX|MEM_UART~3642_combout\,
	combout => \u_RX|MEM_UART~3643_combout\);

-- Location: LCCOMB_X52_Y41_N14
\u_RX|MEM_UART~608feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~608feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~608feeder_combout\);

-- Location: FF_X52_Y41_N15
\u_RX|MEM_UART~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~608feeder_combout\,
	ena => \u_RX|MEM_UART~3834_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~608_q\);

-- Location: FF_X47_Y41_N29
\u_RX|MEM_UART~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3842_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~640_q\);

-- Location: LCCOMB_X65_Y33_N12
\u_RX|MEM_UART~576feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~576feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~576feeder_combout\);

-- Location: FF_X65_Y33_N13
\u_RX|MEM_UART~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~576feeder_combout\,
	ena => \u_RX|MEM_UART~3830_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~576_q\);

-- Location: FF_X56_Y33_N23
\u_RX|MEM_UART~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3838_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~544_q\);

-- Location: LCCOMB_X56_Y33_N22
\u_RX|MEM_UART~3635\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3635_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~576_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~544_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~576_q\,
	datac => \u_RX|MEM_UART~544_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3635_combout\);

-- Location: LCCOMB_X47_Y41_N28
\u_RX|MEM_UART~3636\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3636_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3635_combout\ & ((\u_RX|MEM_UART~640_q\))) # (!\u_RX|MEM_UART~3635_combout\ & (\u_RX|MEM_UART~608_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~608_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~640_q\,
	datad => \u_RX|MEM_UART~3635_combout\,
	combout => \u_RX|MEM_UART~3636_combout\);

-- Location: LCCOMB_X47_Y41_N22
\u_RX|MEM_UART~3644\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3644_combout\ = (\u_RX|MEM_UART~3641_combout\ & (((\u_RX|MEM_UART~3643_combout\)) # (!\i_log_ADDR[0]~input_o\))) # (!\u_RX|MEM_UART~3641_combout\ & (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3641_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \u_RX|MEM_UART~3643_combout\,
	datad => \u_RX|MEM_UART~3636_combout\,
	combout => \u_RX|MEM_UART~3644_combout\);

-- Location: LCCOMB_X52_Y36_N0
\u_RX|MEM_UART~1112feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1112feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1112feeder_combout\);

-- Location: FF_X52_Y36_N1
\u_RX|MEM_UART~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1112feeder_combout\,
	ena => \u_RX|MEM_UART~3741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1112_q\);

-- Location: FF_X62_Y40_N29
\u_RX|MEM_UART~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1048_q\);

-- Location: LCCOMB_X62_Y40_N28
\u_RX|MEM_UART~3649\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3649_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1112_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1048_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1112_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1048_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3649_combout\);

-- Location: FF_X56_Y39_N21
\u_RX|MEM_UART~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3802_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1144_q\);

-- Location: LCCOMB_X63_Y42_N22
\u_RX|MEM_UART~1080feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1080feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1080feeder_combout\);

-- Location: FF_X63_Y42_N23
\u_RX|MEM_UART~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1080feeder_combout\,
	ena => \u_RX|MEM_UART~3762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1080_q\);

-- Location: LCCOMB_X56_Y39_N20
\u_RX|MEM_UART~3650\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3650_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3649_combout\ & (\u_RX|MEM_UART~1144_q\)) # (!\u_RX|MEM_UART~3649_combout\ & ((\u_RX|MEM_UART~1080_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3649_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3649_combout\,
	datac => \u_RX|MEM_UART~1144_q\,
	datad => \u_RX|MEM_UART~1080_q\,
	combout => \u_RX|MEM_UART~3650_combout\);

-- Location: LCCOMB_X61_Y42_N2
\u_RX|MEM_UART~1088feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1088feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1088feeder_combout\);

-- Location: FF_X61_Y42_N3
\u_RX|MEM_UART~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1088feeder_combout\,
	ena => \u_RX|MEM_UART~3761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1088_q\);

-- Location: FF_X61_Y42_N29
\u_RX|MEM_UART~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1056_q\);

-- Location: LCCOMB_X61_Y42_N28
\u_RX|MEM_UART~3647\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3647_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1088_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1056_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1088_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1056_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3647_combout\);

-- Location: FF_X55_Y43_N5
\u_RX|MEM_UART~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1152_q\);

-- Location: LCCOMB_X55_Y43_N10
\u_RX|MEM_UART~1120feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1120feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1120feeder_combout\);

-- Location: FF_X55_Y43_N11
\u_RX|MEM_UART~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1120feeder_combout\,
	ena => \u_RX|MEM_UART~3736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1120_q\);

-- Location: LCCOMB_X55_Y43_N4
\u_RX|MEM_UART~3648\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3648_combout\ = (\u_RX|MEM_UART~3647_combout\ & (((\u_RX|MEM_UART~1152_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3647_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3647_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1152_q\,
	datad => \u_RX|MEM_UART~1120_q\,
	combout => \u_RX|MEM_UART~3648_combout\);

-- Location: LCCOMB_X59_Y39_N6
\u_RX|MEM_UART~3651\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3651_combout\ = (\i_log_ADDR[1]~input_o\ & (((\i_log_ADDR[0]~input_o\)))) # (!\i_log_ADDR[1]~input_o\ & ((\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3648_combout\))) # (!\i_log_ADDR[0]~input_o\ & (\u_RX|MEM_UART~3650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3650_combout\,
	datab => \i_log_ADDR[1]~input_o\,
	datac => \i_log_ADDR[0]~input_o\,
	datad => \u_RX|MEM_UART~3648_combout\,
	combout => \u_RX|MEM_UART~3651_combout\);

-- Location: FF_X64_Y33_N9
\u_RX|MEM_UART~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1064_q\);

-- Location: LCCOMB_X57_Y37_N18
\u_RX|MEM_UART~1128feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1128feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1128feeder_combout\);

-- Location: FF_X57_Y37_N19
\u_RX|MEM_UART~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1128feeder_combout\,
	ena => \u_RX|MEM_UART~3730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1128_q\);

-- Location: LCCOMB_X64_Y33_N8
\u_RX|MEM_UART~3645\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3645_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1128_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1064_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1064_q\,
	datad => \u_RX|MEM_UART~1128_q\,
	combout => \u_RX|MEM_UART~3645_combout\);

-- Location: FF_X61_Y35_N23
\u_RX|MEM_UART~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3801_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1160_q\);

-- Location: LCCOMB_X62_Y35_N6
\u_RX|MEM_UART~1096feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1096feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1096feeder_combout\);

-- Location: FF_X62_Y35_N7
\u_RX|MEM_UART~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1096feeder_combout\,
	ena => \u_RX|MEM_UART~3760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1096_q\);

-- Location: LCCOMB_X61_Y35_N22
\u_RX|MEM_UART~3646\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3646_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3645_combout\ & (\u_RX|MEM_UART~1160_q\)) # (!\u_RX|MEM_UART~3645_combout\ & ((\u_RX|MEM_UART~1096_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3645_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3645_combout\,
	datac => \u_RX|MEM_UART~1160_q\,
	datad => \u_RX|MEM_UART~1096_q\,
	combout => \u_RX|MEM_UART~3646_combout\);

-- Location: LCCOMB_X55_Y42_N28
\u_RX|MEM_UART~1136feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1136feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1136feeder_combout\);

-- Location: FF_X55_Y42_N29
\u_RX|MEM_UART~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1136feeder_combout\,
	ena => \u_RX|MEM_UART~3746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1136_q\);

-- Location: FF_X59_Y39_N25
\u_RX|MEM_UART~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3803_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1168_q\);

-- Location: FF_X64_Y40_N27
\u_RX|MEM_UART~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1072_q\);

-- Location: LCCOMB_X63_Y39_N12
\u_RX|MEM_UART~1104feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1104feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1104feeder_combout\);

-- Location: FF_X63_Y39_N13
\u_RX|MEM_UART~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1104feeder_combout\,
	ena => \u_RX|MEM_UART~3763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1104_q\);

-- Location: LCCOMB_X64_Y40_N26
\u_RX|MEM_UART~3652\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3652_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1104_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1072_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1072_q\,
	datad => \u_RX|MEM_UART~1104_q\,
	combout => \u_RX|MEM_UART~3652_combout\);

-- Location: LCCOMB_X59_Y39_N24
\u_RX|MEM_UART~3653\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3653_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3652_combout\ & ((\u_RX|MEM_UART~1168_q\))) # (!\u_RX|MEM_UART~3652_combout\ & (\u_RX|MEM_UART~1136_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1136_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1168_q\,
	datad => \u_RX|MEM_UART~3652_combout\,
	combout => \u_RX|MEM_UART~3653_combout\);

-- Location: LCCOMB_X59_Y39_N18
\u_RX|MEM_UART~3654\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3654_combout\ = (\u_RX|MEM_UART~3651_combout\ & (((\u_RX|MEM_UART~3653_combout\) # (!\i_log_ADDR[1]~input_o\)))) # (!\u_RX|MEM_UART~3651_combout\ & (\u_RX|MEM_UART~3646_combout\ & (\i_log_ADDR[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3651_combout\,
	datab => \u_RX|MEM_UART~3646_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3653_combout\,
	combout => \u_RX|MEM_UART~3654_combout\);

-- Location: LCCOMB_X65_Y36_N30
\u_RX|MEM_UART~80feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~80feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~80feeder_combout\);

-- Location: FF_X65_Y36_N31
\u_RX|MEM_UART~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~80feeder_combout\,
	ena => \u_RX|MEM_UART~3923_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~80_q\);

-- Location: FF_X65_Y36_N17
\u_RX|MEM_UART~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3925_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~48_q\);

-- Location: LCCOMB_X65_Y36_N16
\u_RX|MEM_UART~3662\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3662_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~80_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~48_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~80_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~48_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3662_combout\);

-- Location: LCCOMB_X51_Y39_N6
\u_RX|MEM_UART~112feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~112feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~112feeder_combout\);

-- Location: FF_X51_Y39_N7
\u_RX|MEM_UART~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~112feeder_combout\,
	ena => \u_RX|MEM_UART~3924_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~112_q\);

-- Location: FF_X65_Y39_N13
\u_RX|MEM_UART~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3926_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~144_q\);

-- Location: LCCOMB_X65_Y39_N12
\u_RX|MEM_UART~3663\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3663_combout\ = (\u_RX|MEM_UART~3662_combout\ & (((\u_RX|MEM_UART~144_q\) # (!\i_log_ADDR[3]~input_o\)))) # (!\u_RX|MEM_UART~3662_combout\ & (\u_RX|MEM_UART~112_q\ & ((\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3662_combout\,
	datab => \u_RX|MEM_UART~112_q\,
	datac => \u_RX|MEM_UART~144_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3663_combout\);

-- Location: LCCOMB_X63_Y35_N8
\u_RX|MEM_UART~72feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~72feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~72feeder_combout\);

-- Location: FF_X63_Y35_N9
\u_RX|MEM_UART~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~72feeder_combout\,
	ena => \u_RX|MEM_UART~3916_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~72_q\);

-- Location: FF_X54_Y35_N31
\u_RX|MEM_UART~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3918_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~136_q\);

-- Location: FF_X59_Y35_N9
\u_RX|MEM_UART~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3917_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~40_q\);

-- Location: LCCOMB_X52_Y35_N26
\u_RX|MEM_UART~104feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~104feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~104feeder_combout\);

-- Location: FF_X52_Y35_N27
\u_RX|MEM_UART~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~104feeder_combout\,
	ena => \u_RX|MEM_UART~3915_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~104_q\);

-- Location: LCCOMB_X59_Y35_N8
\u_RX|MEM_UART~3655\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3655_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~104_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~40_q\,
	datad => \u_RX|MEM_UART~104_q\,
	combout => \u_RX|MEM_UART~3655_combout\);

-- Location: LCCOMB_X54_Y35_N30
\u_RX|MEM_UART~3656\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3656_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3655_combout\ & ((\u_RX|MEM_UART~136_q\))) # (!\u_RX|MEM_UART~3655_combout\ & (\u_RX|MEM_UART~72_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~72_q\,
	datac => \u_RX|MEM_UART~136_q\,
	datad => \u_RX|MEM_UART~3655_combout\,
	combout => \u_RX|MEM_UART~3656_combout\);

-- Location: LCCOMB_X65_Y42_N6
\u_RX|MEM_UART~64feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~64feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~64feeder_combout\);

-- Location: FF_X65_Y42_N7
\u_RX|MEM_UART~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~64feeder_combout\,
	ena => \u_RX|MEM_UART~3911_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~64_q\);

-- Location: FF_X60_Y41_N27
\u_RX|MEM_UART~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3913_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~32_q\);

-- Location: LCCOMB_X60_Y41_N26
\u_RX|MEM_UART~3657\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3657_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~64_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~32_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~64_q\,
	datac => \u_RX|MEM_UART~32_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3657_combout\);

-- Location: LCCOMB_X51_Y42_N14
\u_RX|MEM_UART~96feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~96feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~96feeder_combout\);

-- Location: FF_X51_Y42_N15
\u_RX|MEM_UART~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~96feeder_combout\,
	ena => \u_RX|MEM_UART~3912_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~96_q\);

-- Location: LCCOMB_X56_Y43_N30
\u_RX|MEM_UART~128feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~128feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~128feeder_combout\);

-- Location: FF_X56_Y43_N31
\u_RX|MEM_UART~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~128feeder_combout\,
	ena => \u_RX|MEM_UART~3914_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~128_q\);

-- Location: LCCOMB_X58_Y42_N12
\u_RX|MEM_UART~3658\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3658_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3657_combout\ & ((\u_RX|MEM_UART~128_q\))) # (!\u_RX|MEM_UART~3657_combout\ & (\u_RX|MEM_UART~96_q\)))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3657_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3657_combout\,
	datac => \u_RX|MEM_UART~96_q\,
	datad => \u_RX|MEM_UART~128_q\,
	combout => \u_RX|MEM_UART~3658_combout\);

-- Location: LCCOMB_X65_Y42_N12
\u_RX|MEM_UART~56feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~56feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~56feeder_combout\);

-- Location: FF_X65_Y42_N13
\u_RX|MEM_UART~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~56feeder_combout\,
	ena => \u_RX|MEM_UART~3920_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~56_q\);

-- Location: FF_X57_Y38_N29
\u_RX|MEM_UART~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3922_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~120_q\);

-- Location: LCCOMB_X51_Y36_N28
\u_RX|MEM_UART~88feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~88feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~88feeder_combout\);

-- Location: FF_X51_Y36_N29
\u_RX|MEM_UART~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~88feeder_combout\,
	ena => \u_RX|MEM_UART~3919_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~88_q\);

-- Location: FF_X62_Y36_N19
\u_RX|MEM_UART~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3921_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~24_q\);

-- Location: LCCOMB_X61_Y39_N30
\u_RX|MEM_UART~3659\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3659_combout\ = (\i_log_ADDR[2]~input_o\ & (((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~88_q\)) # (!\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~24_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~88_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~24_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3659_combout\);

-- Location: LCCOMB_X57_Y38_N28
\u_RX|MEM_UART~3660\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3660_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3659_combout\ & ((\u_RX|MEM_UART~120_q\))) # (!\u_RX|MEM_UART~3659_combout\ & (\u_RX|MEM_UART~56_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~56_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~120_q\,
	datad => \u_RX|MEM_UART~3659_combout\,
	combout => \u_RX|MEM_UART~3660_combout\);

-- Location: LCCOMB_X59_Y39_N28
\u_RX|MEM_UART~3661\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3661_combout\ = (\i_log_ADDR[0]~input_o\ & ((\u_RX|MEM_UART~3658_combout\) # ((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & (((!\i_log_ADDR[1]~input_o\ & \u_RX|MEM_UART~3660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3658_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3660_combout\,
	combout => \u_RX|MEM_UART~3661_combout\);

-- Location: LCCOMB_X59_Y39_N22
\u_RX|MEM_UART~3664\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3664_combout\ = (\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3661_combout\ & (\u_RX|MEM_UART~3663_combout\)) # (!\u_RX|MEM_UART~3661_combout\ & ((\u_RX|MEM_UART~3656_combout\))))) # (!\i_log_ADDR[1]~input_o\ & 
-- (((\u_RX|MEM_UART~3661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3663_combout\,
	datab => \u_RX|MEM_UART~3656_combout\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3661_combout\,
	combout => \u_RX|MEM_UART~3664_combout\);

-- Location: LCCOMB_X67_Y37_N8
\u_RX|MEM_UART~3665\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3665_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3654_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((!\i_log_ADDR[6]~input_o\ & \u_RX|MEM_UART~3664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3654_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3664_combout\,
	combout => \u_RX|MEM_UART~3665_combout\);

-- Location: LCCOMB_X58_Y39_N20
\u_RX|MEM_UART~3676\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3676_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3665_combout\ & (\u_RX|MEM_UART~3675_combout\)) # (!\u_RX|MEM_UART~3665_combout\ & ((\u_RX|MEM_UART~3644_combout\))))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~3665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3675_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~3644_combout\,
	datad => \u_RX|MEM_UART~3665_combout\,
	combout => \u_RX|MEM_UART~3676_combout\);

-- Location: LCCOMB_X59_Y42_N0
\u_RX|MEM_UART~3677\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3677_combout\ = (\i_log_ADDR[4]~input_o\ & (((\i_log_ADDR[5]~input_o\)))) # (!\i_log_ADDR[4]~input_o\ & ((\i_log_ADDR[5]~input_o\ & (\u_RX|MEM_UART~3634_combout\)) # (!\i_log_ADDR[5]~input_o\ & ((\u_RX|MEM_UART~3676_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3634_combout\,
	datab => \i_log_ADDR[4]~input_o\,
	datac => \i_log_ADDR[5]~input_o\,
	datad => \u_RX|MEM_UART~3676_combout\,
	combout => \u_RX|MEM_UART~3677_combout\);

-- Location: LCCOMB_X59_Y35_N6
\u_RX|MEM_UART~168feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~168feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~168feeder_combout\);

-- Location: FF_X59_Y35_N7
\u_RX|MEM_UART~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~168feeder_combout\,
	ena => \u_RX|MEM_UART~3902_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~168_q\);

-- Location: LCCOMB_X52_Y35_N0
\u_RX|MEM_UART~232feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~232feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~232feeder_combout\);

-- Location: FF_X52_Y35_N1
\u_RX|MEM_UART~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~232feeder_combout\,
	ena => \u_RX|MEM_UART~3894_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~232_q\);

-- Location: LCCOMB_X60_Y32_N16
\u_RX|MEM_UART~3565\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3565_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~232_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~168_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~168_q\,
	datad => \u_RX|MEM_UART~232_q\,
	combout => \u_RX|MEM_UART~3565_combout\);

-- Location: FF_X61_Y32_N23
\u_RX|MEM_UART~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3907_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~264_q\);

-- Location: LCCOMB_X64_Y32_N10
\u_RX|MEM_UART~200feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~200feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~200feeder_combout\);

-- Location: FF_X64_Y32_N11
\u_RX|MEM_UART~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~200feeder_combout\,
	ena => \u_RX|MEM_UART~3899_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~200_q\);

-- Location: LCCOMB_X61_Y32_N22
\u_RX|MEM_UART~3566\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3566_combout\ = (\u_RX|MEM_UART~3565_combout\ & (((\u_RX|MEM_UART~264_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3565_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~200_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3565_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~264_q\,
	datad => \u_RX|MEM_UART~200_q\,
	combout => \u_RX|MEM_UART~3566_combout\);

-- Location: LCCOMB_X58_Y31_N28
\u_RX|MEM_UART~744feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~744feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~744feeder_combout\);

-- Location: FF_X58_Y31_N29
\u_RX|MEM_UART~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~744feeder_combout\,
	ena => \u_RX|MEM_UART~3811_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~744_q\);

-- Location: LCCOMB_X61_Y31_N22
\u_RX|MEM_UART~776feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~776feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~776feeder_combout\);

-- Location: FF_X61_Y31_N23
\u_RX|MEM_UART~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~776feeder_combout\,
	ena => \u_RX|MEM_UART~3824_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~776_q\);

-- Location: FF_X63_Y31_N23
\u_RX|MEM_UART~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3821_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~680_q\);

-- Location: LCCOMB_X67_Y35_N12
\u_RX|MEM_UART~712feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~712feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~712feeder_combout\);

-- Location: FF_X67_Y35_N13
\u_RX|MEM_UART~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~712feeder_combout\,
	ena => \u_RX|MEM_UART~3816_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~712_q\);

-- Location: LCCOMB_X63_Y31_N22
\u_RX|MEM_UART~3563\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3563_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~712_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~680_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~680_q\,
	datad => \u_RX|MEM_UART~712_q\,
	combout => \u_RX|MEM_UART~3563_combout\);

-- Location: LCCOMB_X62_Y31_N2
\u_RX|MEM_UART~3564\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3564_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3563_combout\ & ((\u_RX|MEM_UART~776_q\))) # (!\u_RX|MEM_UART~3563_combout\ & (\u_RX|MEM_UART~744_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~744_q\,
	datab => \u_RX|MEM_UART~776_q\,
	datac => \i_log_ADDR[3]~input_o\,
	datad => \u_RX|MEM_UART~3563_combout\,
	combout => \u_RX|MEM_UART~3564_combout\);

-- Location: LCCOMB_X62_Y32_N18
\u_RX|MEM_UART~3567\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3567_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3564_combout\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3566_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3564_combout\,
	combout => \u_RX|MEM_UART~3567_combout\);

-- Location: FF_X60_Y33_N29
\u_RX|MEM_UART~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3945_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1768_q\);

-- Location: FF_X61_Y32_N9
\u_RX|MEM_UART~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3948_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1800_q\);

-- Location: LCCOMB_X64_Y36_N6
\u_RX|MEM_UART~1736feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1736feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1736feeder_combout\);

-- Location: FF_X64_Y36_N7
\u_RX|MEM_UART~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1736feeder_combout\,
	ena => \u_RX|MEM_UART~3946_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1736_q\);

-- Location: FF_X64_Y36_N25
\u_RX|MEM_UART~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3947_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1704_q\);

-- Location: LCCOMB_X64_Y36_N24
\u_RX|MEM_UART~3568\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3568_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~1736_q\) # ((\i_log_ADDR[3]~input_o\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~1704_q\ & !\i_log_ADDR[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1736_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1704_q\,
	datad => \i_log_ADDR[3]~input_o\,
	combout => \u_RX|MEM_UART~3568_combout\);

-- Location: LCCOMB_X61_Y32_N8
\u_RX|MEM_UART~3569\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3569_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3568_combout\ & ((\u_RX|MEM_UART~1800_q\))) # (!\u_RX|MEM_UART~3568_combout\ & (\u_RX|MEM_UART~1768_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1768_q\,
	datac => \u_RX|MEM_UART~1800_q\,
	datad => \u_RX|MEM_UART~3568_combout\,
	combout => \u_RX|MEM_UART~3569_combout\);

-- Location: LCCOMB_X62_Y35_N20
\u_RX|MEM_UART~1224feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1224feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1224feeder_combout\);

-- Location: FF_X62_Y35_N21
\u_RX|MEM_UART~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1224feeder_combout\,
	ena => \u_RX|MEM_UART~3757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1224_q\);

-- Location: FF_X64_Y33_N31
\u_RX|MEM_UART~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1192_q\);

-- Location: LCCOMB_X57_Y33_N8
\u_RX|MEM_UART~1256feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1256feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1256feeder_combout\);

-- Location: FF_X57_Y33_N9
\u_RX|MEM_UART~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1256feeder_combout\,
	ena => \u_RX|MEM_UART~3726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1256_q\);

-- Location: LCCOMB_X64_Y33_N30
\u_RX|MEM_UART~3561\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3561_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1256_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1192_q\,
	datad => \u_RX|MEM_UART~1256_q\,
	combout => \u_RX|MEM_UART~3561_combout\);

-- Location: FF_X62_Y32_N29
\u_RX|MEM_UART~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3789_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1288_q\);

-- Location: LCCOMB_X62_Y32_N28
\u_RX|MEM_UART~3562\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3562_combout\ = (\u_RX|MEM_UART~3561_combout\ & (((\u_RX|MEM_UART~1288_q\) # (!\i_log_ADDR[2]~input_o\)))) # (!\u_RX|MEM_UART~3561_combout\ & (\u_RX|MEM_UART~1224_q\ & ((\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1224_q\,
	datab => \u_RX|MEM_UART~3561_combout\,
	datac => \u_RX|MEM_UART~1288_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3562_combout\);

-- Location: LCCOMB_X62_Y32_N24
\u_RX|MEM_UART~3570\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3570_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3567_combout\ & (\u_RX|MEM_UART~3569_combout\)) # (!\u_RX|MEM_UART~3567_combout\ & ((\u_RX|MEM_UART~3562_combout\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3567_combout\,
	datac => \u_RX|MEM_UART~3569_combout\,
	datad => \u_RX|MEM_UART~3562_combout\,
	combout => \u_RX|MEM_UART~3570_combout\);

-- Location: LCCOMB_X52_Y39_N24
\u_RX|MEM_UART~216feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~216feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~216feeder_combout\);

-- Location: FF_X52_Y39_N25
\u_RX|MEM_UART~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~216feeder_combout\,
	ena => \u_RX|MEM_UART~3896_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~216_q\);

-- Location: FF_X62_Y42_N27
\u_RX|MEM_UART~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3904_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~152_q\);

-- Location: LCCOMB_X62_Y42_N26
\u_RX|MEM_UART~3575\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3575_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~216_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~152_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~216_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~152_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3575_combout\);

-- Location: FF_X57_Y38_N15
\u_RX|MEM_UART~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3908_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~248_q\);

-- Location: LCCOMB_X64_Y39_N2
\u_RX|MEM_UART~184feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~184feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~184feeder_combout\);

-- Location: FF_X64_Y39_N3
\u_RX|MEM_UART~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~184feeder_combout\,
	ena => \u_RX|MEM_UART~3900_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~184_q\);

-- Location: LCCOMB_X57_Y38_N14
\u_RX|MEM_UART~3576\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3576_combout\ = (\u_RX|MEM_UART~3575_combout\ & (((\u_RX|MEM_UART~248_q\)) # (!\i_log_ADDR[2]~input_o\))) # (!\u_RX|MEM_UART~3575_combout\ & (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~184_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3575_combout\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~248_q\,
	datad => \u_RX|MEM_UART~184_q\,
	combout => \u_RX|MEM_UART~3576_combout\);

-- Location: LCCOMB_X66_Y38_N8
\u_RX|MEM_UART~696feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~696feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~696feeder_combout\);

-- Location: FF_X66_Y38_N9
\u_RX|MEM_UART~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~696feeder_combout\,
	ena => \u_RX|MEM_UART~3848_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~696_q\);

-- Location: FF_X60_Y34_N31
\u_RX|MEM_UART~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3853_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~664_q\);

-- Location: LCCOMB_X60_Y34_N30
\u_RX|MEM_UART~3573\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3573_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~696_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~696_q\,
	datac => \u_RX|MEM_UART~664_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3573_combout\);

-- Location: FF_X49_Y33_N27
\u_RX|MEM_UART~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3856_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~760_q\);

-- Location: LCCOMB_X50_Y35_N26
\u_RX|MEM_UART~728feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~728feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~728feeder_combout\);

-- Location: FF_X50_Y35_N27
\u_RX|MEM_UART~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~728feeder_combout\,
	ena => \u_RX|MEM_UART~3845_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~728_q\);

-- Location: LCCOMB_X49_Y33_N26
\u_RX|MEM_UART~3574\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3574_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3573_combout\ & (\u_RX|MEM_UART~760_q\)) # (!\u_RX|MEM_UART~3573_combout\ & ((\u_RX|MEM_UART~728_q\))))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~3573_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~3573_combout\,
	datac => \u_RX|MEM_UART~760_q\,
	datad => \u_RX|MEM_UART~728_q\,
	combout => \u_RX|MEM_UART~3574_combout\);

-- Location: LCCOMB_X50_Y38_N2
\u_RX|MEM_UART~3577\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3577_combout\ = (\i_log_ADDR[7]~input_o\ & (((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & ((\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3574_combout\))) # (!\i_log_ADDR[6]~input_o\ & (\u_RX|MEM_UART~3576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3576_combout\,
	datac => \i_log_ADDR[6]~input_o\,
	datad => \u_RX|MEM_UART~3574_combout\,
	combout => \u_RX|MEM_UART~3577_combout\);

-- Location: FF_X61_Y40_N17
\u_RX|MEM_UART~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3955_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1688_q\);

-- Location: LCCOMB_X62_Y39_N4
\u_RX|MEM_UART~1720feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1720feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1720feeder_combout\);

-- Location: FF_X62_Y39_N5
\u_RX|MEM_UART~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1720feeder_combout\,
	ena => \u_RX|MEM_UART~3954_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1720_q\);

-- Location: LCCOMB_X61_Y40_N16
\u_RX|MEM_UART~3578\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3578_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1720_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1688_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1688_q\,
	datad => \u_RX|MEM_UART~1720_q\,
	combout => \u_RX|MEM_UART~3578_combout\);

-- Location: FF_X54_Y40_N9
\u_RX|MEM_UART~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3956_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1784_q\);

-- Location: LCCOMB_X51_Y39_N16
\u_RX|MEM_UART~1752feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1752feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1752feeder_combout\);

-- Location: FF_X51_Y39_N17
\u_RX|MEM_UART~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1752feeder_combout\,
	ena => \u_RX|MEM_UART~3953_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1752_q\);

-- Location: LCCOMB_X54_Y40_N8
\u_RX|MEM_UART~3579\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3579_combout\ = (\u_RX|MEM_UART~3578_combout\ & (((\u_RX|MEM_UART~1784_q\)) # (!\i_log_ADDR[3]~input_o\))) # (!\u_RX|MEM_UART~3578_combout\ & (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1752_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3578_combout\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1784_q\,
	datad => \u_RX|MEM_UART~1752_q\,
	combout => \u_RX|MEM_UART~3579_combout\);

-- Location: FF_X62_Y40_N11
\u_RX|MEM_UART~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1176_q\);

-- Location: LCCOMB_X47_Y39_N20
\u_RX|MEM_UART~1240feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1240feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1240feeder_combout\);

-- Location: FF_X47_Y39_N21
\u_RX|MEM_UART~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1240feeder_combout\,
	ena => \u_RX|MEM_UART~3739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1240_q\);

-- Location: LCCOMB_X62_Y40_N10
\u_RX|MEM_UART~3571\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3571_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1240_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1176_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1176_q\,
	datad => \u_RX|MEM_UART~1240_q\,
	combout => \u_RX|MEM_UART~3571_combout\);

-- Location: FF_X56_Y39_N27
\u_RX|MEM_UART~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3793_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1272_q\);

-- Location: LCCOMB_X59_Y39_N0
\u_RX|MEM_UART~1208feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1208feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1208feeder_combout\);

-- Location: FF_X59_Y39_N1
\u_RX|MEM_UART~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1208feeder_combout\,
	ena => \u_RX|MEM_UART~3758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1208_q\);

-- Location: LCCOMB_X56_Y39_N26
\u_RX|MEM_UART~3572\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3572_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3571_combout\ & (\u_RX|MEM_UART~1272_q\)) # (!\u_RX|MEM_UART~3571_combout\ & ((\u_RX|MEM_UART~1208_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3571_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3571_combout\,
	datac => \u_RX|MEM_UART~1272_q\,
	datad => \u_RX|MEM_UART~1208_q\,
	combout => \u_RX|MEM_UART~3572_combout\);

-- Location: LCCOMB_X54_Y40_N18
\u_RX|MEM_UART~3580\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3580_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3577_combout\ & (\u_RX|MEM_UART~3579_combout\)) # (!\u_RX|MEM_UART~3577_combout\ & ((\u_RX|MEM_UART~3572_combout\))))) # (!\i_log_ADDR[7]~input_o\ & (\u_RX|MEM_UART~3577_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3577_combout\,
	datac => \u_RX|MEM_UART~3579_combout\,
	datad => \u_RX|MEM_UART~3572_combout\,
	combout => \u_RX|MEM_UART~3580_combout\);

-- Location: LCCOMB_X54_Y40_N4
\u_RX|MEM_UART~3581\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3581_combout\ = (\i_log_ADDR[0]~input_o\ & (((\i_log_ADDR[1]~input_o\)))) # (!\i_log_ADDR[0]~input_o\ & ((\i_log_ADDR[1]~input_o\ & (\u_RX|MEM_UART~3570_combout\)) # (!\i_log_ADDR[1]~input_o\ & ((\u_RX|MEM_UART~3580_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3570_combout\,
	datab => \i_log_ADDR[0]~input_o\,
	datac => \i_log_ADDR[1]~input_o\,
	datad => \u_RX|MEM_UART~3580_combout\,
	combout => \u_RX|MEM_UART~3581_combout\);

-- Location: LCCOMB_X55_Y42_N30
\u_RX|MEM_UART~1264feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1264feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1264feeder_combout\);

-- Location: FF_X55_Y42_N31
\u_RX|MEM_UART~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1264feeder_combout\,
	ena => \u_RX|MEM_UART~3745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1264_q\);

-- Location: FF_X64_Y40_N29
\u_RX|MEM_UART~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1200_q\);

-- Location: LCCOMB_X64_Y40_N28
\u_RX|MEM_UART~3584\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3584_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~1264_q\) # ((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~1200_q\ & !\i_log_ADDR[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1264_q\,
	datac => \u_RX|MEM_UART~1200_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3584_combout\);

-- Location: FF_X58_Y40_N23
\u_RX|MEM_UART~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3795_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1296_q\);

-- Location: LCCOMB_X61_Y39_N0
\u_RX|MEM_UART~1232feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1232feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1232feeder_combout\);

-- Location: FF_X61_Y39_N1
\u_RX|MEM_UART~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1232feeder_combout\,
	ena => \u_RX|MEM_UART~3759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1232_q\);

-- Location: LCCOMB_X58_Y40_N22
\u_RX|MEM_UART~3585\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3585_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3584_combout\ & (\u_RX|MEM_UART~1296_q\)) # (!\u_RX|MEM_UART~3584_combout\ & ((\u_RX|MEM_UART~1232_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3584_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3584_combout\,
	datac => \u_RX|MEM_UART~1296_q\,
	datad => \u_RX|MEM_UART~1232_q\,
	combout => \u_RX|MEM_UART~3585_combout\);

-- Location: FF_X60_Y40_N25
\u_RX|MEM_UART~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3905_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~176_q\);

-- Location: LCCOMB_X52_Y39_N18
\u_RX|MEM_UART~240feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~240feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~240feeder_combout\);

-- Location: FF_X52_Y39_N19
\u_RX|MEM_UART~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~240feeder_combout\,
	ena => \u_RX|MEM_UART~3897_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~240_q\);

-- Location: LCCOMB_X60_Y40_N24
\u_RX|MEM_UART~3586\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3586_combout\ = (\i_log_ADDR[2]~input_o\ & (\i_log_ADDR[3]~input_o\)) # (!\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~240_q\))) # (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~176_q\,
	datad => \u_RX|MEM_UART~240_q\,
	combout => \u_RX|MEM_UART~3586_combout\);

-- Location: FF_X59_Y42_N27
\u_RX|MEM_UART~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3909_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~272_q\);

-- Location: LCCOMB_X66_Y39_N8
\u_RX|MEM_UART~208feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~208feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~208feeder_combout\);

-- Location: FF_X66_Y39_N9
\u_RX|MEM_UART~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~208feeder_combout\,
	ena => \u_RX|MEM_UART~3901_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~208_q\);

-- Location: LCCOMB_X59_Y42_N26
\u_RX|MEM_UART~3587\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3587_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3586_combout\ & (\u_RX|MEM_UART~272_q\)) # (!\u_RX|MEM_UART~3586_combout\ & ((\u_RX|MEM_UART~208_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3586_combout\,
	datac => \u_RX|MEM_UART~272_q\,
	datad => \u_RX|MEM_UART~208_q\,
	combout => \u_RX|MEM_UART~3587_combout\);

-- Location: LCCOMB_X62_Y42_N20
\u_RX|MEM_UART~3588\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3588_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3585_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3587_combout\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[7]~input_o\,
	datab => \u_RX|MEM_UART~3585_combout\,
	datac => \u_RX|MEM_UART~3587_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3588_combout\);

-- Location: LCCOMB_X60_Y42_N10
\u_RX|MEM_UART~1776feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1776feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1776feeder_combout\);

-- Location: FF_X60_Y42_N11
\u_RX|MEM_UART~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1776feeder_combout\,
	ena => \u_RX|MEM_UART~3958_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1776_q\);

-- Location: FF_X59_Y40_N9
\u_RX|MEM_UART~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3960_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1808_q\);

-- Location: FF_X60_Y42_N1
\u_RX|MEM_UART~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3959_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1712_q\);

-- Location: LCCOMB_X62_Y41_N26
\u_RX|MEM_UART~1744feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1744feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1744feeder_combout\);

-- Location: FF_X62_Y41_N27
\u_RX|MEM_UART~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1744feeder_combout\,
	ena => \u_RX|MEM_UART~3957_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1744_q\);

-- Location: LCCOMB_X60_Y42_N0
\u_RX|MEM_UART~3589\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3589_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1744_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1712_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1712_q\,
	datad => \u_RX|MEM_UART~1744_q\,
	combout => \u_RX|MEM_UART~3589_combout\);

-- Location: LCCOMB_X59_Y40_N8
\u_RX|MEM_UART~3590\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3590_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3589_combout\ & ((\u_RX|MEM_UART~1808_q\))) # (!\u_RX|MEM_UART~3589_combout\ & (\u_RX|MEM_UART~1776_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~1776_q\,
	datac => \u_RX|MEM_UART~1808_q\,
	datad => \u_RX|MEM_UART~3589_combout\,
	combout => \u_RX|MEM_UART~3590_combout\);

-- Location: LCCOMB_X54_Y38_N14
\u_RX|MEM_UART~752feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~752feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~752feeder_combout\);

-- Location: FF_X54_Y38_N15
\u_RX|MEM_UART~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~752feeder_combout\,
	ena => \u_RX|MEM_UART~3865_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~752_q\);

-- Location: FF_X59_Y34_N15
\u_RX|MEM_UART~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3872_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~784_q\);

-- Location: LCCOMB_X67_Y38_N0
\u_RX|MEM_UART~720feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~720feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~720feeder_combout\);

-- Location: FF_X67_Y38_N1
\u_RX|MEM_UART~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~720feeder_combout\,
	ena => \u_RX|MEM_UART~3860_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~720_q\);

-- Location: FF_X60_Y34_N25
\u_RX|MEM_UART~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3869_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~688_q\);

-- Location: LCCOMB_X60_Y34_N24
\u_RX|MEM_UART~3582\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3582_combout\ = (\i_log_ADDR[3]~input_o\ & (((\i_log_ADDR[2]~input_o\)))) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~720_q\)) # (!\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~688_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \u_RX|MEM_UART~720_q\,
	datac => \u_RX|MEM_UART~688_q\,
	datad => \i_log_ADDR[2]~input_o\,
	combout => \u_RX|MEM_UART~3582_combout\);

-- Location: LCCOMB_X59_Y34_N14
\u_RX|MEM_UART~3583\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3583_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3582_combout\ & ((\u_RX|MEM_UART~784_q\))) # (!\u_RX|MEM_UART~3582_combout\ & (\u_RX|MEM_UART~752_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~752_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~784_q\,
	datad => \u_RX|MEM_UART~3582_combout\,
	combout => \u_RX|MEM_UART~3583_combout\);

-- Location: LCCOMB_X58_Y42_N0
\u_RX|MEM_UART~3591\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3591_combout\ = (\u_RX|MEM_UART~3588_combout\ & (((\u_RX|MEM_UART~3590_combout\)) # (!\i_log_ADDR[6]~input_o\))) # (!\u_RX|MEM_UART~3588_combout\ & (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3588_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~3590_combout\,
	datad => \u_RX|MEM_UART~3583_combout\,
	combout => \u_RX|MEM_UART~3591_combout\);

-- Location: LCCOMB_X52_Y41_N0
\u_RX|MEM_UART~736feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~736feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~736feeder_combout\);

-- Location: FF_X52_Y41_N1
\u_RX|MEM_UART~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~736feeder_combout\,
	ena => \u_RX|MEM_UART~3833_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~736_q\);

-- Location: FF_X50_Y41_N21
\u_RX|MEM_UART~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3840_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~768_q\);

-- Location: FF_X56_Y41_N9
\u_RX|MEM_UART~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3837_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~672_q\);

-- Location: LCCOMB_X66_Y41_N22
\u_RX|MEM_UART~704feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~704feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~704feeder_combout\);

-- Location: FF_X66_Y41_N23
\u_RX|MEM_UART~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~704feeder_combout\,
	ena => \u_RX|MEM_UART~3828_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~704_q\);

-- Location: LCCOMB_X56_Y41_N8
\u_RX|MEM_UART~3551\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3551_combout\ = (\i_log_ADDR[3]~input_o\ & (\i_log_ADDR[2]~input_o\)) # (!\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~704_q\))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~672_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~672_q\,
	datad => \u_RX|MEM_UART~704_q\,
	combout => \u_RX|MEM_UART~3551_combout\);

-- Location: LCCOMB_X50_Y41_N20
\u_RX|MEM_UART~3552\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3552_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3551_combout\ & ((\u_RX|MEM_UART~768_q\))) # (!\u_RX|MEM_UART~3551_combout\ & (\u_RX|MEM_UART~736_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~736_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~768_q\,
	datad => \u_RX|MEM_UART~3551_combout\,
	combout => \u_RX|MEM_UART~3552_combout\);

-- Location: LCCOMB_X60_Y39_N4
\u_RX|MEM_UART~1216feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1216feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1216feeder_combout\);

-- Location: FF_X60_Y39_N5
\u_RX|MEM_UART~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1216feeder_combout\,
	ena => \u_RX|MEM_UART~3756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1216_q\);

-- Location: FF_X57_Y43_N15
\u_RX|MEM_UART~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3791_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1280_q\);

-- Location: FF_X57_Y40_N19
\u_RX|MEM_UART~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1184_q\);

-- Location: LCCOMB_X56_Y40_N10
\u_RX|MEM_UART~1248feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1248feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1248feeder_combout\);

-- Location: FF_X56_Y40_N11
\u_RX|MEM_UART~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1248feeder_combout\,
	ena => \u_RX|MEM_UART~3735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1248_q\);

-- Location: LCCOMB_X57_Y40_N18
\u_RX|MEM_UART~3553\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3553_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~1248_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~1184_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1184_q\,
	datad => \u_RX|MEM_UART~1248_q\,
	combout => \u_RX|MEM_UART~3553_combout\);

-- Location: LCCOMB_X57_Y43_N14
\u_RX|MEM_UART~3554\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3554_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3553_combout\ & ((\u_RX|MEM_UART~1280_q\))) # (!\u_RX|MEM_UART~3553_combout\ & (\u_RX|MEM_UART~1216_q\)))) # (!\i_log_ADDR[2]~input_o\ & (((\u_RX|MEM_UART~3553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1216_q\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~1280_q\,
	datad => \u_RX|MEM_UART~3553_combout\,
	combout => \u_RX|MEM_UART~3554_combout\);

-- Location: FF_X57_Y40_N1
\u_RX|MEM_UART~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3903_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~160_q\);

-- Location: LCCOMB_X56_Y40_N8
\u_RX|MEM_UART~224feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~224feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~224feeder_combout\);

-- Location: FF_X56_Y40_N9
\u_RX|MEM_UART~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~224feeder_combout\,
	ena => \u_RX|MEM_UART~3895_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~224_q\);

-- Location: LCCOMB_X57_Y40_N0
\u_RX|MEM_UART~3555\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3555_combout\ = (\i_log_ADDR[3]~input_o\ & ((\i_log_ADDR[2]~input_o\) # ((\u_RX|MEM_UART~224_q\)))) # (!\i_log_ADDR[3]~input_o\ & (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~160_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[3]~input_o\,
	datab => \i_log_ADDR[2]~input_o\,
	datac => \u_RX|MEM_UART~160_q\,
	datad => \u_RX|MEM_UART~224_q\,
	combout => \u_RX|MEM_UART~3555_combout\);

-- Location: FF_X61_Y43_N11
\u_RX|MEM_UART~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3906_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~256_q\);

-- Location: LCCOMB_X66_Y41_N16
\u_RX|MEM_UART~192feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~192feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~192feeder_combout\);

-- Location: FF_X66_Y41_N17
\u_RX|MEM_UART~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~192feeder_combout\,
	ena => \u_RX|MEM_UART~3898_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~192_q\);

-- Location: LCCOMB_X61_Y43_N10
\u_RX|MEM_UART~3556\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3556_combout\ = (\i_log_ADDR[2]~input_o\ & ((\u_RX|MEM_UART~3555_combout\ & (\u_RX|MEM_UART~256_q\)) # (!\u_RX|MEM_UART~3555_combout\ & ((\u_RX|MEM_UART~192_q\))))) # (!\i_log_ADDR[2]~input_o\ & (\u_RX|MEM_UART~3555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \u_RX|MEM_UART~3555_combout\,
	datac => \u_RX|MEM_UART~256_q\,
	datad => \u_RX|MEM_UART~192_q\,
	combout => \u_RX|MEM_UART~3556_combout\);

-- Location: LCCOMB_X58_Y43_N22
\u_RX|MEM_UART~3557\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3557_combout\ = (\i_log_ADDR[7]~input_o\ & ((\u_RX|MEM_UART~3554_combout\) # ((\i_log_ADDR[6]~input_o\)))) # (!\i_log_ADDR[7]~input_o\ & (((\u_RX|MEM_UART~3556_combout\ & !\i_log_ADDR[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3554_combout\,
	datab => \i_log_ADDR[7]~input_o\,
	datac => \u_RX|MEM_UART~3556_combout\,
	datad => \i_log_ADDR[6]~input_o\,
	combout => \u_RX|MEM_UART~3557_combout\);

-- Location: LCCOMB_X59_Y43_N30
\u_RX|MEM_UART~1760feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1760feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1760feeder_combout\);

-- Location: FF_X59_Y43_N31
\u_RX|MEM_UART~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1760feeder_combout\,
	ena => \u_RX|MEM_UART~3950_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1760_q\);

-- Location: FF_X58_Y43_N29
\u_RX|MEM_UART~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3952_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1792_q\);

-- Location: FF_X59_Y43_N29
\u_RX|MEM_UART~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	asdata => \u_RX|r_DATA_BUFFER\(8),
	sload => VCC,
	ena => \u_RX|MEM_UART~3951_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1696_q\);

-- Location: LCCOMB_X60_Y39_N26
\u_RX|MEM_UART~1728feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~1728feeder_combout\ = \u_RX|r_DATA_BUFFER\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_RX|r_DATA_BUFFER\(8),
	combout => \u_RX|MEM_UART~1728feeder_combout\);

-- Location: FF_X60_Y39_N27
\u_RX|MEM_UART~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_CLOCK~inputclkctrl_outclk\,
	d => \u_RX|MEM_UART~1728feeder_combout\,
	ena => \u_RX|MEM_UART~3949_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_RX|MEM_UART~1728_q\);

-- Location: LCCOMB_X59_Y43_N28
\u_RX|MEM_UART~3558\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3558_combout\ = (\i_log_ADDR[2]~input_o\ & ((\i_log_ADDR[3]~input_o\) # ((\u_RX|MEM_UART~1728_q\)))) # (!\i_log_ADDR[2]~input_o\ & (!\i_log_ADDR[3]~input_o\ & (\u_RX|MEM_UART~1696_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_log_ADDR[2]~input_o\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1696_q\,
	datad => \u_RX|MEM_UART~1728_q\,
	combout => \u_RX|MEM_UART~3558_combout\);

-- Location: LCCOMB_X58_Y43_N28
\u_RX|MEM_UART~3559\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3559_combout\ = (\i_log_ADDR[3]~input_o\ & ((\u_RX|MEM_UART~3558_combout\ & ((\u_RX|MEM_UART~1792_q\))) # (!\u_RX|MEM_UART~3558_combout\ & (\u_RX|MEM_UART~1760_q\)))) # (!\i_log_ADDR[3]~input_o\ & (((\u_RX|MEM_UART~3558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~1760_q\,
	datab => \i_log_ADDR[3]~input_o\,
	datac => \u_RX|MEM_UART~1792_q\,
	datad => \u_RX|MEM_UART~3558_combout\,
	combout => \u_RX|MEM_UART~3559_combout\);

-- Location: LCCOMB_X58_Y43_N26
\u_RX|MEM_UART~3560\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3560_combout\ = (\i_log_ADDR[6]~input_o\ & ((\u_RX|MEM_UART~3557_combout\ & ((\u_RX|MEM_UART~3559_combout\))) # (!\u_RX|MEM_UART~3557_combout\ & (\u_RX|MEM_UART~3552_combout\)))) # (!\i_log_ADDR[6]~input_o\ & 
-- (((\u_RX|MEM_UART~3557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3552_combout\,
	datab => \i_log_ADDR[6]~input_o\,
	datac => \u_RX|MEM_UART~3557_combout\,
	datad => \u_RX|MEM_UART~3559_combout\,
	combout => \u_RX|MEM_UART~3560_combout\);

-- Location: LCCOMB_X58_Y43_N20
\u_RX|MEM_UART~3592\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3592_combout\ = (\u_RX|MEM_UART~3581_combout\ & ((\u_RX|MEM_UART~3591_combout\) # ((!\i_log_ADDR[0]~input_o\)))) # (!\u_RX|MEM_UART~3581_combout\ & (((\u_RX|MEM_UART~3560_combout\ & \i_log_ADDR[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3581_combout\,
	datab => \u_RX|MEM_UART~3591_combout\,
	datac => \u_RX|MEM_UART~3560_combout\,
	datad => \i_log_ADDR[0]~input_o\,
	combout => \u_RX|MEM_UART~3592_combout\);

-- Location: LCCOMB_X61_Y43_N6
\u_RX|MEM_UART~3720\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u_RX|MEM_UART~3720_combout\ = (\u_RX|MEM_UART~3677_combout\ & ((\u_RX|MEM_UART~3719_combout\) # ((!\i_log_ADDR[4]~input_o\)))) # (!\u_RX|MEM_UART~3677_combout\ & (((\u_RX|MEM_UART~3592_combout\ & \i_log_ADDR[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_RX|MEM_UART~3719_combout\,
	datab => \u_RX|MEM_UART~3677_combout\,
	datac => \u_RX|MEM_UART~3592_combout\,
	datad => \i_log_ADDR[4]~input_o\,
	combout => \u_RX|MEM_UART~3720_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_o_TX <= \o_TX~output_o\;

ww_o_sig_CRRP_DATA <= \o_sig_CRRP_DATA~output_o\;

ww_o_sig_RX_BUSY <= \o_sig_RX_BUSY~output_o\;

ww_o_sig_TX_BUSY <= \o_sig_TX_BUSY~output_o\;

ww_o_DATA_OUT(0) <= \o_DATA_OUT[0]~output_o\;

ww_o_DATA_OUT(1) <= \o_DATA_OUT[1]~output_o\;

ww_o_DATA_OUT(2) <= \o_DATA_OUT[2]~output_o\;

ww_o_DATA_OUT(3) <= \o_DATA_OUT[3]~output_o\;

ww_o_DATA_OUT(4) <= \o_DATA_OUT[4]~output_o\;

ww_o_DATA_OUT(5) <= \o_DATA_OUT[5]~output_o\;

ww_o_DATA_OUT(6) <= \o_DATA_OUT[6]~output_o\;

ww_o_DATA_OUT(7) <= \o_DATA_OUT[7]~output_o\;
END structure;


