INFO: [VRFC 10-163] Analyzing VHDL file "D:/Xilinx-projekty/Rotoped/Rotoped.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
