// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#pragma once

/// @file Dynamic pipeline state for AMDGPU memory instructions.
///
/// These are plain data containers attached to instructions via the
/// DynamicInstState slot on the Instruction base class. The memory
/// pipeline subclasses own the initiate/complete logic that operates
/// on this state.

#include "rocjitsu/isa/arch/amdgpu/shared/scalar_operand_selectors.h"
#include "rocjitsu/isa/instruction.h"
#include "rocjitsu/vm/amdgpu/atomic_op.h"
#include "rocjitsu/vm/amdgpu/buffer_format.h"
#include "rocjitsu/vm/amdgpu/gpu_vm.h"
#include "rocjitsu/vm/amdgpu/mtype.h"
#include "rocjitsu/vm/amdgpu/wait_counters.h"

#include <algorithm>
#include <array>
#include <cassert>
#include <cstddef>
#include <cstdint>
#include <memory>
#include <optional>
#include <span>
#include <vector>

namespace rocjitsu {
namespace amdgpu {

class GsRegisters;

/// gfx1250 cluster async-to-LDS uses the low M0 bits as a destination
/// workgroup-rank mask. Dispatch validation keeps cluster size within this
/// architectural mask width.
constexpr uint32_t kClusterMulticastMaskBits = 16;
constexpr uint32_t kClusterMulticastMask = (1u << kClusterMulticastMaskBits) - 1u;

constexpr uint32_t cluster_multicast_rank_mask(uint32_t cluster_rank) {
  return cluster_rank < kClusterMulticastMaskBits ? (1u << cluster_rank) : 0u;
}

/// @brief Pipeline routing tags for AMDGPU memory instructions.
enum MemPipelineTag : uint8_t {
  SCALAR_MEM = 1,
  GLOBAL_MEM = 2,
  LOCAL_MEM = 3,
  TENSOR_DMA = 4,
};

/// @brief One physical-transfer request prepared from a vector memory operation.
struct TranslatedMemoryRequest {
  uint64_t address = 0;
  uint32_t data_offset = 0;
  uint32_t size = 0;
};

/// @brief Retry state retained by a prepared translated memory instruction.
///
/// @details The operation-scoped VM snapshot prevents a root replacement from
/// splitting one instruction across translation epochs. Request and byte cursors
/// advance only after completed backing operations, so retrying Unavailable does
/// not replay stores or already-completed lanes of a vector atomic.
class TranslatedMemoryProgress {
public:
  std::optional<GpuVmAccess> access;
  std::vector<TranslatedMemoryRequest> requests;
  std::size_t request_index = 0;
  std::size_t completed_bytes = 0;
  uint32_t atomic_lane = 0;
  uint64_t atomic_loaded_value = 0;
  bool initialized = false;
  bool atomic_loaded = false;
};

/// @brief Dynamic pipeline state for scalar memory instructions (SMEM).
class ScalarMemState : public DynamicInstState {
public:
  ScalarMemState() { tag_ = SCALAR_MEM; }
  uint64_t addr = 0;
  /// Architectural destination resolved and range-checked at issue time.
  ScalarRegisterRange dst_register;
  uint32_t num_dwords = 0;
  uint32_t elem_size = 4;
  bool sign_extend = false;
  bool is_load = true;
  Mtype mtype = Mtype::RW;
  WaitCounterType wait_counter_type = WaitCounterType::LGKMCNT;
  uint16_t load_dword_mask = 0xffff;
  uint32_t response_data[16] = {};
  uint32_t store_data[16] = {};
  TranslatedMemoryProgress translated;
};

/// @brief Per-element vector-memory lane masks with inline storage for the
/// common one-to-four-element access widths.
class ElementLaneMasks {
public:
  static constexpr size_t kInlineCapacity = 4;

  [[nodiscard]] bool empty() const { return size_ == 0; }
  [[nodiscard]] size_t size() const { return size_; }

  void clear() {
    size_ = 0;
    overflow_.clear();
  }

  void assign(size_t count, uint64_t value) {
    if (count <= kInlineCapacity) {
      overflow_.clear();
      for (size_t i = 0; i < count; ++i)
        inline_[i] = value;
      size_ = count;
      return;
    }
    overflow_.assign(count, value);
    size_ = count;
  }

  uint64_t &operator[](size_t index) {
    assert(index < size_);
    return data()[index];
  }

  const uint64_t &operator[](size_t index) const {
    assert(index < size_);
    return data()[index];
  }

  [[nodiscard]] std::span<const uint64_t> view() const { return {data(), size_}; }

private:
  [[nodiscard]] uint64_t *data() {
    return size_ <= kInlineCapacity ? inline_.data() : overflow_.data();
  }

  [[nodiscard]] const uint64_t *data() const {
    return size_ <= kInlineCapacity ? inline_.data() : overflow_.data();
  }

  std::array<uint64_t, kInlineCapacity> inline_{};
  std::vector<uint64_t> overflow_;
  size_t size_ = 0;
};

/// @brief Surface metadata needed to materialize image clears in the memory pipeline.
struct ImageMetadataAccess {
  uint64_t base = 0, metadata = 0, slice_size = 0;
  uint32_t width = 0, height = 0, swizzle = 0;
  bool pipe_aligned = true;
  bool depth = false;
  uint32_t mip_levels = 1;
  /// Absolute mip selected by each lane, or by each filter tap when sampling.
  std::array<uint8_t, 64> levels{};
  std::vector<std::array<uint8_t, 64>> tap_levels;
  /// Per-lane x in bits 0-15 and y in bits 16-31.
  std::array<uint32_t, 64> coordinates{};
  /// Per-lane absolute array layer, including the descriptor view start.
  std::array<uint32_t, 64> layers{};
};

/// @brief Texel requests and interpolation weights captured at sample issue time.
struct ImageSampleAccess {
  struct Comparison {
    std::array<float, 64> references{};
    uint32_t function = 0;
  };
  std::unique_ptr<Comparison> comparison;
  bool gather = false;
  bool horizontal = false;
  static constexpr size_t kMaxFilters = 16;
  /// Two mips, four bilinear taps, and three texels at a cube corner.
  static constexpr size_t kMaxTaps = kMaxFilters * 2 * 4 * 3;
  struct Tap {
    std::array<uint64_t, 64> addresses{};
    /// Per-lane x in bits 0-15 and y in bits 16-31.
    std::array<uint32_t, 64> coordinates{};
    /// Per-lane absolute array layer, including the descriptor view start.
    std::array<uint32_t, 64> layers{};
    uint64_t lane_mask = 0;
  };
  struct Filter {
    /// XY interpolation fractions indexed by lane, mip, then axis.
    std::array<std::array<std::array<float, 2>, 2>, 64> fractions{};
    /// Bits identify bilinear taps averaged from three cube corner texels.
    std::array<std::array<uint8_t, 2>, 64> cube_corners{};
  };
  /// Reserve two mips of four bilinear taps; larger footprints grow on demand.
  std::vector<Tap> taps{8};
  /// Ordinary bilinear and trilinear requests retain one filter.
  std::vector<Filter> filters{1};
  /// Number of anisotropic footprint samples requested by each lane.
  std::array<uint32_t, 64> filter_counts{};
  std::array<float, 64> mip_fractions{};
  uint32_t tap_count = 1;
  /// Texel requests per footprint sample, including both mips and cube corners.
  uint32_t taps_per_filter = 1;
  /// One texel normally, or three when a bilinear tap crosses a cube corner.
  uint32_t texels_per_tap = 1;
  uint32_t border_color = 0;
};

/// @brief Dynamic pipeline state for vector memory instructions
/// (FLAT, MUBUF, MTBUF, MIMG, DS).
class VectorMemState : public DynamicInstState {
public:
  VectorMemState(MemPipelineTag pipeline) {
    tag_ = pipeline;
    wait_counter_type = (pipeline == LOCAL_MEM) ? WaitCounterType::LGKMCNT : WaitCounterType::VMCNT;
  }
  std::array<uint64_t, 64> per_lane_addr = {};
  uint64_t lane_mask = 0;
  /// Optional per-element lane validity for untyped DWORD-component bounds.
  /// Empty means every element uses lane_mask; otherwise the container has
  /// exactly num_elems masks and lane_mask is their union.
  ElementLaneMasks element_lane_masks;
  uint64_t exec_mask = 0; ///< Effective issue mask set by address calculation. This normally
                          ///< snapshots EXEC, but ISA exceptions may replace it (for example,
                          ///< CDNA5 DS transpose loads use an all-lanes mask), while
                          ///< architecturally ignored accesses clear it. Writeback zeroes OOB
                          ///< lanes (exec_mask & ~lane_mask).
  uint32_t wf_size = 64;  ///< Wavefront width (set from wavefront's wf_size()).
  uint32_t dst_reg_base = 0;
  uint32_t elem_size = 0;
  uint32_t num_elems = 0;
  bool is_load = true;
  Mtype mtype = Mtype::RW;
  WaitCounterType wait_counter_type = WaitCounterType::VMCNT;
  bool non_temporal = false;
  // Keep this outside Mtype: cluster loads force only the request-side vector
  // L1 lookup to miss, while mtype must still preserve the instruction/PTE
  // cacheability and response policy used by the downstream memory path.
  bool request_force_l1_bypass = false;
  bool sign_extend = false;
  // Formatted buffer transfers use elem_size bytes in memory and one full
  // VGPR per component, or packed halves for D16. Zero components selects
  // the ordinary memory path.
  uint32_t buffer_format = 0;
  BufferFormat decoded_buffer_format;
  BufferFormatEncoding buffer_format_encoding = BufferFormatEncoding::Gfx11;
  uint32_t buffer_selectors = 0;
  bool image_srgb = false;
  uint32_t image_bc_format = 0;
  std::array<uint8_t, 64> image_bc_texels{};
  // Every sampler instruction uses floating-point texel rules, including
  // nearest sampling without optional multi-tap image_sample state.
  bool image_sampling = false;
  std::unique_ptr<ImageMetadataAccess> image_metadata;
  std::unique_ptr<ImageSampleAccess> image_sample;
  uint32_t buffer_components = 0;
  bool buffer_d16 = false;
  // Some accesses use an interleaved ("swizzled") layout: consecutive units
  // of a lane are separated rather than contiguous. Units are 4 bytes for
  // scratch and GFX9 buffers, and 4 or 16 bytes for RDNA buffers.
  // Private scratch uses this layout so it matches what rocm-dbgapi reads, but
  // Buffer descriptors can independently request a similar layout for
  // ordinary global memory. When scratch_swizzle is set, per_lane_addr holds
  // the swizzled address of element 0 and scratch_addr_stride is the per-unit
  // destination-address stride; the register/LDS buffer indexing is unchanged.
  // See rocm-dbgapi memory.cpp private_swizzled conversion.
  // FLAT routing is per lane: one wave can mix private-aperture lanes with
  // global ones. scratch_lane_mask records exactly which lanes were swizzled,
  // so the stride is applied to those and not to their global neighbours.
  // For dedicated SCRATCH ops every active lane is private and this equals
  // lane_mask.
  bool scratch_swizzle = false;
  // True only when the swizzled addresses were derived from the wave's private
  // scratch backing. Layout alone does not imply scratch address-space
  // provenance: buffer SRD swizzling still addresses the SRD's global base.
  bool requires_scratch_backing = false;
  uint64_t scratch_lane_mask = 0;
  uint32_t scratch_addr_stride = 0;
  uint32_t scratch_swizzle_unit = 4; ///< Bytes per swizzle unit; RDNA buffers can use 16.
  // Low bits of the uniform address contribution applied after swizzling. The
  // cache walker subtracts this contribution when locating logical swizzle-unit
  // boundaries, while per_lane_addr remains the actual first-byte address.
  uint32_t scratch_addr_base_offset = 0;
  bool d16_hi = false; ///< D16_HI load: write upper 16 bits; preserve or zero lower per SRAM ECC.
  bool d16_lo = false; ///< D16 load: write lower 16 bits; preserve or zero upper per SRAM ECC.
  AtomicOp atomic_op = AtomicOp::NONE; ///< Atomic RMW operation (NONE for regular loads/stores).
  /// NGG counters use the DS completion path, but do not address LDS or GDS memory.
  std::shared_ptr<GsRegisters> gs_registers;
  uint32_t gs_register_index = 0;
  // DS packed atomics capture MODE.FP_DENORM16_64 at issue (CDNA5 ISA 12.2).
  // Rounding is fixed RNE; VALU FP16_OVFL does not apply. Preserve denormals
  // by default, including FLAT atomics routed to LDS through the shared
  // aperture (RDNA4 ISA MODE.FP_DENORM). Direct DS execution overrides this.
  uint32_t packed_denorm_mode = 3;
  /// Scalar atomic policies are captured at issue, before MODE can change.
  /// Separate LDS and L2 modes cover FLAT requests routed to either pipeline.
  uint32_t atomic_denorm_mode = 3;
  uint32_t atomic_lds_denorm_mode = 3;
  /// Older MIN/MAX compare flushed inputs but return the original selected bits.
  /// They also propagate signaling NaNs instead of treating them as missing numbers.
  bool atomic_legacy_minmax = true;
  /// L2 ADD on qualified RDNA4 targets selects the incoming NaN first.
  /// Indexed LDS has an independent source-first policy.
  bool atomic_source_nan_first = false;
  bool lds_dst = false; ///< Buffer load with LDS bit: write to LDS, not VGPRs.
  /// Reference LDS address for LDS-destination loads. For ordinary LDS-dst
  /// paths this may include the lane-0 destination offset. For cluster
  /// multicast this must be exactly Wavefront::lds_base(), the source WG
  /// allocation base; per-lane destination offsets are carried in
  /// per_lane_lds_addr.
  uint32_t lds_base = 0;
  bool lds_per_lane_addr = false; ///< Use per_lane_lds_addr for LDS destination addresses.
  std::array<uint32_t, 64> per_lane_lds_addr = {};
  bool cluster_multicast = false;  ///< Cluster async-to-LDS load: multicast LDS writes by M0 mask.
  uint32_t cluster_mcast_mask = 0; ///< Cluster workgroup destination mask captured at issue time.
  uint64_t issue_pc = 0;           ///< PC at which the instruction was issued (debug).
  // Snapshot dispatch identity at issue time for deferred trace output. The CU
  // is stable for the slot, so its path is materialized only inside log lambdas.
  uint32_t wg_id = 0; ///< Workgroup ID (for trace output).
  uint32_t wf_id = 0; ///< Wavefront ID within WG (for trace output).
  std::vector<uint8_t> response_data;
  std::vector<uint8_t> store_data;
  uint8_t transpose = 0; ///< Transpose-load kind (0=none, see ds_transpose.h).

  /// @brief DS dual-access support.
  ///
  /// When ds2_active is true, per_lane_addr holds the first access addresses
  /// and ds2_per_lane_addr holds the second. For ordinary loads and returning
  /// atomics, ds2_dst_reg_base is the VGPR base for the second result and the
  /// two response vectors preserve each access independently. For stores and
  /// atomics, ds2_store_data contains the second access payload.
  // LDS stack inputs are snapshotted in store_data; the second-result slot returns
  // the stack pointer. Flags: bit 0 = RDNA4, bit 1 = triangle pairs, bit 2 = primitive ranges.
  uint8_t lds_stack_inputs = 0, lds_stack_size = 0, lds_stack_flags = 0;
  bool ds2_active = false;
  std::array<uint64_t, 64> ds2_per_lane_addr = {};
  uint32_t ds2_dst_reg_base = 0;
  std::vector<uint8_t> ds2_store_data;
  std::vector<uint8_t> ds2_response_data;
  TranslatedMemoryProgress translated;

  /// Number of consecutive VGPRs written starting at dst_reg_base.
  [[nodiscard]] uint32_t destination_vgpr_count() const {
    if (buffer_components)
      return buffer_d16 ? (buffer_components + 1) / 2 : buffer_components;
    const uint32_t result_bytes = atomic_op == AtomicOp::NONE ? num_elems * elem_size : elem_size;
    constexpr uint32_t kBytesPerVgpr = sizeof(uint32_t);
    return std::max(1u, (result_bytes + kBytesPerVgpr - 1u) / kBytesPerVgpr);
  }

  /// Number of consecutive VGPRs written starting at ds2_dst_reg_base.
  /// LDS stack instructions return one pointer DWORD independently of the
  /// popped-node count. Ordinary DS dual-access results have equal widths.
  [[nodiscard]] uint32_t ds2_destination_vgpr_count() const {
    return lds_stack_inputs ? 1u : destination_vgpr_count();
  }
};

/// @brief Reject a vector-memory instruction before it reaches a memory pipeline.
/// @details Preserve exec_mask so normal load completion semantics treat every
/// denied lane as inactive/OOB, while clearing lane addresses and lane_mask so
/// no transaction or store reaches memory.
inline void reject_vector_memory_access(VectorMemState &state) {
  state.lane_mask = 0;
  state.per_lane_addr.fill(0);
}

} // namespace amdgpu
} // namespace rocjitsu
