 
set ::env(PROJECT_NAME) systemcaes_192
set ::env(DESIGN_TOP) aes192
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/systemcaes/rtl/verilog/aes192lowarea
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/systemcaes/rtl/verilog/aes192lowarea/aes192.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
