
*** Running vivado
    with args -log rhs_axi_tb_rhd_headstage_slave_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rhs_axi_tb_rhd_headstage_slave_1_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rhs_axi_tb_rhd_headstage_slave_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 454.598 ; gain = 160.320
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rhs_axi_tb_rhd_headstage_slave_1_0
Command: synth_design -top rhs_axi_tb_rhd_headstage_slave_1_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1843.480 ; gain = 339.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rhs_axi_tb_rhd_headstage_slave_1_0' [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/ip/rhs_axi_tb_rhd_headstage_slave_1_0/synth/rhs_axi_tb_rhd_headstage_slave_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rhd_headstage_slave' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhd_headstage_slave' (0#1) [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_axi_tb_rhd_headstage_slave_1_0' (0#1) [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.gen/sources_1/bd/rhs_axi_tb/ip/rhs_axi_tb_rhd_headstage_slave_1_0/synth/rhs_axi_tb_rhd_headstage_slave_1_0.v:53]
WARNING: [Synth 8-7129] Port MOSI in module rhd_headstage_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhd_headstage_slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.246 ; gain = 433.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.246 ; gain = 433.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1937.246 ; gain = 433.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1937.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2007.004 ; gain = 17.926
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2007.004 ; gain = 503.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2007.004 ; gain = 503.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2007.004 ; gain = 503.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2007.004 ; gain = 503.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port MOSI in module rhs_axi_tb_rhd_headstage_slave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLK in module rhs_axi_tb_rhd_headstage_slave_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2007.004 ; gain = 503.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2498.531 ; gain = 994.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2498.531 ; gain = 994.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2508.617 ; gain = 1004.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/clk_counter[1] with 1st driver pin 'inst/clk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/clk_counter[1] with 2nd driver pin 'inst/clk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/clk_counter[0] with 1st driver pin 'inst/clk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/clk_counter[0] with 2nd driver pin 'inst/clk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:19]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[4] with 1st driver pin 'inst/sclk_counter_reg[4]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[4] with 2nd driver pin 'inst/sclk_counter_reg[4]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[3] with 1st driver pin 'inst/sclk_counter_reg[3]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[3] with 2nd driver pin 'inst/sclk_counter_reg[3]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[2] with 1st driver pin 'inst/sclk_counter_reg[2]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[2] with 2nd driver pin 'inst/sclk_counter_reg[2]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[1] with 1st driver pin 'inst/sclk_counter_reg[1]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[1] with 2nd driver pin 'inst/sclk_counter_reg[1]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[0] with 1st driver pin 'inst/sclk_counter_reg[0]/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst/sclk_counter[0] with 2nd driver pin 'inst/sclk_counter_reg[0]__0/Q' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_headstage_slave.v:20]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        7|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     3|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     2|
|7     |LUT6   |     5|
|8     |MUXF7  |     2|
|9     |FDRE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2524.297 ; gain = 950.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2524.297 ; gain = 1020.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 67bd4dbc
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 5 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2562.035 ; gain = 2034.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhd_headstage_slave_1_0_synth_1/rhs_axi_tb_rhd_headstage_slave_1_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.runs/rhs_axi_tb_rhd_headstage_slave_1_0_synth_1/rhs_axi_tb_rhd_headstage_slave_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rhs_axi_tb_rhd_headstage_slave_1_0_utilization_synth.rpt -pb rhs_axi_tb_rhd_headstage_slave_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 14:02:59 2023...
