

Implementation tool: Xilinx Vivado v.2020.2
Project:             relu
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Wed Jan 27 01:36:52 +0800 2021

#=== Post-Implementation Resource usage ===
SLICE:          526
LUT:            995
FF:            2026
DSP:              0
BRAM:             2
SRL:             72
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.697
CP achieved post-implementation:    7.138
Timing met
