// Seed: 1298973442
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic   id_6;
  supply0 id_7;
  always @(id_6 or posedge id_5) begin
    id_7[1] <= 1;
  end
endmodule
