And Design
==========

```
Inputs: in1, in2;
Outputs: out;

Parts:
  nand NAND,
  not NOT;

Wires:
  in -> nand.in1,
  in -> nand.in2,
  nand.out -> not.in,
  not.out -> out;
```
