// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xratdecision.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XRatdecision_CfgInitialize(XRatdecision *InstancePtr, XRatdecision_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XRatdecision_Start(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL) & 0x80;
    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XRatdecision_IsDone(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XRatdecision_IsIdle(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XRatdecision_IsReady(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XRatdecision_EnableAutoRestart(XRatdecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XRatdecision_DisableAutoRestart(XRatdecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XRatdecision_Get_return(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XRatdecision_Set_reset_A_V(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_RESET_A_V_DATA, Data);
}

u32 XRatdecision_Get_reset_A_V(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_RESET_A_V_DATA);
    return Data;
}

void XRatdecision_Set_reset_V_V(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_RESET_V_V_DATA, Data);
}

u32 XRatdecision_Get_reset_V_V(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_RESET_V_V_DATA);
    return Data;
}

void XRatdecision_Set_reset_params_V(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_RESET_PARAMS_V_DATA, Data);
}

u32 XRatdecision_Get_reset_params_V(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_RESET_PARAMS_V_DATA);
    return Data;
}

void XRatdecision_Set_athresh(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_ATHRESH_DATA, Data);
}

u32 XRatdecision_Get_athresh(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_ATHRESH_DATA);
    return Data;
}

void XRatdecision_Set_vthresh(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_VTHRESH_DATA, Data);
}

u32 XRatdecision_Get_vthresh(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_VTHRESH_DATA);
    return Data;
}

void XRatdecision_Set_a_flip(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_A_FLIP_DATA, Data);
}

u32 XRatdecision_Get_a_flip(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_A_FLIP_DATA);
    return Data;
}

void XRatdecision_Set_v_flip(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_V_FLIP_DATA, Data);
}

u32 XRatdecision_Get_v_flip(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_V_FLIP_DATA);
    return Data;
}

void XRatdecision_Set_a_length(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_A_LENGTH_DATA, Data);
}

u32 XRatdecision_Get_a_length(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_A_LENGTH_DATA);
    return Data;
}

void XRatdecision_Set_v_length(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_V_LENGTH_DATA, Data);
}

u32 XRatdecision_Get_v_length(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_V_LENGTH_DATA);
    return Data;
}

void XRatdecision_Set_data(XRatdecision *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_DATA_DATA, Data);
}

u32 XRatdecision_Get_data(XRatdecision *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_DATA_DATA);
    return Data;
}

void XRatdecision_InterruptGlobalEnable(XRatdecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_GIE, 1);
}

void XRatdecision_InterruptGlobalDisable(XRatdecision *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_GIE, 0);
}

void XRatdecision_InterruptEnable(XRatdecision *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_IER);
    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_IER, Register | Mask);
}

void XRatdecision_InterruptDisable(XRatdecision *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_IER);
    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_IER, Register & (~Mask));
}

void XRatdecision_InterruptClear(XRatdecision *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRatdecision_WriteReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_ISR, Mask);
}

u32 XRatdecision_InterruptGetEnabled(XRatdecision *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_IER);
}

u32 XRatdecision_InterruptGetStatus(XRatdecision *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRatdecision_ReadReg(InstancePtr->Axilites_BaseAddress, XRATDECISION_AXILITES_ADDR_ISR);
}

