# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Fri Feb 17 12:50:34 2012
# cmd: /opt/Xilinx/13.3/ISE_DS/ISE/bin/lin64/unwrapped/xdl -report xc3s200ft256
# =======================================================
(xdl_resource_report v0.2 xc3s200ft256-5 spartan3
# **************************************************************************
# *                                                                        *
# * Tile Resources                                                         *
# *                                                                        *
# **************************************************************************
(tiles 31 31
	(tile 0 0 TTERMLTERM EMPTY16X2 0
	)
	(tile 0 1 TLTERM CNR_TTERM 0
	)
	(tile 0 2 TTERMC1 TTERM3 0
	)
	(tile 0 3 TTERMC2 TTERM2 0
	)
	(tile 0 4 TTERMBRAMC1 BTTERM 0
	)
	(tile 0 5 BMTTERMBSC1 TBSTERM 0
	)
	(tile 0 6 TTERMC3 TTERM3 0
	)
	(tile 0 7 TTERMC4 TTERM2 0
	)
	(tile 0 8 LGCLKVTTERM TGCLKVTERM 0
	)
	(tile 0 9 TTERMC5 TTERM3 0
	)
	(tile 0 10 TTERMC6 TTERM2 0
	)
	(tile 0 11 TTERMC7 TTERM3 0
	)
	(tile 0 12 TTERMC8 TTERM2 0
	)
	(tile 0 13 TTERMC9 TTERM3 0
	)
	(tile 0 14 TTERMC10 TCLKTERM2 0
	)
	(tile 0 15 TTERMVM EMPTY0X3 0
	)
	(tile 0 16 TTERMC11 TCLKTERM3 0
	)
	(tile 0 17 TTERMC12 TTERM2 0
	)
	(tile 0 18 TTERMC13 TTERM3 0
	)
	(tile 0 19 TTERMC14 TTERM2 0
	)
	(tile 0 20 TTERMC15 TTERM3 0
	)
	(tile 0 21 TTERMC16 TTERM2 0
	)
	(tile 0 22 RGCLKVTTERM TGCLKVTERM 0
	)
	(tile 0 23 TTERMC17 TTERM3 0
	)
	(tile 0 24 TTERMC18 TTERM2 0
	)
	(tile 0 25 TTERMBRAMC2 BTTERM 0
	)
	(tile 0 26 BMTTERMBSC2 TBSTERM 0
	)
	(tile 0 27 TTERMC19 TTERM3 0
	)
	(tile 0 28 TTERMC20 TTERM2 0
	)
	(tile 0 29 TRTERM CNR_TTERM 0
	)
	(tile 0 30 TTERMRTERM EMPTY16X2 0
	)
	(tile 1 0 LTTERM CNR_LTTERM 0
	)
	(tile 1 1 TL UL 7
		(primitive_site RLL_X0Y25 RESERVED_LL internal 8)
		(primitive_site DCI7 DCI internal 13)
		(primitive_site DCI0 DCI internal 13)
		(primitive_site PMV PMV internal 8)
		(primitive_site DCIRESET7 DCIRESET internal 1)
		(primitive_site DCIRESET0 DCIRESET internal 1)
		(primitive_site VCC_X0Y25 VCC internal 1)
	)
	(tile 1 2 TIOIC1 TIOIS 6
		(primitive_site VCC_X1Y25 VCC internal 1)
		(primitive_site RLL_X1Y25 RESERVED_LL internal 8)
		(primitive_site A4 DIFFM bonded 21)
		(primitive_site B4 DIFFS bonded 21)
		(primitive_site A3 IOB bonded 21)
		(primitive_site RANDOR_X0Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 3 TIOIC2 TIOIS 6
		(primitive_site VCC_X2Y25 VCC internal 1)
		(primitive_site RLL_X2Y25 RESERVED_LL internal 8)
		(primitive_site PAD5 DIFFM unbonded 21)
		(primitive_site PAD4 DIFFS unbonded 21)
		(primitive_site NOPAD1 IOB unbonded 21)
		(primitive_site RANDOR_X2Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 4 TIOIBRAMC1 BRAM_IOIS 3
		(primitive_site RLL_X3Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y25 VCC internal 1)
		(primitive_site DCM_X0Y1 DCM internal 41)
	)
	(tile 1 5 BMTIOIBSC1 BRAMSITE_IOIS 0
	)
	(tile 1 6 TIOIC3 TIOIS 6
		(primitive_site VCC_X4Y25 VCC internal 1)
		(primitive_site RLL_X4Y25 RESERVED_LL internal 8)
		(primitive_site PAD8 DIFFM unbonded 21)
		(primitive_site PAD7 DIFFS unbonded 21)
		(primitive_site D5 IOB bonded 21)
		(primitive_site RANDOR_X4Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 7 TIOIC4 TIOIS 6
		(primitive_site VCC_X5Y25 VCC internal 1)
		(primitive_site RLL_X5Y25 RESERVED_LL internal 8)
		(primitive_site B5 DIFFM bonded 21)
		(primitive_site C5 DIFFS bonded 21)
		(primitive_site NOPAD2 IOB unbonded 21)
		(primitive_site RANDOR_X6Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 8 LGCLKVTIOI GCLKV_IOIS 0
	)
	(tile 1 9 TIOIC5 TIOIS 6
		(primitive_site VCC_X6Y25 VCC internal 1)
		(primitive_site RLL_X6Y25 RESERVED_LL internal 8)
		(primitive_site D6 DIFFM bonded 21)
		(primitive_site E6 DIFFS bonded 21)
		(primitive_site A5 IOB bonded 21)
		(primitive_site RANDOR_X8Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 10 TIOIC6 TIOIS 6
		(primitive_site VCC_X7Y25 VCC internal 1)
		(primitive_site RLL_X7Y25 RESERVED_LL internal 8)
		(primitive_site B6 DIFFM bonded 21)
		(primitive_site C6 DIFFS bonded 21)
		(primitive_site NOPAD3 IOB unbonded 21)
		(primitive_site RANDOR_X10Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 11 TIOIC7 TIOIS 6
		(primitive_site VCC_X8Y25 VCC internal 1)
		(primitive_site RLL_X8Y25 RESERVED_LL internal 8)
		(primitive_site D7 DIFFM bonded 21)
		(primitive_site E7 DIFFS bonded 21)
		(primitive_site PAD16 IOB unbonded 21)
		(primitive_site RANDOR_X12Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 12 TIOIC8 TIOIS 6
		(primitive_site VCC_X9Y25 VCC internal 1)
		(primitive_site RLL_X9Y25 RESERVED_LL internal 8)
		(primitive_site B7 DIFFM bonded 21)
		(primitive_site C7 DIFFS bonded 21)
		(primitive_site NOPAD4 IOB unbonded 21)
		(primitive_site RANDOR_X14Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 13 TIOIC9 TIOIS 6
		(primitive_site VCC_X10Y25 VCC internal 1)
		(primitive_site RLL_X10Y25 RESERVED_LL internal 8)
		(primitive_site C8 DIFFM bonded 21)
		(primitive_site D8 DIFFS bonded 21)
		(primitive_site A7 IOB bonded 21)
		(primitive_site RANDOR_X16Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 14 TIOIC10 TIOIS 6
		(primitive_site VCC_X11Y25 VCC internal 1)
		(primitive_site RLL_X11Y25 RESERVED_LL internal 8)
		(primitive_site A8 DIFFM bonded 21)
		(primitive_site B8 DIFFS bonded 21)
		(primitive_site NOPAD5 IOB unbonded 21)
		(primitive_site RANDOR_X18Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 15 CLKT CLKT 6
		(primitive_site GSIG_X12Y1 GLOBALSIG internal 0)
		(primitive_site BUFGMUX7 BUFGMUX internal 4)
		(primitive_site BUFGMUX6 BUFGMUX internal 4)
		(primitive_site BUFGMUX5 BUFGMUX internal 4)
		(primitive_site BUFGMUX4 BUFGMUX internal 4)
		(primitive_site VCC_X12Y25 VCC internal 1)
	)
	(tile 1 16 TIOIC11 TIOIS 6
		(primitive_site VCC_X13Y25 VCC internal 1)
		(primitive_site RLL_X12Y25 RESERVED_LL internal 8)
		(primitive_site D9 DIFFM bonded 21)
		(primitive_site C9 DIFFS bonded 21)
		(primitive_site A9 IOB bonded 21)
		(primitive_site RANDOR_X20Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 17 TIOIC12 TIOIS 6
		(primitive_site VCC_X14Y25 VCC internal 1)
		(primitive_site RLL_X13Y25 RESERVED_LL internal 8)
		(primitive_site B10 DIFFM bonded 21)
		(primitive_site A10 DIFFS bonded 21)
		(primitive_site NOPAD6 IOB unbonded 21)
		(primitive_site RANDOR_X22Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 18 TIOIC13 TIOIS 6
		(primitive_site VCC_X15Y25 VCC internal 1)
		(primitive_site RLL_X14Y25 RESERVED_LL internal 8)
		(primitive_site E10 DIFFM bonded 21)
		(primitive_site D10 DIFFS bonded 21)
		(primitive_site C10 IOB bonded 21)
		(primitive_site RANDOR_X24Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 19 TIOIC14 TIOIS 6
		(primitive_site VCC_X16Y25 VCC internal 1)
		(primitive_site RLL_X15Y25 RESERVED_LL internal 8)
		(primitive_site C11 DIFFM bonded 21)
		(primitive_site B11 DIFFS bonded 21)
		(primitive_site NOPAD7 IOB unbonded 21)
		(primitive_site RANDOR_X26Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 20 TIOIC15 TIOIS 6
		(primitive_site VCC_X17Y25 VCC internal 1)
		(primitive_site RLL_X16Y25 RESERVED_LL internal 8)
		(primitive_site E11 DIFFM bonded 21)
		(primitive_site D11 DIFFS bonded 21)
		(primitive_site D12 IOB bonded 21)
		(primitive_site RANDOR_X28Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 21 TIOIC16 TIOIS 6
		(primitive_site VCC_X18Y25 VCC internal 1)
		(primitive_site RLL_X17Y25 RESERVED_LL internal 8)
		(primitive_site C12 DIFFM bonded 21)
		(primitive_site B12 DIFFS bonded 21)
		(primitive_site NOPAD8 IOB unbonded 21)
		(primitive_site RANDOR_X30Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 22 RGCLKVTIOI GCLKV_IOIS 0
	)
	(tile 1 23 TIOIC17 TIOIS 6
		(primitive_site VCC_X19Y25 VCC internal 1)
		(primitive_site RLL_X18Y25 RESERVED_LL internal 8)
		(primitive_site PAD43 DIFFM unbonded 21)
		(primitive_site PAD42 DIFFS unbonded 21)
		(primitive_site A12 IOB bonded 21)
		(primitive_site RANDOR_X32Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 24 TIOIC18 TIOIS 6
		(primitive_site VCC_X20Y25 VCC internal 1)
		(primitive_site RLL_X19Y25 RESERVED_LL internal 8)
		(primitive_site PAD45 DIFFM unbonded 21)
		(primitive_site PAD44 DIFFS unbonded 21)
		(primitive_site NOPAD9 IOB unbonded 21)
		(primitive_site RANDOR_X34Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 25 TIOIBRAMC2 BRAM_IOIS 3
		(primitive_site RLL_X20Y25 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y25 VCC internal 1)
		(primitive_site DCM_X1Y1 DCM internal 41)
	)
	(tile 1 26 BMTIOIBSC2 BRAMSITE_IOIS 0
	)
	(tile 1 27 TIOIC19 TIOIS 6
		(primitive_site VCC_X22Y25 VCC internal 1)
		(primitive_site RLL_X21Y25 RESERVED_LL internal 8)
		(primitive_site B13 DIFFM bonded 21)
		(primitive_site A13 DIFFS bonded 21)
		(primitive_site PAD46 IOB unbonded 21)
		(primitive_site RANDOR_X36Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 28 TIOIC20 TIOIS 6
		(primitive_site VCC_X23Y25 VCC internal 1)
		(primitive_site RLL_X22Y25 RESERVED_LL internal 8)
		(primitive_site B14 DIFFM bonded 21)
		(primitive_site A14 DIFFS bonded 21)
		(primitive_site NOPAD10 IOB unbonded 21)
		(primitive_site RANDOR_X38Y1 RESERVED_ANDOR internal 4)
	)
	(tile 1 29 TR UR 7
		(primitive_site RLL_X23Y25 RESERVED_LL internal 8)
		(primitive_site DCI2 DCI internal 13)
		(primitive_site DCI1 DCI internal 13)
		(primitive_site BSCAN BSCAN internal 11)
		(primitive_site DCIRESET2 DCIRESET internal 1)
		(primitive_site DCIRESET1 DCIRESET internal 1)
		(primitive_site VCC_X24Y25 VCC internal 1)
	)
	(tile 1 30 RTTERM CNR_RTTERM 0
	)
	(tile 2 0 LTERMR1 LTERM 0
	)
	(tile 2 1 LIOIR1 LIOIS 5
		(primitive_site VCC_X0Y24 VCC internal 1)
		(primitive_site RLL_X0Y24 RESERVED_LL internal 8)
		(primitive_site C1 DIFFS bonded 21)
		(primitive_site B1 DIFFM bonded 21)
		(primitive_site NOPAD68 IOB unbonded 21)
	)
	(tile 2 2 R1C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y24 VCC internal 1)
		(primitive_site SLICE_X0Y46 SLICEM internal 32)
		(primitive_site SLICE_X0Y47 SLICEM internal 32)
		(primitive_site SLICE_X1Y46 SLICEL internal 25)
		(primitive_site SLICE_X1Y47 SLICEL internal 25)
	)
	(tile 2 3 R1C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y24 VCC internal 1)
		(primitive_site SLICE_X2Y46 SLICEM internal 32)
		(primitive_site SLICE_X2Y47 SLICEM internal 32)
		(primitive_site SLICE_X3Y46 SLICEL internal 25)
		(primitive_site SLICE_X3Y47 SLICEL internal 25)
	)
	(tile 2 4 BRAMR1C1 BRAM3_SMALL 2
		(primitive_site RLL_X3Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y24 VCC internal 1)
	)
	(tile 2 5 BMR1C1 EMPTY64X76 0
	)
	(tile 2 6 R1C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y24 VCC internal 1)
		(primitive_site SLICE_X4Y46 SLICEM internal 32)
		(primitive_site SLICE_X4Y47 SLICEM internal 32)
		(primitive_site SLICE_X5Y46 SLICEL internal 25)
		(primitive_site SLICE_X5Y47 SLICEL internal 25)
	)
	(tile 2 7 R1C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y24 VCC internal 1)
		(primitive_site SLICE_X6Y46 SLICEM internal 32)
		(primitive_site SLICE_X6Y47 SLICEM internal 32)
		(primitive_site SLICE_X7Y46 SLICEL internal 25)
		(primitive_site SLICE_X7Y47 SLICEL internal 25)
	)
	(tile 2 8 LGCLKVR1 GCLKV 0
	)
	(tile 2 9 R1C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y24 VCC internal 1)
		(primitive_site SLICE_X8Y46 SLICEM internal 32)
		(primitive_site SLICE_X8Y47 SLICEM internal 32)
		(primitive_site SLICE_X9Y46 SLICEL internal 25)
		(primitive_site SLICE_X9Y47 SLICEL internal 25)
	)
	(tile 2 10 R1C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y24 VCC internal 1)
		(primitive_site SLICE_X10Y46 SLICEM internal 32)
		(primitive_site SLICE_X10Y47 SLICEM internal 32)
		(primitive_site SLICE_X11Y46 SLICEL internal 25)
		(primitive_site SLICE_X11Y47 SLICEL internal 25)
	)
	(tile 2 11 R1C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y24 VCC internal 1)
		(primitive_site SLICE_X12Y46 SLICEM internal 32)
		(primitive_site SLICE_X12Y47 SLICEM internal 32)
		(primitive_site SLICE_X13Y46 SLICEL internal 25)
		(primitive_site SLICE_X13Y47 SLICEL internal 25)
	)
	(tile 2 12 R1C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y24 VCC internal 1)
		(primitive_site SLICE_X14Y46 SLICEM internal 32)
		(primitive_site SLICE_X14Y47 SLICEM internal 32)
		(primitive_site SLICE_X15Y46 SLICEL internal 25)
		(primitive_site SLICE_X15Y47 SLICEL internal 25)
	)
	(tile 2 13 R1C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y24 VCC internal 1)
		(primitive_site SLICE_X16Y46 SLICEM internal 32)
		(primitive_site SLICE_X16Y47 SLICEM internal 32)
		(primitive_site SLICE_X17Y46 SLICEL internal 25)
		(primitive_site SLICE_X17Y47 SLICEL internal 25)
	)
	(tile 2 14 R1C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y24 VCC internal 1)
		(primitive_site SLICE_X18Y46 SLICEM internal 32)
		(primitive_site SLICE_X18Y47 SLICEM internal 32)
		(primitive_site SLICE_X19Y46 SLICEL internal 25)
		(primitive_site SLICE_X19Y47 SLICEL internal 25)
	)
	(tile 2 15 VMR1 CLKV 0
	)
	(tile 2 16 R1C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y24 VCC internal 1)
		(primitive_site SLICE_X20Y46 SLICEM internal 32)
		(primitive_site SLICE_X20Y47 SLICEM internal 32)
		(primitive_site SLICE_X21Y46 SLICEL internal 25)
		(primitive_site SLICE_X21Y47 SLICEL internal 25)
	)
	(tile 2 17 R1C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y24 VCC internal 1)
		(primitive_site SLICE_X22Y46 SLICEM internal 32)
		(primitive_site SLICE_X22Y47 SLICEM internal 32)
		(primitive_site SLICE_X23Y46 SLICEL internal 25)
		(primitive_site SLICE_X23Y47 SLICEL internal 25)
	)
	(tile 2 18 R1C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y24 VCC internal 1)
		(primitive_site SLICE_X24Y46 SLICEM internal 32)
		(primitive_site SLICE_X24Y47 SLICEM internal 32)
		(primitive_site SLICE_X25Y46 SLICEL internal 25)
		(primitive_site SLICE_X25Y47 SLICEL internal 25)
	)
	(tile 2 19 R1C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y24 VCC internal 1)
		(primitive_site SLICE_X26Y46 SLICEM internal 32)
		(primitive_site SLICE_X26Y47 SLICEM internal 32)
		(primitive_site SLICE_X27Y46 SLICEL internal 25)
		(primitive_site SLICE_X27Y47 SLICEL internal 25)
	)
	(tile 2 20 R1C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y24 VCC internal 1)
		(primitive_site SLICE_X28Y46 SLICEM internal 32)
		(primitive_site SLICE_X28Y47 SLICEM internal 32)
		(primitive_site SLICE_X29Y46 SLICEL internal 25)
		(primitive_site SLICE_X29Y47 SLICEL internal 25)
	)
	(tile 2 21 R1C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y24 VCC internal 1)
		(primitive_site SLICE_X30Y46 SLICEM internal 32)
		(primitive_site SLICE_X30Y47 SLICEM internal 32)
		(primitive_site SLICE_X31Y46 SLICEL internal 25)
		(primitive_site SLICE_X31Y47 SLICEL internal 25)
	)
	(tile 2 22 RGCLKVR1 GCLKV 0
	)
	(tile 2 23 R1C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y24 VCC internal 1)
		(primitive_site SLICE_X32Y46 SLICEM internal 32)
		(primitive_site SLICE_X32Y47 SLICEM internal 32)
		(primitive_site SLICE_X33Y46 SLICEL internal 25)
		(primitive_site SLICE_X33Y47 SLICEL internal 25)
	)
	(tile 2 24 R1C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y24 VCC internal 1)
		(primitive_site SLICE_X34Y46 SLICEM internal 32)
		(primitive_site SLICE_X34Y47 SLICEM internal 32)
		(primitive_site SLICE_X35Y46 SLICEL internal 25)
		(primitive_site SLICE_X35Y47 SLICEL internal 25)
	)
	(tile 2 25 BRAMR1C2 BRAM3_SMALL 2
		(primitive_site RLL_X20Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y24 VCC internal 1)
	)
	(tile 2 26 BMR1C2 EMPTY64X76 0
	)
	(tile 2 27 R1C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y24 VCC internal 1)
		(primitive_site SLICE_X36Y46 SLICEM internal 32)
		(primitive_site SLICE_X36Y47 SLICEM internal 32)
		(primitive_site SLICE_X37Y46 SLICEL internal 25)
		(primitive_site SLICE_X37Y47 SLICEL internal 25)
	)
	(tile 2 28 R1C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y24 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y24 VCC internal 1)
		(primitive_site SLICE_X38Y46 SLICEM internal 32)
		(primitive_site SLICE_X38Y47 SLICEM internal 32)
		(primitive_site SLICE_X39Y46 SLICEL internal 25)
		(primitive_site SLICE_X39Y47 SLICEL internal 25)
	)
	(tile 2 29 RIOIR1 RIOIS 5
		(primitive_site VCC_X24Y24 VCC internal 1)
		(primitive_site RLL_X23Y24 RESERVED_LL internal 8)
		(primitive_site C16 DIFFM bonded 21)
		(primitive_site B16 DIFFS bonded 21)
		(primitive_site NOPAD11 IOB unbonded 21)
	)
	(tile 2 30 RTERMR1 RTERM 0
	)
	(tile 3 0 LTERMR2 LTERM 0
	)
	(tile 3 1 LIOIR2 LIOIS 5
		(primitive_site VCC_X0Y23 VCC internal 1)
		(primitive_site RLL_X0Y23 RESERVED_LL internal 8)
		(primitive_site C2 DIFFS bonded 21)
		(primitive_site C3 DIFFM bonded 21)
		(primitive_site NOPAD67 IOB unbonded 21)
	)
	(tile 3 2 R2C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y23 VCC internal 1)
		(primitive_site SLICE_X0Y44 SLICEM internal 32)
		(primitive_site SLICE_X0Y45 SLICEM internal 32)
		(primitive_site SLICE_X1Y44 SLICEL internal 25)
		(primitive_site SLICE_X1Y45 SLICEL internal 25)
	)
	(tile 3 3 R2C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y23 VCC internal 1)
		(primitive_site SLICE_X2Y44 SLICEM internal 32)
		(primitive_site SLICE_X2Y45 SLICEM internal 32)
		(primitive_site SLICE_X3Y44 SLICEL internal 25)
		(primitive_site SLICE_X3Y45 SLICEL internal 25)
	)
	(tile 3 4 BRAMR2C1 BRAM2_SMALL 2
		(primitive_site RLL_X3Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y23 VCC internal 1)
	)
	(tile 3 5 BMR2C1 EMPTY64X76 0
	)
	(tile 3 6 R2C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y23 VCC internal 1)
		(primitive_site SLICE_X4Y44 SLICEM internal 32)
		(primitive_site SLICE_X4Y45 SLICEM internal 32)
		(primitive_site SLICE_X5Y44 SLICEL internal 25)
		(primitive_site SLICE_X5Y45 SLICEL internal 25)
	)
	(tile 3 7 R2C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y23 VCC internal 1)
		(primitive_site SLICE_X6Y44 SLICEM internal 32)
		(primitive_site SLICE_X6Y45 SLICEM internal 32)
		(primitive_site SLICE_X7Y44 SLICEL internal 25)
		(primitive_site SLICE_X7Y45 SLICEL internal 25)
	)
	(tile 3 8 LGCLKVR2 GCLKV 0
	)
	(tile 3 9 R2C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y23 VCC internal 1)
		(primitive_site SLICE_X8Y44 SLICEM internal 32)
		(primitive_site SLICE_X8Y45 SLICEM internal 32)
		(primitive_site SLICE_X9Y44 SLICEL internal 25)
		(primitive_site SLICE_X9Y45 SLICEL internal 25)
	)
	(tile 3 10 R2C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y23 VCC internal 1)
		(primitive_site SLICE_X10Y44 SLICEM internal 32)
		(primitive_site SLICE_X10Y45 SLICEM internal 32)
		(primitive_site SLICE_X11Y44 SLICEL internal 25)
		(primitive_site SLICE_X11Y45 SLICEL internal 25)
	)
	(tile 3 11 R2C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y23 VCC internal 1)
		(primitive_site SLICE_X12Y44 SLICEM internal 32)
		(primitive_site SLICE_X12Y45 SLICEM internal 32)
		(primitive_site SLICE_X13Y44 SLICEL internal 25)
		(primitive_site SLICE_X13Y45 SLICEL internal 25)
	)
	(tile 3 12 R2C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y23 VCC internal 1)
		(primitive_site SLICE_X14Y44 SLICEM internal 32)
		(primitive_site SLICE_X14Y45 SLICEM internal 32)
		(primitive_site SLICE_X15Y44 SLICEL internal 25)
		(primitive_site SLICE_X15Y45 SLICEL internal 25)
	)
	(tile 3 13 R2C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y23 VCC internal 1)
		(primitive_site SLICE_X16Y44 SLICEM internal 32)
		(primitive_site SLICE_X16Y45 SLICEM internal 32)
		(primitive_site SLICE_X17Y44 SLICEL internal 25)
		(primitive_site SLICE_X17Y45 SLICEL internal 25)
	)
	(tile 3 14 R2C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y23 VCC internal 1)
		(primitive_site SLICE_X18Y44 SLICEM internal 32)
		(primitive_site SLICE_X18Y45 SLICEM internal 32)
		(primitive_site SLICE_X19Y44 SLICEL internal 25)
		(primitive_site SLICE_X19Y45 SLICEL internal 25)
	)
	(tile 3 15 VMR2 CLKV 0
	)
	(tile 3 16 R2C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y23 VCC internal 1)
		(primitive_site SLICE_X20Y44 SLICEM internal 32)
		(primitive_site SLICE_X20Y45 SLICEM internal 32)
		(primitive_site SLICE_X21Y44 SLICEL internal 25)
		(primitive_site SLICE_X21Y45 SLICEL internal 25)
	)
	(tile 3 17 R2C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y23 VCC internal 1)
		(primitive_site SLICE_X22Y44 SLICEM internal 32)
		(primitive_site SLICE_X22Y45 SLICEM internal 32)
		(primitive_site SLICE_X23Y44 SLICEL internal 25)
		(primitive_site SLICE_X23Y45 SLICEL internal 25)
	)
	(tile 3 18 R2C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y23 VCC internal 1)
		(primitive_site SLICE_X24Y44 SLICEM internal 32)
		(primitive_site SLICE_X24Y45 SLICEM internal 32)
		(primitive_site SLICE_X25Y44 SLICEL internal 25)
		(primitive_site SLICE_X25Y45 SLICEL internal 25)
	)
	(tile 3 19 R2C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y23 VCC internal 1)
		(primitive_site SLICE_X26Y44 SLICEM internal 32)
		(primitive_site SLICE_X26Y45 SLICEM internal 32)
		(primitive_site SLICE_X27Y44 SLICEL internal 25)
		(primitive_site SLICE_X27Y45 SLICEL internal 25)
	)
	(tile 3 20 R2C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y23 VCC internal 1)
		(primitive_site SLICE_X28Y44 SLICEM internal 32)
		(primitive_site SLICE_X28Y45 SLICEM internal 32)
		(primitive_site SLICE_X29Y44 SLICEL internal 25)
		(primitive_site SLICE_X29Y45 SLICEL internal 25)
	)
	(tile 3 21 R2C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y23 VCC internal 1)
		(primitive_site SLICE_X30Y44 SLICEM internal 32)
		(primitive_site SLICE_X30Y45 SLICEM internal 32)
		(primitive_site SLICE_X31Y44 SLICEL internal 25)
		(primitive_site SLICE_X31Y45 SLICEL internal 25)
	)
	(tile 3 22 RGCLKVR2 GCLKV 0
	)
	(tile 3 23 R2C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y23 VCC internal 1)
		(primitive_site SLICE_X32Y44 SLICEM internal 32)
		(primitive_site SLICE_X32Y45 SLICEM internal 32)
		(primitive_site SLICE_X33Y44 SLICEL internal 25)
		(primitive_site SLICE_X33Y45 SLICEL internal 25)
	)
	(tile 3 24 R2C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y23 VCC internal 1)
		(primitive_site SLICE_X34Y44 SLICEM internal 32)
		(primitive_site SLICE_X34Y45 SLICEM internal 32)
		(primitive_site SLICE_X35Y44 SLICEL internal 25)
		(primitive_site SLICE_X35Y45 SLICEL internal 25)
	)
	(tile 3 25 BRAMR2C2 BRAM2_SMALL 2
		(primitive_site RLL_X20Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y23 VCC internal 1)
	)
	(tile 3 26 BMR2C2 EMPTY64X76 0
	)
	(tile 3 27 R2C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y23 VCC internal 1)
		(primitive_site SLICE_X36Y44 SLICEM internal 32)
		(primitive_site SLICE_X36Y45 SLICEM internal 32)
		(primitive_site SLICE_X37Y44 SLICEL internal 25)
		(primitive_site SLICE_X37Y45 SLICEL internal 25)
	)
	(tile 3 28 R2C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y23 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y23 VCC internal 1)
		(primitive_site SLICE_X38Y44 SLICEM internal 32)
		(primitive_site SLICE_X38Y45 SLICEM internal 32)
		(primitive_site SLICE_X39Y44 SLICEL internal 25)
		(primitive_site SLICE_X39Y45 SLICEL internal 25)
	)
	(tile 3 29 RIOIR2 RIOIS 5
		(primitive_site VCC_X24Y23 VCC internal 1)
		(primitive_site RLL_X23Y23 RESERVED_LL internal 8)
		(primitive_site D14 DIFFM bonded 21)
		(primitive_site C15 DIFFS bonded 21)
		(primitive_site NOPAD12 IOB unbonded 21)
	)
	(tile 3 30 RTERMR2 RTERM 0
	)
	(tile 4 0 LTERMR3 LTERM 0
	)
	(tile 4 1 LIOIR3 LIOIS 5
		(primitive_site VCC_X0Y22 VCC internal 1)
		(primitive_site RLL_X0Y22 RESERVED_LL internal 8)
		(primitive_site D1 DIFFS bonded 21)
		(primitive_site D2 DIFFM bonded 21)
		(primitive_site NOPAD66 IOB unbonded 21)
	)
	(tile 4 2 R3C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y22 VCC internal 1)
		(primitive_site SLICE_X0Y42 SLICEM internal 32)
		(primitive_site SLICE_X0Y43 SLICEM internal 32)
		(primitive_site SLICE_X1Y42 SLICEL internal 25)
		(primitive_site SLICE_X1Y43 SLICEL internal 25)
	)
	(tile 4 3 R3C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y22 VCC internal 1)
		(primitive_site SLICE_X2Y42 SLICEM internal 32)
		(primitive_site SLICE_X2Y43 SLICEM internal 32)
		(primitive_site SLICE_X3Y42 SLICEL internal 25)
		(primitive_site SLICE_X3Y43 SLICEL internal 25)
	)
	(tile 4 4 BRAMR3C1 BRAM1_SMALL 2
		(primitive_site RLL_X3Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y22 VCC internal 1)
	)
	(tile 4 5 BMR3C1 EMPTY64X76 0
	)
	(tile 4 6 R3C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y22 VCC internal 1)
		(primitive_site SLICE_X4Y42 SLICEM internal 32)
		(primitive_site SLICE_X4Y43 SLICEM internal 32)
		(primitive_site SLICE_X5Y42 SLICEL internal 25)
		(primitive_site SLICE_X5Y43 SLICEL internal 25)
	)
	(tile 4 7 R3C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y22 VCC internal 1)
		(primitive_site SLICE_X6Y42 SLICEM internal 32)
		(primitive_site SLICE_X6Y43 SLICEM internal 32)
		(primitive_site SLICE_X7Y42 SLICEL internal 25)
		(primitive_site SLICE_X7Y43 SLICEL internal 25)
	)
	(tile 4 8 LGCLKVR3 GCLKV 0
	)
	(tile 4 9 R3C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y22 VCC internal 1)
		(primitive_site SLICE_X8Y42 SLICEM internal 32)
		(primitive_site SLICE_X8Y43 SLICEM internal 32)
		(primitive_site SLICE_X9Y42 SLICEL internal 25)
		(primitive_site SLICE_X9Y43 SLICEL internal 25)
	)
	(tile 4 10 R3C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y22 VCC internal 1)
		(primitive_site SLICE_X10Y42 SLICEM internal 32)
		(primitive_site SLICE_X10Y43 SLICEM internal 32)
		(primitive_site SLICE_X11Y42 SLICEL internal 25)
		(primitive_site SLICE_X11Y43 SLICEL internal 25)
	)
	(tile 4 11 R3C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y22 VCC internal 1)
		(primitive_site SLICE_X12Y42 SLICEM internal 32)
		(primitive_site SLICE_X12Y43 SLICEM internal 32)
		(primitive_site SLICE_X13Y42 SLICEL internal 25)
		(primitive_site SLICE_X13Y43 SLICEL internal 25)
	)
	(tile 4 12 R3C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y22 VCC internal 1)
		(primitive_site SLICE_X14Y42 SLICEM internal 32)
		(primitive_site SLICE_X14Y43 SLICEM internal 32)
		(primitive_site SLICE_X15Y42 SLICEL internal 25)
		(primitive_site SLICE_X15Y43 SLICEL internal 25)
	)
	(tile 4 13 R3C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y22 VCC internal 1)
		(primitive_site SLICE_X16Y42 SLICEM internal 32)
		(primitive_site SLICE_X16Y43 SLICEM internal 32)
		(primitive_site SLICE_X17Y42 SLICEL internal 25)
		(primitive_site SLICE_X17Y43 SLICEL internal 25)
	)
	(tile 4 14 R3C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y22 VCC internal 1)
		(primitive_site SLICE_X18Y42 SLICEM internal 32)
		(primitive_site SLICE_X18Y43 SLICEM internal 32)
		(primitive_site SLICE_X19Y42 SLICEL internal 25)
		(primitive_site SLICE_X19Y43 SLICEL internal 25)
	)
	(tile 4 15 VMR3 CLKV 0
	)
	(tile 4 16 R3C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y22 VCC internal 1)
		(primitive_site SLICE_X20Y42 SLICEM internal 32)
		(primitive_site SLICE_X20Y43 SLICEM internal 32)
		(primitive_site SLICE_X21Y42 SLICEL internal 25)
		(primitive_site SLICE_X21Y43 SLICEL internal 25)
	)
	(tile 4 17 R3C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y22 VCC internal 1)
		(primitive_site SLICE_X22Y42 SLICEM internal 32)
		(primitive_site SLICE_X22Y43 SLICEM internal 32)
		(primitive_site SLICE_X23Y42 SLICEL internal 25)
		(primitive_site SLICE_X23Y43 SLICEL internal 25)
	)
	(tile 4 18 R3C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y22 VCC internal 1)
		(primitive_site SLICE_X24Y42 SLICEM internal 32)
		(primitive_site SLICE_X24Y43 SLICEM internal 32)
		(primitive_site SLICE_X25Y42 SLICEL internal 25)
		(primitive_site SLICE_X25Y43 SLICEL internal 25)
	)
	(tile 4 19 R3C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y22 VCC internal 1)
		(primitive_site SLICE_X26Y42 SLICEM internal 32)
		(primitive_site SLICE_X26Y43 SLICEM internal 32)
		(primitive_site SLICE_X27Y42 SLICEL internal 25)
		(primitive_site SLICE_X27Y43 SLICEL internal 25)
	)
	(tile 4 20 R3C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y22 VCC internal 1)
		(primitive_site SLICE_X28Y42 SLICEM internal 32)
		(primitive_site SLICE_X28Y43 SLICEM internal 32)
		(primitive_site SLICE_X29Y42 SLICEL internal 25)
		(primitive_site SLICE_X29Y43 SLICEL internal 25)
	)
	(tile 4 21 R3C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y22 VCC internal 1)
		(primitive_site SLICE_X30Y42 SLICEM internal 32)
		(primitive_site SLICE_X30Y43 SLICEM internal 32)
		(primitive_site SLICE_X31Y42 SLICEL internal 25)
		(primitive_site SLICE_X31Y43 SLICEL internal 25)
	)
	(tile 4 22 RGCLKVR3 GCLKV 0
	)
	(tile 4 23 R3C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y22 VCC internal 1)
		(primitive_site SLICE_X32Y42 SLICEM internal 32)
		(primitive_site SLICE_X32Y43 SLICEM internal 32)
		(primitive_site SLICE_X33Y42 SLICEL internal 25)
		(primitive_site SLICE_X33Y43 SLICEL internal 25)
	)
	(tile 4 24 R3C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y22 VCC internal 1)
		(primitive_site SLICE_X34Y42 SLICEM internal 32)
		(primitive_site SLICE_X34Y43 SLICEM internal 32)
		(primitive_site SLICE_X35Y42 SLICEL internal 25)
		(primitive_site SLICE_X35Y43 SLICEL internal 25)
	)
	(tile 4 25 BRAMR3C2 BRAM1_SMALL 2
		(primitive_site RLL_X20Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y22 VCC internal 1)
	)
	(tile 4 26 BMR3C2 EMPTY64X76 0
	)
	(tile 4 27 R3C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y22 VCC internal 1)
		(primitive_site SLICE_X36Y42 SLICEM internal 32)
		(primitive_site SLICE_X36Y43 SLICEM internal 32)
		(primitive_site SLICE_X37Y42 SLICEL internal 25)
		(primitive_site SLICE_X37Y43 SLICEL internal 25)
	)
	(tile 4 28 R3C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y22 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y22 VCC internal 1)
		(primitive_site SLICE_X38Y42 SLICEM internal 32)
		(primitive_site SLICE_X38Y43 SLICEM internal 32)
		(primitive_site SLICE_X39Y42 SLICEL internal 25)
		(primitive_site SLICE_X39Y43 SLICEL internal 25)
	)
	(tile 4 29 RIOIR3 RIOIS 5
		(primitive_site VCC_X24Y22 VCC internal 1)
		(primitive_site RLL_X23Y22 RESERVED_LL internal 8)
		(primitive_site D16 DIFFM bonded 21)
		(primitive_site D15 DIFFS bonded 21)
		(primitive_site NOPAD13 IOB unbonded 21)
	)
	(tile 4 30 RTERMR3 RTERM 0
	)
	(tile 5 0 LTERMR4 LTERM 0
	)
	(tile 5 1 LIOIR4 LIOIS 5
		(primitive_site VCC_X0Y21 VCC internal 1)
		(primitive_site RLL_X0Y21 RESERVED_LL internal 8)
		(primitive_site E3 DIFFS bonded 21)
		(primitive_site D3 DIFFM bonded 21)
		(primitive_site NOPAD65 IOB unbonded 21)
	)
	(tile 5 2 R4C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y21 VCC internal 1)
		(primitive_site SLICE_X0Y40 SLICEM internal 32)
		(primitive_site SLICE_X0Y41 SLICEM internal 32)
		(primitive_site SLICE_X1Y40 SLICEL internal 25)
		(primitive_site SLICE_X1Y41 SLICEL internal 25)
	)
	(tile 5 3 R4C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y21 VCC internal 1)
		(primitive_site SLICE_X2Y40 SLICEM internal 32)
		(primitive_site SLICE_X2Y41 SLICEM internal 32)
		(primitive_site SLICE_X3Y40 SLICEL internal 25)
		(primitive_site SLICE_X3Y41 SLICEL internal 25)
	)
	(tile 5 4 BRAMR4C1 BRAM0_SMALL 2
		(primitive_site RLL_X3Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y21 VCC internal 1)
	)
	(tile 5 5 BMR4C1 BRAMSITE 2
		(primitive_site RAMB16_X0Y5 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y5 MULT18X18 internal 75)
	)
	(tile 5 6 R4C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y21 VCC internal 1)
		(primitive_site SLICE_X4Y40 SLICEM internal 32)
		(primitive_site SLICE_X4Y41 SLICEM internal 32)
		(primitive_site SLICE_X5Y40 SLICEL internal 25)
		(primitive_site SLICE_X5Y41 SLICEL internal 25)
	)
	(tile 5 7 R4C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y21 VCC internal 1)
		(primitive_site SLICE_X6Y40 SLICEM internal 32)
		(primitive_site SLICE_X6Y41 SLICEM internal 32)
		(primitive_site SLICE_X7Y40 SLICEL internal 25)
		(primitive_site SLICE_X7Y41 SLICEL internal 25)
	)
	(tile 5 8 LGCLKVR4 GCLKV 0
	)
	(tile 5 9 R4C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y21 VCC internal 1)
		(primitive_site SLICE_X8Y40 SLICEM internal 32)
		(primitive_site SLICE_X8Y41 SLICEM internal 32)
		(primitive_site SLICE_X9Y40 SLICEL internal 25)
		(primitive_site SLICE_X9Y41 SLICEL internal 25)
	)
	(tile 5 10 R4C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y21 VCC internal 1)
		(primitive_site SLICE_X10Y40 SLICEM internal 32)
		(primitive_site SLICE_X10Y41 SLICEM internal 32)
		(primitive_site SLICE_X11Y40 SLICEL internal 25)
		(primitive_site SLICE_X11Y41 SLICEL internal 25)
	)
	(tile 5 11 R4C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y21 VCC internal 1)
		(primitive_site SLICE_X12Y40 SLICEM internal 32)
		(primitive_site SLICE_X12Y41 SLICEM internal 32)
		(primitive_site SLICE_X13Y40 SLICEL internal 25)
		(primitive_site SLICE_X13Y41 SLICEL internal 25)
	)
	(tile 5 12 R4C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y21 VCC internal 1)
		(primitive_site SLICE_X14Y40 SLICEM internal 32)
		(primitive_site SLICE_X14Y41 SLICEM internal 32)
		(primitive_site SLICE_X15Y40 SLICEL internal 25)
		(primitive_site SLICE_X15Y41 SLICEL internal 25)
	)
	(tile 5 13 R4C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y21 VCC internal 1)
		(primitive_site SLICE_X16Y40 SLICEM internal 32)
		(primitive_site SLICE_X16Y41 SLICEM internal 32)
		(primitive_site SLICE_X17Y40 SLICEL internal 25)
		(primitive_site SLICE_X17Y41 SLICEL internal 25)
	)
	(tile 5 14 R4C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y21 VCC internal 1)
		(primitive_site SLICE_X18Y40 SLICEM internal 32)
		(primitive_site SLICE_X18Y41 SLICEM internal 32)
		(primitive_site SLICE_X19Y40 SLICEL internal 25)
		(primitive_site SLICE_X19Y41 SLICEL internal 25)
	)
	(tile 5 15 VMR4 CLKV 0
	)
	(tile 5 16 R4C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y21 VCC internal 1)
		(primitive_site SLICE_X20Y40 SLICEM internal 32)
		(primitive_site SLICE_X20Y41 SLICEM internal 32)
		(primitive_site SLICE_X21Y40 SLICEL internal 25)
		(primitive_site SLICE_X21Y41 SLICEL internal 25)
	)
	(tile 5 17 R4C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y21 VCC internal 1)
		(primitive_site SLICE_X22Y40 SLICEM internal 32)
		(primitive_site SLICE_X22Y41 SLICEM internal 32)
		(primitive_site SLICE_X23Y40 SLICEL internal 25)
		(primitive_site SLICE_X23Y41 SLICEL internal 25)
	)
	(tile 5 18 R4C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y21 VCC internal 1)
		(primitive_site SLICE_X24Y40 SLICEM internal 32)
		(primitive_site SLICE_X24Y41 SLICEM internal 32)
		(primitive_site SLICE_X25Y40 SLICEL internal 25)
		(primitive_site SLICE_X25Y41 SLICEL internal 25)
	)
	(tile 5 19 R4C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y21 VCC internal 1)
		(primitive_site SLICE_X26Y40 SLICEM internal 32)
		(primitive_site SLICE_X26Y41 SLICEM internal 32)
		(primitive_site SLICE_X27Y40 SLICEL internal 25)
		(primitive_site SLICE_X27Y41 SLICEL internal 25)
	)
	(tile 5 20 R4C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y21 VCC internal 1)
		(primitive_site SLICE_X28Y40 SLICEM internal 32)
		(primitive_site SLICE_X28Y41 SLICEM internal 32)
		(primitive_site SLICE_X29Y40 SLICEL internal 25)
		(primitive_site SLICE_X29Y41 SLICEL internal 25)
	)
	(tile 5 21 R4C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y21 VCC internal 1)
		(primitive_site SLICE_X30Y40 SLICEM internal 32)
		(primitive_site SLICE_X30Y41 SLICEM internal 32)
		(primitive_site SLICE_X31Y40 SLICEL internal 25)
		(primitive_site SLICE_X31Y41 SLICEL internal 25)
	)
	(tile 5 22 RGCLKVR4 GCLKV 0
	)
	(tile 5 23 R4C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y21 VCC internal 1)
		(primitive_site SLICE_X32Y40 SLICEM internal 32)
		(primitive_site SLICE_X32Y41 SLICEM internal 32)
		(primitive_site SLICE_X33Y40 SLICEL internal 25)
		(primitive_site SLICE_X33Y41 SLICEL internal 25)
	)
	(tile 5 24 R4C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y21 VCC internal 1)
		(primitive_site SLICE_X34Y40 SLICEM internal 32)
		(primitive_site SLICE_X34Y41 SLICEM internal 32)
		(primitive_site SLICE_X35Y40 SLICEL internal 25)
		(primitive_site SLICE_X35Y41 SLICEL internal 25)
	)
	(tile 5 25 BRAMR4C2 BRAM0_SMALL 2
		(primitive_site RLL_X20Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y21 VCC internal 1)
	)
	(tile 5 26 BMR4C2 BRAMSITE 2
		(primitive_site RAMB16_X1Y5 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y5 MULT18X18 internal 75)
	)
	(tile 5 27 R4C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y21 VCC internal 1)
		(primitive_site SLICE_X36Y40 SLICEM internal 32)
		(primitive_site SLICE_X36Y41 SLICEM internal 32)
		(primitive_site SLICE_X37Y40 SLICEL internal 25)
		(primitive_site SLICE_X37Y41 SLICEL internal 25)
	)
	(tile 5 28 R4C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y21 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y21 VCC internal 1)
		(primitive_site SLICE_X38Y40 SLICEM internal 32)
		(primitive_site SLICE_X38Y41 SLICEM internal 32)
		(primitive_site SLICE_X39Y40 SLICEL internal 25)
		(primitive_site SLICE_X39Y41 SLICEL internal 25)
	)
	(tile 5 29 RIOIR4 RIOIS 5
		(primitive_site VCC_X24Y21 VCC internal 1)
		(primitive_site RLL_X23Y21 RESERVED_LL internal 8)
		(primitive_site E14 DIFFM bonded 21)
		(primitive_site E13 DIFFS bonded 21)
		(primitive_site NOPAD14 IOB unbonded 21)
	)
	(tile 5 30 RTERMR4 RTERM 0
	)
	(tile 6 0 GCLKHLR0TERMCLKH EMPTY0X2 0
	)
	(tile 6 1 GCLKHR1C0 GCLKH 1
		(primitive_site GSIG_X0Y1 GLOBALSIG internal 0)
	)
	(tile 6 2 GCLKHR1C1 GCLKH 1
		(primitive_site GSIG_X1Y1 GLOBALSIG internal 0)
	)
	(tile 6 3 GCLKHR1C2 GCLKH 1
		(primitive_site GSIG_X2Y1 GLOBALSIG internal 0)
	)
	(tile 6 4 GCLKHR1BRAMC1 GCLKH 1
		(primitive_site GSIG_X3Y1 GLOBALSIG internal 0)
	)
	(tile 6 5 BMGCLKHR1BSC1 BRAMSITE_GCLKH 0
	)
	(tile 6 6 GCLKHR1C3 GCLKH 1
		(primitive_site GSIG_X4Y1 GLOBALSIG internal 0)
	)
	(tile 6 7 GCLKHR1C4 GCLKH 1
		(primitive_site GSIG_X5Y1 GLOBALSIG internal 0)
	)
	(tile 6 8 LCLKVCR1 GCLKVC 0
	)
	(tile 6 9 GCLKHR1C5 GCLKH 1
		(primitive_site GSIG_X6Y1 GLOBALSIG internal 0)
	)
	(tile 6 10 GCLKHR1C6 GCLKH 1
		(primitive_site GSIG_X7Y1 GLOBALSIG internal 0)
	)
	(tile 6 11 GCLKHR1C7 GCLKH 1
		(primitive_site GSIG_X8Y1 GLOBALSIG internal 0)
	)
	(tile 6 12 GCLKHR1C8 GCLKH 1
		(primitive_site GSIG_X9Y1 GLOBALSIG internal 0)
	)
	(tile 6 13 GCLKHR1C9 GCLKH 1
		(primitive_site GSIG_X10Y1 GLOBALSIG internal 0)
	)
	(tile 6 14 GCLKHR1C10 GCLKH 1
		(primitive_site GSIG_X11Y1 GLOBALSIG internal 0)
	)
	(tile 6 15 CLKVCR1 CLKVC 0
	)
	(tile 6 16 GCLKHR1C11 GCLKH 1
		(primitive_site GSIG_X13Y1 GLOBALSIG internal 0)
	)
	(tile 6 17 GCLKHR1C12 GCLKH 1
		(primitive_site GSIG_X14Y1 GLOBALSIG internal 0)
	)
	(tile 6 18 GCLKHR1C13 GCLKH 1
		(primitive_site GSIG_X15Y1 GLOBALSIG internal 0)
	)
	(tile 6 19 GCLKHR1C14 GCLKH 1
		(primitive_site GSIG_X16Y1 GLOBALSIG internal 0)
	)
	(tile 6 20 GCLKHR1C15 GCLKH 1
		(primitive_site GSIG_X17Y1 GLOBALSIG internal 0)
	)
	(tile 6 21 GCLKHR1C16 GCLKH 1
		(primitive_site GSIG_X18Y1 GLOBALSIG internal 0)
	)
	(tile 6 22 RCLKVCR1 GCLKVC 0
	)
	(tile 6 23 GCLKHR1C17 GCLKH 1
		(primitive_site GSIG_X19Y1 GLOBALSIG internal 0)
	)
	(tile 6 24 GCLKHR1C18 GCLKH 1
		(primitive_site GSIG_X20Y1 GLOBALSIG internal 0)
	)
	(tile 6 25 GCLKHR1BRAMC2 GCLKH 1
		(primitive_site GSIG_X21Y1 GLOBALSIG internal 0)
	)
	(tile 6 26 BMGCLKHR1BSC2 BRAMSITE_GCLKH 0
	)
	(tile 6 27 GCLKHR1C19 GCLKH 1
		(primitive_site GSIG_X22Y1 GLOBALSIG internal 0)
	)
	(tile 6 28 GCLKHR1C20 GCLKH 1
		(primitive_site GSIG_X23Y1 GLOBALSIG internal 0)
	)
	(tile 6 29 GCLKHR1C21 GCLKH 1
		(primitive_site GSIG_X24Y1 GLOBALSIG internal 0)
	)
	(tile 6 30 GCLKHRR0TERM EMPTY0X2 0
	)
	(tile 7 0 LTERMR5 LTERM 0
	)
	(tile 7 1 LIOIR5 LIOIS 5
		(primitive_site VCC_X0Y20 VCC internal 1)
		(primitive_site RLL_X0Y20 RESERVED_LL internal 8)
		(primitive_site E1 DIFFS bonded 21)
		(primitive_site E2 DIFFM bonded 21)
		(primitive_site NOPAD64 IOB unbonded 21)
	)
	(tile 7 2 R5C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y20 VCC internal 1)
		(primitive_site SLICE_X0Y38 SLICEM internal 32)
		(primitive_site SLICE_X0Y39 SLICEM internal 32)
		(primitive_site SLICE_X1Y38 SLICEL internal 25)
		(primitive_site SLICE_X1Y39 SLICEL internal 25)
	)
	(tile 7 3 R5C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y20 VCC internal 1)
		(primitive_site SLICE_X2Y38 SLICEM internal 32)
		(primitive_site SLICE_X2Y39 SLICEM internal 32)
		(primitive_site SLICE_X3Y38 SLICEL internal 25)
		(primitive_site SLICE_X3Y39 SLICEL internal 25)
	)
	(tile 7 4 BRAMR5C1 BRAM3_SMALL 2
		(primitive_site RLL_X3Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y20 VCC internal 1)
	)
	(tile 7 5 BMR5C1 EMPTY64X76 0
	)
	(tile 7 6 R5C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y20 VCC internal 1)
		(primitive_site SLICE_X4Y38 SLICEM internal 32)
		(primitive_site SLICE_X4Y39 SLICEM internal 32)
		(primitive_site SLICE_X5Y38 SLICEL internal 25)
		(primitive_site SLICE_X5Y39 SLICEL internal 25)
	)
	(tile 7 7 R5C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y20 VCC internal 1)
		(primitive_site SLICE_X6Y38 SLICEM internal 32)
		(primitive_site SLICE_X6Y39 SLICEM internal 32)
		(primitive_site SLICE_X7Y38 SLICEL internal 25)
		(primitive_site SLICE_X7Y39 SLICEL internal 25)
	)
	(tile 7 8 LGCLKVR5 GCLKV 0
	)
	(tile 7 9 R5C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y20 VCC internal 1)
		(primitive_site SLICE_X8Y38 SLICEM internal 32)
		(primitive_site SLICE_X8Y39 SLICEM internal 32)
		(primitive_site SLICE_X9Y38 SLICEL internal 25)
		(primitive_site SLICE_X9Y39 SLICEL internal 25)
	)
	(tile 7 10 R5C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y20 VCC internal 1)
		(primitive_site SLICE_X10Y38 SLICEM internal 32)
		(primitive_site SLICE_X10Y39 SLICEM internal 32)
		(primitive_site SLICE_X11Y38 SLICEL internal 25)
		(primitive_site SLICE_X11Y39 SLICEL internal 25)
	)
	(tile 7 11 R5C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y20 VCC internal 1)
		(primitive_site SLICE_X12Y38 SLICEM internal 32)
		(primitive_site SLICE_X12Y39 SLICEM internal 32)
		(primitive_site SLICE_X13Y38 SLICEL internal 25)
		(primitive_site SLICE_X13Y39 SLICEL internal 25)
	)
	(tile 7 12 R5C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y20 VCC internal 1)
		(primitive_site SLICE_X14Y38 SLICEM internal 32)
		(primitive_site SLICE_X14Y39 SLICEM internal 32)
		(primitive_site SLICE_X15Y38 SLICEL internal 25)
		(primitive_site SLICE_X15Y39 SLICEL internal 25)
	)
	(tile 7 13 R5C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y20 VCC internal 1)
		(primitive_site SLICE_X16Y38 SLICEM internal 32)
		(primitive_site SLICE_X16Y39 SLICEM internal 32)
		(primitive_site SLICE_X17Y38 SLICEL internal 25)
		(primitive_site SLICE_X17Y39 SLICEL internal 25)
	)
	(tile 7 14 R5C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y20 VCC internal 1)
		(primitive_site SLICE_X18Y38 SLICEM internal 32)
		(primitive_site SLICE_X18Y39 SLICEM internal 32)
		(primitive_site SLICE_X19Y38 SLICEL internal 25)
		(primitive_site SLICE_X19Y39 SLICEL internal 25)
	)
	(tile 7 15 VMR5 CLKV 0
	)
	(tile 7 16 R5C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y20 VCC internal 1)
		(primitive_site SLICE_X20Y38 SLICEM internal 32)
		(primitive_site SLICE_X20Y39 SLICEM internal 32)
		(primitive_site SLICE_X21Y38 SLICEL internal 25)
		(primitive_site SLICE_X21Y39 SLICEL internal 25)
	)
	(tile 7 17 R5C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y20 VCC internal 1)
		(primitive_site SLICE_X22Y38 SLICEM internal 32)
		(primitive_site SLICE_X22Y39 SLICEM internal 32)
		(primitive_site SLICE_X23Y38 SLICEL internal 25)
		(primitive_site SLICE_X23Y39 SLICEL internal 25)
	)
	(tile 7 18 R5C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y20 VCC internal 1)
		(primitive_site SLICE_X24Y38 SLICEM internal 32)
		(primitive_site SLICE_X24Y39 SLICEM internal 32)
		(primitive_site SLICE_X25Y38 SLICEL internal 25)
		(primitive_site SLICE_X25Y39 SLICEL internal 25)
	)
	(tile 7 19 R5C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y20 VCC internal 1)
		(primitive_site SLICE_X26Y38 SLICEM internal 32)
		(primitive_site SLICE_X26Y39 SLICEM internal 32)
		(primitive_site SLICE_X27Y38 SLICEL internal 25)
		(primitive_site SLICE_X27Y39 SLICEL internal 25)
	)
	(tile 7 20 R5C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y20 VCC internal 1)
		(primitive_site SLICE_X28Y38 SLICEM internal 32)
		(primitive_site SLICE_X28Y39 SLICEM internal 32)
		(primitive_site SLICE_X29Y38 SLICEL internal 25)
		(primitive_site SLICE_X29Y39 SLICEL internal 25)
	)
	(tile 7 21 R5C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y20 VCC internal 1)
		(primitive_site SLICE_X30Y38 SLICEM internal 32)
		(primitive_site SLICE_X30Y39 SLICEM internal 32)
		(primitive_site SLICE_X31Y38 SLICEL internal 25)
		(primitive_site SLICE_X31Y39 SLICEL internal 25)
	)
	(tile 7 22 RGCLKVR5 GCLKV 0
	)
	(tile 7 23 R5C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y20 VCC internal 1)
		(primitive_site SLICE_X32Y38 SLICEM internal 32)
		(primitive_site SLICE_X32Y39 SLICEM internal 32)
		(primitive_site SLICE_X33Y38 SLICEL internal 25)
		(primitive_site SLICE_X33Y39 SLICEL internal 25)
	)
	(tile 7 24 R5C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y20 VCC internal 1)
		(primitive_site SLICE_X34Y38 SLICEM internal 32)
		(primitive_site SLICE_X34Y39 SLICEM internal 32)
		(primitive_site SLICE_X35Y38 SLICEL internal 25)
		(primitive_site SLICE_X35Y39 SLICEL internal 25)
	)
	(tile 7 25 BRAMR5C2 BRAM3_SMALL 2
		(primitive_site RLL_X20Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y20 VCC internal 1)
	)
	(tile 7 26 BMR5C2 EMPTY64X76 0
	)
	(tile 7 27 R5C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y20 VCC internal 1)
		(primitive_site SLICE_X36Y38 SLICEM internal 32)
		(primitive_site SLICE_X36Y39 SLICEM internal 32)
		(primitive_site SLICE_X37Y38 SLICEL internal 25)
		(primitive_site SLICE_X37Y39 SLICEL internal 25)
	)
	(tile 7 28 R5C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y20 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y20 VCC internal 1)
		(primitive_site SLICE_X38Y38 SLICEM internal 32)
		(primitive_site SLICE_X38Y39 SLICEM internal 32)
		(primitive_site SLICE_X39Y38 SLICEL internal 25)
		(primitive_site SLICE_X39Y39 SLICEL internal 25)
	)
	(tile 7 29 RIOIR5 RIOIS 5
		(primitive_site VCC_X24Y20 VCC internal 1)
		(primitive_site RLL_X23Y20 RESERVED_LL internal 8)
		(primitive_site E16 DIFFM bonded 21)
		(primitive_site E15 DIFFS bonded 21)
		(primitive_site NOPAD15 IOB unbonded 21)
	)
	(tile 7 30 RTERMR5 RTERM 0
	)
	(tile 8 0 LTERMR6 LTERM 0
	)
	(tile 8 1 LIOIR6 LIOIS 5
		(primitive_site VCC_X0Y19 VCC internal 1)
		(primitive_site RLL_X0Y19 RESERVED_LL internal 8)
		(primitive_site F4 DIFFS bonded 21)
		(primitive_site E4 DIFFM bonded 21)
		(primitive_site NOPAD63 IOB unbonded 21)
	)
	(tile 8 2 R6C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y19 VCC internal 1)
		(primitive_site SLICE_X0Y36 SLICEM internal 32)
		(primitive_site SLICE_X0Y37 SLICEM internal 32)
		(primitive_site SLICE_X1Y36 SLICEL internal 25)
		(primitive_site SLICE_X1Y37 SLICEL internal 25)
	)
	(tile 8 3 R6C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y19 VCC internal 1)
		(primitive_site SLICE_X2Y36 SLICEM internal 32)
		(primitive_site SLICE_X2Y37 SLICEM internal 32)
		(primitive_site SLICE_X3Y36 SLICEL internal 25)
		(primitive_site SLICE_X3Y37 SLICEL internal 25)
	)
	(tile 8 4 BRAMR6C1 BRAM2_SMALL 2
		(primitive_site RLL_X3Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y19 VCC internal 1)
	)
	(tile 8 5 BMR6C1 EMPTY64X76 0
	)
	(tile 8 6 R6C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y19 VCC internal 1)
		(primitive_site SLICE_X4Y36 SLICEM internal 32)
		(primitive_site SLICE_X4Y37 SLICEM internal 32)
		(primitive_site SLICE_X5Y36 SLICEL internal 25)
		(primitive_site SLICE_X5Y37 SLICEL internal 25)
	)
	(tile 8 7 R6C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y19 VCC internal 1)
		(primitive_site SLICE_X6Y36 SLICEM internal 32)
		(primitive_site SLICE_X6Y37 SLICEM internal 32)
		(primitive_site SLICE_X7Y36 SLICEL internal 25)
		(primitive_site SLICE_X7Y37 SLICEL internal 25)
	)
	(tile 8 8 LGCLKVR6 GCLKV 0
	)
	(tile 8 9 R6C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y19 VCC internal 1)
		(primitive_site SLICE_X8Y36 SLICEM internal 32)
		(primitive_site SLICE_X8Y37 SLICEM internal 32)
		(primitive_site SLICE_X9Y36 SLICEL internal 25)
		(primitive_site SLICE_X9Y37 SLICEL internal 25)
	)
	(tile 8 10 R6C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y19 VCC internal 1)
		(primitive_site SLICE_X10Y36 SLICEM internal 32)
		(primitive_site SLICE_X10Y37 SLICEM internal 32)
		(primitive_site SLICE_X11Y36 SLICEL internal 25)
		(primitive_site SLICE_X11Y37 SLICEL internal 25)
	)
	(tile 8 11 R6C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y19 VCC internal 1)
		(primitive_site SLICE_X12Y36 SLICEM internal 32)
		(primitive_site SLICE_X12Y37 SLICEM internal 32)
		(primitive_site SLICE_X13Y36 SLICEL internal 25)
		(primitive_site SLICE_X13Y37 SLICEL internal 25)
	)
	(tile 8 12 R6C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y19 VCC internal 1)
		(primitive_site SLICE_X14Y36 SLICEM internal 32)
		(primitive_site SLICE_X14Y37 SLICEM internal 32)
		(primitive_site SLICE_X15Y36 SLICEL internal 25)
		(primitive_site SLICE_X15Y37 SLICEL internal 25)
	)
	(tile 8 13 R6C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y19 VCC internal 1)
		(primitive_site SLICE_X16Y36 SLICEM internal 32)
		(primitive_site SLICE_X16Y37 SLICEM internal 32)
		(primitive_site SLICE_X17Y36 SLICEL internal 25)
		(primitive_site SLICE_X17Y37 SLICEL internal 25)
	)
	(tile 8 14 R6C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y19 VCC internal 1)
		(primitive_site SLICE_X18Y36 SLICEM internal 32)
		(primitive_site SLICE_X18Y37 SLICEM internal 32)
		(primitive_site SLICE_X19Y36 SLICEL internal 25)
		(primitive_site SLICE_X19Y37 SLICEL internal 25)
	)
	(tile 8 15 VMR6 CLKV 0
	)
	(tile 8 16 R6C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y19 VCC internal 1)
		(primitive_site SLICE_X20Y36 SLICEM internal 32)
		(primitive_site SLICE_X20Y37 SLICEM internal 32)
		(primitive_site SLICE_X21Y36 SLICEL internal 25)
		(primitive_site SLICE_X21Y37 SLICEL internal 25)
	)
	(tile 8 17 R6C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y19 VCC internal 1)
		(primitive_site SLICE_X22Y36 SLICEM internal 32)
		(primitive_site SLICE_X22Y37 SLICEM internal 32)
		(primitive_site SLICE_X23Y36 SLICEL internal 25)
		(primitive_site SLICE_X23Y37 SLICEL internal 25)
	)
	(tile 8 18 R6C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y19 VCC internal 1)
		(primitive_site SLICE_X24Y36 SLICEM internal 32)
		(primitive_site SLICE_X24Y37 SLICEM internal 32)
		(primitive_site SLICE_X25Y36 SLICEL internal 25)
		(primitive_site SLICE_X25Y37 SLICEL internal 25)
	)
	(tile 8 19 R6C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y19 VCC internal 1)
		(primitive_site SLICE_X26Y36 SLICEM internal 32)
		(primitive_site SLICE_X26Y37 SLICEM internal 32)
		(primitive_site SLICE_X27Y36 SLICEL internal 25)
		(primitive_site SLICE_X27Y37 SLICEL internal 25)
	)
	(tile 8 20 R6C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y19 VCC internal 1)
		(primitive_site SLICE_X28Y36 SLICEM internal 32)
		(primitive_site SLICE_X28Y37 SLICEM internal 32)
		(primitive_site SLICE_X29Y36 SLICEL internal 25)
		(primitive_site SLICE_X29Y37 SLICEL internal 25)
	)
	(tile 8 21 R6C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y19 VCC internal 1)
		(primitive_site SLICE_X30Y36 SLICEM internal 32)
		(primitive_site SLICE_X30Y37 SLICEM internal 32)
		(primitive_site SLICE_X31Y36 SLICEL internal 25)
		(primitive_site SLICE_X31Y37 SLICEL internal 25)
	)
	(tile 8 22 RGCLKVR6 GCLKV 0
	)
	(tile 8 23 R6C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y19 VCC internal 1)
		(primitive_site SLICE_X32Y36 SLICEM internal 32)
		(primitive_site SLICE_X32Y37 SLICEM internal 32)
		(primitive_site SLICE_X33Y36 SLICEL internal 25)
		(primitive_site SLICE_X33Y37 SLICEL internal 25)
	)
	(tile 8 24 R6C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y19 VCC internal 1)
		(primitive_site SLICE_X34Y36 SLICEM internal 32)
		(primitive_site SLICE_X34Y37 SLICEM internal 32)
		(primitive_site SLICE_X35Y36 SLICEL internal 25)
		(primitive_site SLICE_X35Y37 SLICEL internal 25)
	)
	(tile 8 25 BRAMR6C2 BRAM2_SMALL 2
		(primitive_site RLL_X20Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y19 VCC internal 1)
	)
	(tile 8 26 BMR6C2 EMPTY64X76 0
	)
	(tile 8 27 R6C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y19 VCC internal 1)
		(primitive_site SLICE_X36Y36 SLICEM internal 32)
		(primitive_site SLICE_X36Y37 SLICEM internal 32)
		(primitive_site SLICE_X37Y36 SLICEL internal 25)
		(primitive_site SLICE_X37Y37 SLICEL internal 25)
	)
	(tile 8 28 R6C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y19 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y19 VCC internal 1)
		(primitive_site SLICE_X38Y36 SLICEM internal 32)
		(primitive_site SLICE_X38Y37 SLICEM internal 32)
		(primitive_site SLICE_X39Y36 SLICEL internal 25)
		(primitive_site SLICE_X39Y37 SLICEL internal 25)
	)
	(tile 8 29 RIOIR6 RIOIS 5
		(primitive_site VCC_X24Y19 VCC internal 1)
		(primitive_site RLL_X23Y19 RESERVED_LL internal 8)
		(primitive_site F13 DIFFM bonded 21)
		(primitive_site F12 DIFFS bonded 21)
		(primitive_site NOPAD16 IOB unbonded 21)
	)
	(tile 8 30 RTERMR6 RTERM 0
	)
	(tile 9 0 LTERMR7 LTERM 0
	)
	(tile 9 1 LIOIR7 LIOIS 5
		(primitive_site VCC_X0Y18 VCC internal 1)
		(primitive_site RLL_X0Y18 RESERVED_LL internal 8)
		(primitive_site F2 DIFFS bonded 21)
		(primitive_site F3 DIFFM bonded 21)
		(primitive_site NOPAD62 IOB unbonded 21)
	)
	(tile 9 2 R7C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y18 VCC internal 1)
		(primitive_site SLICE_X0Y34 SLICEM internal 32)
		(primitive_site SLICE_X0Y35 SLICEM internal 32)
		(primitive_site SLICE_X1Y34 SLICEL internal 25)
		(primitive_site SLICE_X1Y35 SLICEL internal 25)
	)
	(tile 9 3 R7C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y18 VCC internal 1)
		(primitive_site SLICE_X2Y34 SLICEM internal 32)
		(primitive_site SLICE_X2Y35 SLICEM internal 32)
		(primitive_site SLICE_X3Y34 SLICEL internal 25)
		(primitive_site SLICE_X3Y35 SLICEL internal 25)
	)
	(tile 9 4 BRAMR7C1 BRAM1_SMALL 2
		(primitive_site RLL_X3Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y18 VCC internal 1)
	)
	(tile 9 5 BMR7C1 EMPTY64X76 0
	)
	(tile 9 6 R7C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y18 VCC internal 1)
		(primitive_site SLICE_X4Y34 SLICEM internal 32)
		(primitive_site SLICE_X4Y35 SLICEM internal 32)
		(primitive_site SLICE_X5Y34 SLICEL internal 25)
		(primitive_site SLICE_X5Y35 SLICEL internal 25)
	)
	(tile 9 7 R7C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y18 VCC internal 1)
		(primitive_site SLICE_X6Y34 SLICEM internal 32)
		(primitive_site SLICE_X6Y35 SLICEM internal 32)
		(primitive_site SLICE_X7Y34 SLICEL internal 25)
		(primitive_site SLICE_X7Y35 SLICEL internal 25)
	)
	(tile 9 8 LGCLKVR7 GCLKV 0
	)
	(tile 9 9 R7C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y18 VCC internal 1)
		(primitive_site SLICE_X8Y34 SLICEM internal 32)
		(primitive_site SLICE_X8Y35 SLICEM internal 32)
		(primitive_site SLICE_X9Y34 SLICEL internal 25)
		(primitive_site SLICE_X9Y35 SLICEL internal 25)
	)
	(tile 9 10 R7C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y18 VCC internal 1)
		(primitive_site SLICE_X10Y34 SLICEM internal 32)
		(primitive_site SLICE_X10Y35 SLICEM internal 32)
		(primitive_site SLICE_X11Y34 SLICEL internal 25)
		(primitive_site SLICE_X11Y35 SLICEL internal 25)
	)
	(tile 9 11 R7C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y18 VCC internal 1)
		(primitive_site SLICE_X12Y34 SLICEM internal 32)
		(primitive_site SLICE_X12Y35 SLICEM internal 32)
		(primitive_site SLICE_X13Y34 SLICEL internal 25)
		(primitive_site SLICE_X13Y35 SLICEL internal 25)
	)
	(tile 9 12 R7C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y18 VCC internal 1)
		(primitive_site SLICE_X14Y34 SLICEM internal 32)
		(primitive_site SLICE_X14Y35 SLICEM internal 32)
		(primitive_site SLICE_X15Y34 SLICEL internal 25)
		(primitive_site SLICE_X15Y35 SLICEL internal 25)
	)
	(tile 9 13 R7C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y18 VCC internal 1)
		(primitive_site SLICE_X16Y34 SLICEM internal 32)
		(primitive_site SLICE_X16Y35 SLICEM internal 32)
		(primitive_site SLICE_X17Y34 SLICEL internal 25)
		(primitive_site SLICE_X17Y35 SLICEL internal 25)
	)
	(tile 9 14 R7C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y18 VCC internal 1)
		(primitive_site SLICE_X18Y34 SLICEM internal 32)
		(primitive_site SLICE_X18Y35 SLICEM internal 32)
		(primitive_site SLICE_X19Y34 SLICEL internal 25)
		(primitive_site SLICE_X19Y35 SLICEL internal 25)
	)
	(tile 9 15 VMR7 CLKV 0
	)
	(tile 9 16 R7C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y18 VCC internal 1)
		(primitive_site SLICE_X20Y34 SLICEM internal 32)
		(primitive_site SLICE_X20Y35 SLICEM internal 32)
		(primitive_site SLICE_X21Y34 SLICEL internal 25)
		(primitive_site SLICE_X21Y35 SLICEL internal 25)
	)
	(tile 9 17 R7C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y18 VCC internal 1)
		(primitive_site SLICE_X22Y34 SLICEM internal 32)
		(primitive_site SLICE_X22Y35 SLICEM internal 32)
		(primitive_site SLICE_X23Y34 SLICEL internal 25)
		(primitive_site SLICE_X23Y35 SLICEL internal 25)
	)
	(tile 9 18 R7C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y18 VCC internal 1)
		(primitive_site SLICE_X24Y34 SLICEM internal 32)
		(primitive_site SLICE_X24Y35 SLICEM internal 32)
		(primitive_site SLICE_X25Y34 SLICEL internal 25)
		(primitive_site SLICE_X25Y35 SLICEL internal 25)
	)
	(tile 9 19 R7C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y18 VCC internal 1)
		(primitive_site SLICE_X26Y34 SLICEM internal 32)
		(primitive_site SLICE_X26Y35 SLICEM internal 32)
		(primitive_site SLICE_X27Y34 SLICEL internal 25)
		(primitive_site SLICE_X27Y35 SLICEL internal 25)
	)
	(tile 9 20 R7C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y18 VCC internal 1)
		(primitive_site SLICE_X28Y34 SLICEM internal 32)
		(primitive_site SLICE_X28Y35 SLICEM internal 32)
		(primitive_site SLICE_X29Y34 SLICEL internal 25)
		(primitive_site SLICE_X29Y35 SLICEL internal 25)
	)
	(tile 9 21 R7C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y18 VCC internal 1)
		(primitive_site SLICE_X30Y34 SLICEM internal 32)
		(primitive_site SLICE_X30Y35 SLICEM internal 32)
		(primitive_site SLICE_X31Y34 SLICEL internal 25)
		(primitive_site SLICE_X31Y35 SLICEL internal 25)
	)
	(tile 9 22 RGCLKVR7 GCLKV 0
	)
	(tile 9 23 R7C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y18 VCC internal 1)
		(primitive_site SLICE_X32Y34 SLICEM internal 32)
		(primitive_site SLICE_X32Y35 SLICEM internal 32)
		(primitive_site SLICE_X33Y34 SLICEL internal 25)
		(primitive_site SLICE_X33Y35 SLICEL internal 25)
	)
	(tile 9 24 R7C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y18 VCC internal 1)
		(primitive_site SLICE_X34Y34 SLICEM internal 32)
		(primitive_site SLICE_X34Y35 SLICEM internal 32)
		(primitive_site SLICE_X35Y34 SLICEL internal 25)
		(primitive_site SLICE_X35Y35 SLICEL internal 25)
	)
	(tile 9 25 BRAMR7C2 BRAM1_SMALL 2
		(primitive_site RLL_X20Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y18 VCC internal 1)
	)
	(tile 9 26 BMR7C2 EMPTY64X76 0
	)
	(tile 9 27 R7C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y18 VCC internal 1)
		(primitive_site SLICE_X36Y34 SLICEM internal 32)
		(primitive_site SLICE_X36Y35 SLICEM internal 32)
		(primitive_site SLICE_X37Y34 SLICEL internal 25)
		(primitive_site SLICE_X37Y35 SLICEL internal 25)
	)
	(tile 9 28 R7C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y18 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y18 VCC internal 1)
		(primitive_site SLICE_X38Y34 SLICEM internal 32)
		(primitive_site SLICE_X38Y35 SLICEM internal 32)
		(primitive_site SLICE_X39Y34 SLICEL internal 25)
		(primitive_site SLICE_X39Y35 SLICEL internal 25)
	)
	(tile 9 29 RIOIR7 RIOIS 5
		(primitive_site VCC_X24Y18 VCC internal 1)
		(primitive_site RLL_X23Y18 RESERVED_LL internal 8)
		(primitive_site F15 DIFFM bonded 21)
		(primitive_site F14 DIFFS bonded 21)
		(primitive_site NOPAD17 IOB unbonded 21)
	)
	(tile 9 30 RTERMR7 RTERM 0
	)
	(tile 10 0 LTERMR8 LTERM 0
	)
	(tile 10 1 LIOIR8 LIOIS 5
		(primitive_site VCC_X0Y17 VCC internal 1)
		(primitive_site RLL_X0Y17 RESERVED_LL internal 8)
		(primitive_site G5 DIFFS bonded 21)
		(primitive_site F5 DIFFM bonded 21)
		(primitive_site NOPAD61 IOB unbonded 21)
	)
	(tile 10 2 R8C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y17 VCC internal 1)
		(primitive_site SLICE_X0Y32 SLICEM internal 32)
		(primitive_site SLICE_X0Y33 SLICEM internal 32)
		(primitive_site SLICE_X1Y32 SLICEL internal 25)
		(primitive_site SLICE_X1Y33 SLICEL internal 25)
	)
	(tile 10 3 R8C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y17 VCC internal 1)
		(primitive_site SLICE_X2Y32 SLICEM internal 32)
		(primitive_site SLICE_X2Y33 SLICEM internal 32)
		(primitive_site SLICE_X3Y32 SLICEL internal 25)
		(primitive_site SLICE_X3Y33 SLICEL internal 25)
	)
	(tile 10 4 BRAMR8C1 BRAM0_SMALL 2
		(primitive_site RLL_X3Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y17 VCC internal 1)
	)
	(tile 10 5 BMR8C1 BRAMSITE 2
		(primitive_site RAMB16_X0Y4 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y4 MULT18X18 internal 75)
	)
	(tile 10 6 R8C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y17 VCC internal 1)
		(primitive_site SLICE_X4Y32 SLICEM internal 32)
		(primitive_site SLICE_X4Y33 SLICEM internal 32)
		(primitive_site SLICE_X5Y32 SLICEL internal 25)
		(primitive_site SLICE_X5Y33 SLICEL internal 25)
	)
	(tile 10 7 R8C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y17 VCC internal 1)
		(primitive_site SLICE_X6Y32 SLICEM internal 32)
		(primitive_site SLICE_X6Y33 SLICEM internal 32)
		(primitive_site SLICE_X7Y32 SLICEL internal 25)
		(primitive_site SLICE_X7Y33 SLICEL internal 25)
	)
	(tile 10 8 LGCLKVR8 GCLKV 0
	)
	(tile 10 9 R8C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y17 VCC internal 1)
		(primitive_site SLICE_X8Y32 SLICEM internal 32)
		(primitive_site SLICE_X8Y33 SLICEM internal 32)
		(primitive_site SLICE_X9Y32 SLICEL internal 25)
		(primitive_site SLICE_X9Y33 SLICEL internal 25)
	)
	(tile 10 10 R8C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y17 VCC internal 1)
		(primitive_site SLICE_X10Y32 SLICEM internal 32)
		(primitive_site SLICE_X10Y33 SLICEM internal 32)
		(primitive_site SLICE_X11Y32 SLICEL internal 25)
		(primitive_site SLICE_X11Y33 SLICEL internal 25)
	)
	(tile 10 11 R8C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y17 VCC internal 1)
		(primitive_site SLICE_X12Y32 SLICEM internal 32)
		(primitive_site SLICE_X12Y33 SLICEM internal 32)
		(primitive_site SLICE_X13Y32 SLICEL internal 25)
		(primitive_site SLICE_X13Y33 SLICEL internal 25)
	)
	(tile 10 12 R8C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y17 VCC internal 1)
		(primitive_site SLICE_X14Y32 SLICEM internal 32)
		(primitive_site SLICE_X14Y33 SLICEM internal 32)
		(primitive_site SLICE_X15Y32 SLICEL internal 25)
		(primitive_site SLICE_X15Y33 SLICEL internal 25)
	)
	(tile 10 13 R8C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y17 VCC internal 1)
		(primitive_site SLICE_X16Y32 SLICEM internal 32)
		(primitive_site SLICE_X16Y33 SLICEM internal 32)
		(primitive_site SLICE_X17Y32 SLICEL internal 25)
		(primitive_site SLICE_X17Y33 SLICEL internal 25)
	)
	(tile 10 14 R8C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y17 VCC internal 1)
		(primitive_site SLICE_X18Y32 SLICEM internal 32)
		(primitive_site SLICE_X18Y33 SLICEM internal 32)
		(primitive_site SLICE_X19Y32 SLICEL internal 25)
		(primitive_site SLICE_X19Y33 SLICEL internal 25)
	)
	(tile 10 15 VMR8 CLKV 0
	)
	(tile 10 16 R8C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y17 VCC internal 1)
		(primitive_site SLICE_X20Y32 SLICEM internal 32)
		(primitive_site SLICE_X20Y33 SLICEM internal 32)
		(primitive_site SLICE_X21Y32 SLICEL internal 25)
		(primitive_site SLICE_X21Y33 SLICEL internal 25)
	)
	(tile 10 17 R8C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y17 VCC internal 1)
		(primitive_site SLICE_X22Y32 SLICEM internal 32)
		(primitive_site SLICE_X22Y33 SLICEM internal 32)
		(primitive_site SLICE_X23Y32 SLICEL internal 25)
		(primitive_site SLICE_X23Y33 SLICEL internal 25)
	)
	(tile 10 18 R8C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y17 VCC internal 1)
		(primitive_site SLICE_X24Y32 SLICEM internal 32)
		(primitive_site SLICE_X24Y33 SLICEM internal 32)
		(primitive_site SLICE_X25Y32 SLICEL internal 25)
		(primitive_site SLICE_X25Y33 SLICEL internal 25)
	)
	(tile 10 19 R8C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y17 VCC internal 1)
		(primitive_site SLICE_X26Y32 SLICEM internal 32)
		(primitive_site SLICE_X26Y33 SLICEM internal 32)
		(primitive_site SLICE_X27Y32 SLICEL internal 25)
		(primitive_site SLICE_X27Y33 SLICEL internal 25)
	)
	(tile 10 20 R8C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y17 VCC internal 1)
		(primitive_site SLICE_X28Y32 SLICEM internal 32)
		(primitive_site SLICE_X28Y33 SLICEM internal 32)
		(primitive_site SLICE_X29Y32 SLICEL internal 25)
		(primitive_site SLICE_X29Y33 SLICEL internal 25)
	)
	(tile 10 21 R8C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y17 VCC internal 1)
		(primitive_site SLICE_X30Y32 SLICEM internal 32)
		(primitive_site SLICE_X30Y33 SLICEM internal 32)
		(primitive_site SLICE_X31Y32 SLICEL internal 25)
		(primitive_site SLICE_X31Y33 SLICEL internal 25)
	)
	(tile 10 22 RGCLKVR8 GCLKV 0
	)
	(tile 10 23 R8C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y17 VCC internal 1)
		(primitive_site SLICE_X32Y32 SLICEM internal 32)
		(primitive_site SLICE_X32Y33 SLICEM internal 32)
		(primitive_site SLICE_X33Y32 SLICEL internal 25)
		(primitive_site SLICE_X33Y33 SLICEL internal 25)
	)
	(tile 10 24 R8C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y17 VCC internal 1)
		(primitive_site SLICE_X34Y32 SLICEM internal 32)
		(primitive_site SLICE_X34Y33 SLICEM internal 32)
		(primitive_site SLICE_X35Y32 SLICEL internal 25)
		(primitive_site SLICE_X35Y33 SLICEL internal 25)
	)
	(tile 10 25 BRAMR8C2 BRAM0_SMALL 2
		(primitive_site RLL_X20Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y17 VCC internal 1)
	)
	(tile 10 26 BMR8C2 BRAMSITE 2
		(primitive_site RAMB16_X1Y4 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y4 MULT18X18 internal 75)
	)
	(tile 10 27 R8C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y17 VCC internal 1)
		(primitive_site SLICE_X36Y32 SLICEM internal 32)
		(primitive_site SLICE_X36Y33 SLICEM internal 32)
		(primitive_site SLICE_X37Y32 SLICEL internal 25)
		(primitive_site SLICE_X37Y33 SLICEL internal 25)
	)
	(tile 10 28 R8C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y17 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y17 VCC internal 1)
		(primitive_site SLICE_X38Y32 SLICEM internal 32)
		(primitive_site SLICE_X38Y33 SLICEM internal 32)
		(primitive_site SLICE_X39Y32 SLICEL internal 25)
		(primitive_site SLICE_X39Y33 SLICEL internal 25)
	)
	(tile 10 29 RIOIR8 RIOIS 5
		(primitive_site VCC_X24Y17 VCC internal 1)
		(primitive_site RLL_X23Y17 RESERVED_LL internal 8)
		(primitive_site G13 DIFFM bonded 21)
		(primitive_site G12 DIFFS bonded 21)
		(primitive_site NOPAD18 IOB unbonded 21)
	)
	(tile 10 30 RTERMR8 RTERM 0
	)
	(tile 11 0 LTERMR9 LTERM 0
	)
	(tile 11 1 LIOIR9 LIOIS 5
		(primitive_site VCC_X0Y16 VCC internal 1)
		(primitive_site RLL_X0Y16 RESERVED_LL internal 8)
		(primitive_site G3 DIFFS bonded 21)
		(primitive_site G4 DIFFM bonded 21)
		(primitive_site NOPAD60 IOB unbonded 21)
	)
	(tile 11 2 R9C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y16 VCC internal 1)
		(primitive_site SLICE_X0Y30 SLICEM internal 32)
		(primitive_site SLICE_X0Y31 SLICEM internal 32)
		(primitive_site SLICE_X1Y30 SLICEL internal 25)
		(primitive_site SLICE_X1Y31 SLICEL internal 25)
	)
	(tile 11 3 R9C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y16 VCC internal 1)
		(primitive_site SLICE_X2Y30 SLICEM internal 32)
		(primitive_site SLICE_X2Y31 SLICEM internal 32)
		(primitive_site SLICE_X3Y30 SLICEL internal 25)
		(primitive_site SLICE_X3Y31 SLICEL internal 25)
	)
	(tile 11 4 BRAMR9C1 BRAM3_SMALL 2
		(primitive_site RLL_X3Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y16 VCC internal 1)
	)
	(tile 11 5 BMR9C1 EMPTY64X76 0
	)
	(tile 11 6 R9C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y16 VCC internal 1)
		(primitive_site SLICE_X4Y30 SLICEM internal 32)
		(primitive_site SLICE_X4Y31 SLICEM internal 32)
		(primitive_site SLICE_X5Y30 SLICEL internal 25)
		(primitive_site SLICE_X5Y31 SLICEL internal 25)
	)
	(tile 11 7 R9C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y16 VCC internal 1)
		(primitive_site SLICE_X6Y30 SLICEM internal 32)
		(primitive_site SLICE_X6Y31 SLICEM internal 32)
		(primitive_site SLICE_X7Y30 SLICEL internal 25)
		(primitive_site SLICE_X7Y31 SLICEL internal 25)
	)
	(tile 11 8 LGCLKVR9 GCLKV 0
	)
	(tile 11 9 R9C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y16 VCC internal 1)
		(primitive_site SLICE_X8Y30 SLICEM internal 32)
		(primitive_site SLICE_X8Y31 SLICEM internal 32)
		(primitive_site SLICE_X9Y30 SLICEL internal 25)
		(primitive_site SLICE_X9Y31 SLICEL internal 25)
	)
	(tile 11 10 R9C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y16 VCC internal 1)
		(primitive_site SLICE_X10Y30 SLICEM internal 32)
		(primitive_site SLICE_X10Y31 SLICEM internal 32)
		(primitive_site SLICE_X11Y30 SLICEL internal 25)
		(primitive_site SLICE_X11Y31 SLICEL internal 25)
	)
	(tile 11 11 R9C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y16 VCC internal 1)
		(primitive_site SLICE_X12Y30 SLICEM internal 32)
		(primitive_site SLICE_X12Y31 SLICEM internal 32)
		(primitive_site SLICE_X13Y30 SLICEL internal 25)
		(primitive_site SLICE_X13Y31 SLICEL internal 25)
	)
	(tile 11 12 R9C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y16 VCC internal 1)
		(primitive_site SLICE_X14Y30 SLICEM internal 32)
		(primitive_site SLICE_X14Y31 SLICEM internal 32)
		(primitive_site SLICE_X15Y30 SLICEL internal 25)
		(primitive_site SLICE_X15Y31 SLICEL internal 25)
	)
	(tile 11 13 R9C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y16 VCC internal 1)
		(primitive_site SLICE_X16Y30 SLICEM internal 32)
		(primitive_site SLICE_X16Y31 SLICEM internal 32)
		(primitive_site SLICE_X17Y30 SLICEL internal 25)
		(primitive_site SLICE_X17Y31 SLICEL internal 25)
	)
	(tile 11 14 R9C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y16 VCC internal 1)
		(primitive_site SLICE_X18Y30 SLICEM internal 32)
		(primitive_site SLICE_X18Y31 SLICEM internal 32)
		(primitive_site SLICE_X19Y30 SLICEL internal 25)
		(primitive_site SLICE_X19Y31 SLICEL internal 25)
	)
	(tile 11 15 VMR9 CLKV 0
	)
	(tile 11 16 R9C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y16 VCC internal 1)
		(primitive_site SLICE_X20Y30 SLICEM internal 32)
		(primitive_site SLICE_X20Y31 SLICEM internal 32)
		(primitive_site SLICE_X21Y30 SLICEL internal 25)
		(primitive_site SLICE_X21Y31 SLICEL internal 25)
	)
	(tile 11 17 R9C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y16 VCC internal 1)
		(primitive_site SLICE_X22Y30 SLICEM internal 32)
		(primitive_site SLICE_X22Y31 SLICEM internal 32)
		(primitive_site SLICE_X23Y30 SLICEL internal 25)
		(primitive_site SLICE_X23Y31 SLICEL internal 25)
	)
	(tile 11 18 R9C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y16 VCC internal 1)
		(primitive_site SLICE_X24Y30 SLICEM internal 32)
		(primitive_site SLICE_X24Y31 SLICEM internal 32)
		(primitive_site SLICE_X25Y30 SLICEL internal 25)
		(primitive_site SLICE_X25Y31 SLICEL internal 25)
	)
	(tile 11 19 R9C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y16 VCC internal 1)
		(primitive_site SLICE_X26Y30 SLICEM internal 32)
		(primitive_site SLICE_X26Y31 SLICEM internal 32)
		(primitive_site SLICE_X27Y30 SLICEL internal 25)
		(primitive_site SLICE_X27Y31 SLICEL internal 25)
	)
	(tile 11 20 R9C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y16 VCC internal 1)
		(primitive_site SLICE_X28Y30 SLICEM internal 32)
		(primitive_site SLICE_X28Y31 SLICEM internal 32)
		(primitive_site SLICE_X29Y30 SLICEL internal 25)
		(primitive_site SLICE_X29Y31 SLICEL internal 25)
	)
	(tile 11 21 R9C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y16 VCC internal 1)
		(primitive_site SLICE_X30Y30 SLICEM internal 32)
		(primitive_site SLICE_X30Y31 SLICEM internal 32)
		(primitive_site SLICE_X31Y30 SLICEL internal 25)
		(primitive_site SLICE_X31Y31 SLICEL internal 25)
	)
	(tile 11 22 RGCLKVR9 GCLKV 0
	)
	(tile 11 23 R9C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y16 VCC internal 1)
		(primitive_site SLICE_X32Y30 SLICEM internal 32)
		(primitive_site SLICE_X32Y31 SLICEM internal 32)
		(primitive_site SLICE_X33Y30 SLICEL internal 25)
		(primitive_site SLICE_X33Y31 SLICEL internal 25)
	)
	(tile 11 24 R9C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y16 VCC internal 1)
		(primitive_site SLICE_X34Y30 SLICEM internal 32)
		(primitive_site SLICE_X34Y31 SLICEM internal 32)
		(primitive_site SLICE_X35Y30 SLICEL internal 25)
		(primitive_site SLICE_X35Y31 SLICEL internal 25)
	)
	(tile 11 25 BRAMR9C2 BRAM3_SMALL 2
		(primitive_site RLL_X20Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y16 VCC internal 1)
	)
	(tile 11 26 BMR9C2 EMPTY64X76 0
	)
	(tile 11 27 R9C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y16 VCC internal 1)
		(primitive_site SLICE_X36Y30 SLICEM internal 32)
		(primitive_site SLICE_X36Y31 SLICEM internal 32)
		(primitive_site SLICE_X37Y30 SLICEL internal 25)
		(primitive_site SLICE_X37Y31 SLICEL internal 25)
	)
	(tile 11 28 R9C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y16 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y16 VCC internal 1)
		(primitive_site SLICE_X38Y30 SLICEM internal 32)
		(primitive_site SLICE_X38Y31 SLICEM internal 32)
		(primitive_site SLICE_X39Y30 SLICEL internal 25)
		(primitive_site SLICE_X39Y31 SLICEL internal 25)
	)
	(tile 11 29 RIOIR9 RIOIS 5
		(primitive_site VCC_X24Y16 VCC internal 1)
		(primitive_site RLL_X23Y16 RESERVED_LL internal 8)
		(primitive_site G15 DIFFM bonded 21)
		(primitive_site G14 DIFFS bonded 21)
		(primitive_site NOPAD19 IOB unbonded 21)
	)
	(tile 11 30 RTERMR9 RTERM 0
	)
	(tile 12 0 LTERMR10 LTERM 0
	)
	(tile 12 1 LIOIR10 LIOIS 5
		(primitive_site VCC_X0Y15 VCC internal 1)
		(primitive_site RLL_X0Y15 RESERVED_LL internal 8)
		(primitive_site G2 DIFFS bonded 21)
		(primitive_site PAD178 DIFFM unbonded 21)
		(primitive_site NOPAD59 IOB unbonded 21)
	)
	(tile 12 2 R10C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y15 VCC internal 1)
		(primitive_site SLICE_X0Y28 SLICEM internal 32)
		(primitive_site SLICE_X0Y29 SLICEM internal 32)
		(primitive_site SLICE_X1Y28 SLICEL internal 25)
		(primitive_site SLICE_X1Y29 SLICEL internal 25)
	)
	(tile 12 3 R10C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y15 VCC internal 1)
		(primitive_site SLICE_X2Y28 SLICEM internal 32)
		(primitive_site SLICE_X2Y29 SLICEM internal 32)
		(primitive_site SLICE_X3Y28 SLICEL internal 25)
		(primitive_site SLICE_X3Y29 SLICEL internal 25)
	)
	(tile 12 4 BRAMR10C1 BRAM2_SMALL 2
		(primitive_site RLL_X3Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y15 VCC internal 1)
	)
	(tile 12 5 BMR10C1 EMPTY64X76 0
	)
	(tile 12 6 R10C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y15 VCC internal 1)
		(primitive_site SLICE_X4Y28 SLICEM internal 32)
		(primitive_site SLICE_X4Y29 SLICEM internal 32)
		(primitive_site SLICE_X5Y28 SLICEL internal 25)
		(primitive_site SLICE_X5Y29 SLICEL internal 25)
	)
	(tile 12 7 R10C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y15 VCC internal 1)
		(primitive_site SLICE_X6Y28 SLICEM internal 32)
		(primitive_site SLICE_X6Y29 SLICEM internal 32)
		(primitive_site SLICE_X7Y28 SLICEL internal 25)
		(primitive_site SLICE_X7Y29 SLICEL internal 25)
	)
	(tile 12 8 LGCLKVR10 GCLKV 0
	)
	(tile 12 9 R10C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y15 VCC internal 1)
		(primitive_site SLICE_X8Y28 SLICEM internal 32)
		(primitive_site SLICE_X8Y29 SLICEM internal 32)
		(primitive_site SLICE_X9Y28 SLICEL internal 25)
		(primitive_site SLICE_X9Y29 SLICEL internal 25)
	)
	(tile 12 10 R10C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y15 VCC internal 1)
		(primitive_site SLICE_X10Y28 SLICEM internal 32)
		(primitive_site SLICE_X10Y29 SLICEM internal 32)
		(primitive_site SLICE_X11Y28 SLICEL internal 25)
		(primitive_site SLICE_X11Y29 SLICEL internal 25)
	)
	(tile 12 11 R10C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y15 VCC internal 1)
		(primitive_site SLICE_X12Y28 SLICEM internal 32)
		(primitive_site SLICE_X12Y29 SLICEM internal 32)
		(primitive_site SLICE_X13Y28 SLICEL internal 25)
		(primitive_site SLICE_X13Y29 SLICEL internal 25)
	)
	(tile 12 12 R10C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y15 VCC internal 1)
		(primitive_site SLICE_X14Y28 SLICEM internal 32)
		(primitive_site SLICE_X14Y29 SLICEM internal 32)
		(primitive_site SLICE_X15Y28 SLICEL internal 25)
		(primitive_site SLICE_X15Y29 SLICEL internal 25)
	)
	(tile 12 13 R10C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y15 VCC internal 1)
		(primitive_site SLICE_X16Y28 SLICEM internal 32)
		(primitive_site SLICE_X16Y29 SLICEM internal 32)
		(primitive_site SLICE_X17Y28 SLICEL internal 25)
		(primitive_site SLICE_X17Y29 SLICEL internal 25)
	)
	(tile 12 14 R10C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y15 VCC internal 1)
		(primitive_site SLICE_X18Y28 SLICEM internal 32)
		(primitive_site SLICE_X18Y29 SLICEM internal 32)
		(primitive_site SLICE_X19Y28 SLICEL internal 25)
		(primitive_site SLICE_X19Y29 SLICEL internal 25)
	)
	(tile 12 15 VMR10 CLKV 0
	)
	(tile 12 16 R10C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y15 VCC internal 1)
		(primitive_site SLICE_X20Y28 SLICEM internal 32)
		(primitive_site SLICE_X20Y29 SLICEM internal 32)
		(primitive_site SLICE_X21Y28 SLICEL internal 25)
		(primitive_site SLICE_X21Y29 SLICEL internal 25)
	)
	(tile 12 17 R10C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y15 VCC internal 1)
		(primitive_site SLICE_X22Y28 SLICEM internal 32)
		(primitive_site SLICE_X22Y29 SLICEM internal 32)
		(primitive_site SLICE_X23Y28 SLICEL internal 25)
		(primitive_site SLICE_X23Y29 SLICEL internal 25)
	)
	(tile 12 18 R10C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y15 VCC internal 1)
		(primitive_site SLICE_X24Y28 SLICEM internal 32)
		(primitive_site SLICE_X24Y29 SLICEM internal 32)
		(primitive_site SLICE_X25Y28 SLICEL internal 25)
		(primitive_site SLICE_X25Y29 SLICEL internal 25)
	)
	(tile 12 19 R10C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y15 VCC internal 1)
		(primitive_site SLICE_X26Y28 SLICEM internal 32)
		(primitive_site SLICE_X26Y29 SLICEM internal 32)
		(primitive_site SLICE_X27Y28 SLICEL internal 25)
		(primitive_site SLICE_X27Y29 SLICEL internal 25)
	)
	(tile 12 20 R10C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y15 VCC internal 1)
		(primitive_site SLICE_X28Y28 SLICEM internal 32)
		(primitive_site SLICE_X28Y29 SLICEM internal 32)
		(primitive_site SLICE_X29Y28 SLICEL internal 25)
		(primitive_site SLICE_X29Y29 SLICEL internal 25)
	)
	(tile 12 21 R10C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y15 VCC internal 1)
		(primitive_site SLICE_X30Y28 SLICEM internal 32)
		(primitive_site SLICE_X30Y29 SLICEM internal 32)
		(primitive_site SLICE_X31Y28 SLICEL internal 25)
		(primitive_site SLICE_X31Y29 SLICEL internal 25)
	)
	(tile 12 22 RGCLKVR10 GCLKV 0
	)
	(tile 12 23 R10C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y15 VCC internal 1)
		(primitive_site SLICE_X32Y28 SLICEM internal 32)
		(primitive_site SLICE_X32Y29 SLICEM internal 32)
		(primitive_site SLICE_X33Y28 SLICEL internal 25)
		(primitive_site SLICE_X33Y29 SLICEL internal 25)
	)
	(tile 12 24 R10C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y15 VCC internal 1)
		(primitive_site SLICE_X34Y28 SLICEM internal 32)
		(primitive_site SLICE_X34Y29 SLICEM internal 32)
		(primitive_site SLICE_X35Y28 SLICEL internal 25)
		(primitive_site SLICE_X35Y29 SLICEL internal 25)
	)
	(tile 12 25 BRAMR10C2 BRAM2_SMALL 2
		(primitive_site RLL_X20Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y15 VCC internal 1)
	)
	(tile 12 26 BMR10C2 EMPTY64X76 0
	)
	(tile 12 27 R10C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y15 VCC internal 1)
		(primitive_site SLICE_X36Y28 SLICEM internal 32)
		(primitive_site SLICE_X36Y29 SLICEM internal 32)
		(primitive_site SLICE_X37Y28 SLICEL internal 25)
		(primitive_site SLICE_X37Y29 SLICEL internal 25)
	)
	(tile 12 28 R10C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y15 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y15 VCC internal 1)
		(primitive_site SLICE_X38Y28 SLICEM internal 32)
		(primitive_site SLICE_X38Y29 SLICEM internal 32)
		(primitive_site SLICE_X39Y28 SLICEL internal 25)
		(primitive_site SLICE_X39Y29 SLICEL internal 25)
	)
	(tile 12 29 RIOIR10 RIOIS 5
		(primitive_site VCC_X24Y15 VCC internal 1)
		(primitive_site RLL_X23Y15 RESERVED_LL internal 8)
		(primitive_site G16 DIFFM bonded 21)
		(primitive_site PAD69 DIFFS unbonded 21)
		(primitive_site NOPAD20 IOB unbonded 21)
	)
	(tile 12 30 RTERMR10 RTERM 0
	)
	(tile 13 0 LTERMR11 LTERM 0
	)
	(tile 13 1 LIOIR11 LIOIS 5
		(primitive_site VCC_X0Y14 VCC internal 1)
		(primitive_site RLL_X0Y14 RESERVED_LL internal 8)
		(primitive_site H3 DIFFS bonded 21)
		(primitive_site H4 DIFFM bonded 21)
		(primitive_site NOPAD58 IOB unbonded 21)
	)
	(tile 13 2 R11C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y14 VCC internal 1)
		(primitive_site SLICE_X0Y26 SLICEM internal 32)
		(primitive_site SLICE_X0Y27 SLICEM internal 32)
		(primitive_site SLICE_X1Y26 SLICEL internal 25)
		(primitive_site SLICE_X1Y27 SLICEL internal 25)
	)
	(tile 13 3 R11C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y14 VCC internal 1)
		(primitive_site SLICE_X2Y26 SLICEM internal 32)
		(primitive_site SLICE_X2Y27 SLICEM internal 32)
		(primitive_site SLICE_X3Y26 SLICEL internal 25)
		(primitive_site SLICE_X3Y27 SLICEL internal 25)
	)
	(tile 13 4 BRAMR11C1 BRAM1_SMALL 2
		(primitive_site RLL_X3Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y14 VCC internal 1)
	)
	(tile 13 5 BMR11C1 EMPTY64X76 0
	)
	(tile 13 6 R11C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y14 VCC internal 1)
		(primitive_site SLICE_X4Y26 SLICEM internal 32)
		(primitive_site SLICE_X4Y27 SLICEM internal 32)
		(primitive_site SLICE_X5Y26 SLICEL internal 25)
		(primitive_site SLICE_X5Y27 SLICEL internal 25)
	)
	(tile 13 7 R11C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y14 VCC internal 1)
		(primitive_site SLICE_X6Y26 SLICEM internal 32)
		(primitive_site SLICE_X6Y27 SLICEM internal 32)
		(primitive_site SLICE_X7Y26 SLICEL internal 25)
		(primitive_site SLICE_X7Y27 SLICEL internal 25)
	)
	(tile 13 8 LGCLKVR11 GCLKV 0
	)
	(tile 13 9 R11C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y14 VCC internal 1)
		(primitive_site SLICE_X8Y26 SLICEM internal 32)
		(primitive_site SLICE_X8Y27 SLICEM internal 32)
		(primitive_site SLICE_X9Y26 SLICEL internal 25)
		(primitive_site SLICE_X9Y27 SLICEL internal 25)
	)
	(tile 13 10 R11C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y14 VCC internal 1)
		(primitive_site SLICE_X10Y26 SLICEM internal 32)
		(primitive_site SLICE_X10Y27 SLICEM internal 32)
		(primitive_site SLICE_X11Y26 SLICEL internal 25)
		(primitive_site SLICE_X11Y27 SLICEL internal 25)
	)
	(tile 13 11 R11C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y14 VCC internal 1)
		(primitive_site SLICE_X12Y26 SLICEM internal 32)
		(primitive_site SLICE_X12Y27 SLICEM internal 32)
		(primitive_site SLICE_X13Y26 SLICEL internal 25)
		(primitive_site SLICE_X13Y27 SLICEL internal 25)
	)
	(tile 13 12 R11C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y14 VCC internal 1)
		(primitive_site SLICE_X14Y26 SLICEM internal 32)
		(primitive_site SLICE_X14Y27 SLICEM internal 32)
		(primitive_site SLICE_X15Y26 SLICEL internal 25)
		(primitive_site SLICE_X15Y27 SLICEL internal 25)
	)
	(tile 13 13 R11C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y14 VCC internal 1)
		(primitive_site SLICE_X16Y26 SLICEM internal 32)
		(primitive_site SLICE_X16Y27 SLICEM internal 32)
		(primitive_site SLICE_X17Y26 SLICEL internal 25)
		(primitive_site SLICE_X17Y27 SLICEL internal 25)
	)
	(tile 13 14 R11C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y14 VCC internal 1)
		(primitive_site SLICE_X18Y26 SLICEM internal 32)
		(primitive_site SLICE_X18Y27 SLICEM internal 32)
		(primitive_site SLICE_X19Y26 SLICEL internal 25)
		(primitive_site SLICE_X19Y27 SLICEL internal 25)
	)
	(tile 13 15 VMR11 CLKV 0
	)
	(tile 13 16 R11C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y14 VCC internal 1)
		(primitive_site SLICE_X20Y26 SLICEM internal 32)
		(primitive_site SLICE_X20Y27 SLICEM internal 32)
		(primitive_site SLICE_X21Y26 SLICEL internal 25)
		(primitive_site SLICE_X21Y27 SLICEL internal 25)
	)
	(tile 13 17 R11C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y14 VCC internal 1)
		(primitive_site SLICE_X22Y26 SLICEM internal 32)
		(primitive_site SLICE_X22Y27 SLICEM internal 32)
		(primitive_site SLICE_X23Y26 SLICEL internal 25)
		(primitive_site SLICE_X23Y27 SLICEL internal 25)
	)
	(tile 13 18 R11C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y14 VCC internal 1)
		(primitive_site SLICE_X24Y26 SLICEM internal 32)
		(primitive_site SLICE_X24Y27 SLICEM internal 32)
		(primitive_site SLICE_X25Y26 SLICEL internal 25)
		(primitive_site SLICE_X25Y27 SLICEL internal 25)
	)
	(tile 13 19 R11C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y14 VCC internal 1)
		(primitive_site SLICE_X26Y26 SLICEM internal 32)
		(primitive_site SLICE_X26Y27 SLICEM internal 32)
		(primitive_site SLICE_X27Y26 SLICEL internal 25)
		(primitive_site SLICE_X27Y27 SLICEL internal 25)
	)
	(tile 13 20 R11C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y14 VCC internal 1)
		(primitive_site SLICE_X28Y26 SLICEM internal 32)
		(primitive_site SLICE_X28Y27 SLICEM internal 32)
		(primitive_site SLICE_X29Y26 SLICEL internal 25)
		(primitive_site SLICE_X29Y27 SLICEL internal 25)
	)
	(tile 13 21 R11C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y14 VCC internal 1)
		(primitive_site SLICE_X30Y26 SLICEM internal 32)
		(primitive_site SLICE_X30Y27 SLICEM internal 32)
		(primitive_site SLICE_X31Y26 SLICEL internal 25)
		(primitive_site SLICE_X31Y27 SLICEL internal 25)
	)
	(tile 13 22 RGCLKVR11 GCLKV 0
	)
	(tile 13 23 R11C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y14 VCC internal 1)
		(primitive_site SLICE_X32Y26 SLICEM internal 32)
		(primitive_site SLICE_X32Y27 SLICEM internal 32)
		(primitive_site SLICE_X33Y26 SLICEL internal 25)
		(primitive_site SLICE_X33Y27 SLICEL internal 25)
	)
	(tile 13 24 R11C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y14 VCC internal 1)
		(primitive_site SLICE_X34Y26 SLICEM internal 32)
		(primitive_site SLICE_X34Y27 SLICEM internal 32)
		(primitive_site SLICE_X35Y26 SLICEL internal 25)
		(primitive_site SLICE_X35Y27 SLICEL internal 25)
	)
	(tile 13 25 BRAMR11C2 BRAM1_SMALL 2
		(primitive_site RLL_X20Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y14 VCC internal 1)
	)
	(tile 13 26 BMR11C2 EMPTY64X76 0
	)
	(tile 13 27 R11C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y14 VCC internal 1)
		(primitive_site SLICE_X36Y26 SLICEM internal 32)
		(primitive_site SLICE_X36Y27 SLICEM internal 32)
		(primitive_site SLICE_X37Y26 SLICEL internal 25)
		(primitive_site SLICE_X37Y27 SLICEL internal 25)
	)
	(tile 13 28 R11C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y14 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y14 VCC internal 1)
		(primitive_site SLICE_X38Y26 SLICEM internal 32)
		(primitive_site SLICE_X38Y27 SLICEM internal 32)
		(primitive_site SLICE_X39Y26 SLICEL internal 25)
		(primitive_site SLICE_X39Y27 SLICEL internal 25)
	)
	(tile 13 29 RIOIR11 RIOIS 5
		(primitive_site VCC_X24Y14 VCC internal 1)
		(primitive_site RLL_X23Y14 RESERVED_LL internal 8)
		(primitive_site H14 DIFFM bonded 21)
		(primitive_site H13 DIFFS bonded 21)
		(primitive_site NOPAD21 IOB unbonded 21)
	)
	(tile 13 30 RTERMR11 RTERM 0
	)
	(tile 14 0 LTERMR12 LTERM 0
	)
	(tile 14 1 LIOIR12 LIOIS 5
		(primitive_site VCC_X0Y13 VCC internal 1)
		(primitive_site RLL_X0Y13 RESERVED_LL internal 8)
		(primitive_site H1 DIFFS bonded 21)
		(primitive_site G1 DIFFM bonded 21)
		(primitive_site NOPAD57 IOB unbonded 21)
	)
	(tile 14 2 R12C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y13 VCC internal 1)
		(primitive_site SLICE_X0Y24 SLICEM internal 32)
		(primitive_site SLICE_X0Y25 SLICEM internal 32)
		(primitive_site SLICE_X1Y24 SLICEL internal 25)
		(primitive_site SLICE_X1Y25 SLICEL internal 25)
	)
	(tile 14 3 R12C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y13 VCC internal 1)
		(primitive_site SLICE_X2Y24 SLICEM internal 32)
		(primitive_site SLICE_X2Y25 SLICEM internal 32)
		(primitive_site SLICE_X3Y24 SLICEL internal 25)
		(primitive_site SLICE_X3Y25 SLICEL internal 25)
	)
	(tile 14 4 BRAMR12C1 BRAM0_SMALL 2
		(primitive_site RLL_X3Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y13 VCC internal 1)
	)
	(tile 14 5 BMR12C1 BRAMSITE 2
		(primitive_site RAMB16_X0Y3 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y3 MULT18X18 internal 75)
	)
	(tile 14 6 R12C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y13 VCC internal 1)
		(primitive_site SLICE_X4Y24 SLICEM internal 32)
		(primitive_site SLICE_X4Y25 SLICEM internal 32)
		(primitive_site SLICE_X5Y24 SLICEL internal 25)
		(primitive_site SLICE_X5Y25 SLICEL internal 25)
	)
	(tile 14 7 R12C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y13 VCC internal 1)
		(primitive_site SLICE_X6Y24 SLICEM internal 32)
		(primitive_site SLICE_X6Y25 SLICEM internal 32)
		(primitive_site SLICE_X7Y24 SLICEL internal 25)
		(primitive_site SLICE_X7Y25 SLICEL internal 25)
	)
	(tile 14 8 LGCLKVR12 GCLKV 0
	)
	(tile 14 9 R12C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y13 VCC internal 1)
		(primitive_site SLICE_X8Y24 SLICEM internal 32)
		(primitive_site SLICE_X8Y25 SLICEM internal 32)
		(primitive_site SLICE_X9Y24 SLICEL internal 25)
		(primitive_site SLICE_X9Y25 SLICEL internal 25)
	)
	(tile 14 10 R12C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y13 VCC internal 1)
		(primitive_site SLICE_X10Y24 SLICEM internal 32)
		(primitive_site SLICE_X10Y25 SLICEM internal 32)
		(primitive_site SLICE_X11Y24 SLICEL internal 25)
		(primitive_site SLICE_X11Y25 SLICEL internal 25)
	)
	(tile 14 11 R12C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y13 VCC internal 1)
		(primitive_site SLICE_X12Y24 SLICEM internal 32)
		(primitive_site SLICE_X12Y25 SLICEM internal 32)
		(primitive_site SLICE_X13Y24 SLICEL internal 25)
		(primitive_site SLICE_X13Y25 SLICEL internal 25)
	)
	(tile 14 12 R12C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y13 VCC internal 1)
		(primitive_site SLICE_X14Y24 SLICEM internal 32)
		(primitive_site SLICE_X14Y25 SLICEM internal 32)
		(primitive_site SLICE_X15Y24 SLICEL internal 25)
		(primitive_site SLICE_X15Y25 SLICEL internal 25)
	)
	(tile 14 13 R12C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y13 VCC internal 1)
		(primitive_site SLICE_X16Y24 SLICEM internal 32)
		(primitive_site SLICE_X16Y25 SLICEM internal 32)
		(primitive_site SLICE_X17Y24 SLICEL internal 25)
		(primitive_site SLICE_X17Y25 SLICEL internal 25)
	)
	(tile 14 14 R12C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y13 VCC internal 1)
		(primitive_site SLICE_X18Y24 SLICEM internal 32)
		(primitive_site SLICE_X18Y25 SLICEM internal 32)
		(primitive_site SLICE_X19Y24 SLICEL internal 25)
		(primitive_site SLICE_X19Y25 SLICEL internal 25)
	)
	(tile 14 15 VMR12 CLKV 0
	)
	(tile 14 16 R12C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y13 VCC internal 1)
		(primitive_site SLICE_X20Y24 SLICEM internal 32)
		(primitive_site SLICE_X20Y25 SLICEM internal 32)
		(primitive_site SLICE_X21Y24 SLICEL internal 25)
		(primitive_site SLICE_X21Y25 SLICEL internal 25)
	)
	(tile 14 17 R12C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y13 VCC internal 1)
		(primitive_site SLICE_X22Y24 SLICEM internal 32)
		(primitive_site SLICE_X22Y25 SLICEM internal 32)
		(primitive_site SLICE_X23Y24 SLICEL internal 25)
		(primitive_site SLICE_X23Y25 SLICEL internal 25)
	)
	(tile 14 18 R12C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y13 VCC internal 1)
		(primitive_site SLICE_X24Y24 SLICEM internal 32)
		(primitive_site SLICE_X24Y25 SLICEM internal 32)
		(primitive_site SLICE_X25Y24 SLICEL internal 25)
		(primitive_site SLICE_X25Y25 SLICEL internal 25)
	)
	(tile 14 19 R12C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y13 VCC internal 1)
		(primitive_site SLICE_X26Y24 SLICEM internal 32)
		(primitive_site SLICE_X26Y25 SLICEM internal 32)
		(primitive_site SLICE_X27Y24 SLICEL internal 25)
		(primitive_site SLICE_X27Y25 SLICEL internal 25)
	)
	(tile 14 20 R12C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y13 VCC internal 1)
		(primitive_site SLICE_X28Y24 SLICEM internal 32)
		(primitive_site SLICE_X28Y25 SLICEM internal 32)
		(primitive_site SLICE_X29Y24 SLICEL internal 25)
		(primitive_site SLICE_X29Y25 SLICEL internal 25)
	)
	(tile 14 21 R12C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y13 VCC internal 1)
		(primitive_site SLICE_X30Y24 SLICEM internal 32)
		(primitive_site SLICE_X30Y25 SLICEM internal 32)
		(primitive_site SLICE_X31Y24 SLICEL internal 25)
		(primitive_site SLICE_X31Y25 SLICEL internal 25)
	)
	(tile 14 22 RGCLKVR12 GCLKV 0
	)
	(tile 14 23 R12C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y13 VCC internal 1)
		(primitive_site SLICE_X32Y24 SLICEM internal 32)
		(primitive_site SLICE_X32Y25 SLICEM internal 32)
		(primitive_site SLICE_X33Y24 SLICEL internal 25)
		(primitive_site SLICE_X33Y25 SLICEL internal 25)
	)
	(tile 14 24 R12C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y13 VCC internal 1)
		(primitive_site SLICE_X34Y24 SLICEM internal 32)
		(primitive_site SLICE_X34Y25 SLICEM internal 32)
		(primitive_site SLICE_X35Y24 SLICEL internal 25)
		(primitive_site SLICE_X35Y25 SLICEL internal 25)
	)
	(tile 14 25 BRAMR12C2 BRAM0_SMALL 2
		(primitive_site RLL_X20Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y13 VCC internal 1)
	)
	(tile 14 26 BMR12C2 BRAMSITE 2
		(primitive_site RAMB16_X1Y3 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y3 MULT18X18 internal 75)
	)
	(tile 14 27 R12C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y13 VCC internal 1)
		(primitive_site SLICE_X36Y24 SLICEM internal 32)
		(primitive_site SLICE_X36Y25 SLICEM internal 32)
		(primitive_site SLICE_X37Y24 SLICEL internal 25)
		(primitive_site SLICE_X37Y25 SLICEL internal 25)
	)
	(tile 14 28 R12C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y13 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y13 VCC internal 1)
		(primitive_site SLICE_X38Y24 SLICEM internal 32)
		(primitive_site SLICE_X38Y25 SLICEM internal 32)
		(primitive_site SLICE_X39Y24 SLICEL internal 25)
		(primitive_site SLICE_X39Y25 SLICEL internal 25)
	)
	(tile 14 29 RIOIR12 RIOIS 5
		(primitive_site VCC_X24Y13 VCC internal 1)
		(primitive_site RLL_X23Y13 RESERVED_LL internal 8)
		(primitive_site H16 DIFFM bonded 21)
		(primitive_site H15 DIFFS bonded 21)
		(primitive_site NOPAD22 IOB unbonded 21)
	)
	(tile 14 30 RTERMR12 RTERM 0
	)
	(tile 15 0 HMLTERM EMPTY0X2 0
	)
	(tile 15 1 HMC0 CLKH 0
	)
	(tile 15 2 HMR1C1 CLKH 0
	)
	(tile 15 3 HMR1C2 CLKH 0
	)
	(tile 15 4 HMBRAMC1 CLKH 0
	)
	(tile 15 5 BMHMBSC1 BRAMSITEH 0
	)
	(tile 15 6 HMR1C3 CLKH 0
	)
	(tile 15 7 HMR1C4 CLKH 0
	)
	(tile 15 8 LGCLKVM GCLKVM 0
	)
	(tile 15 9 HMR1C5 CLKH 0
	)
	(tile 15 10 HMR1C6 CLKH 0
	)
	(tile 15 11 HMR1C7 CLKH 0
	)
	(tile 15 12 HMR1C8 CLKH 0
	)
	(tile 15 13 HMR1C9 CLKH 0
	)
	(tile 15 14 HMR1C10 CLKH 0
	)
	(tile 15 15 M CLKC 0
	)
	(tile 15 16 HMR1C11 CLKH 0
	)
	(tile 15 17 HMR1C12 CLKH 0
	)
	(tile 15 18 HMR1C13 CLKH 0
	)
	(tile 15 19 HMR1C14 CLKH 0
	)
	(tile 15 20 HMR1C15 CLKH 0
	)
	(tile 15 21 HMR1C16 CLKH 0
	)
	(tile 15 22 RGCLKVM GCLKVM 0
	)
	(tile 15 23 HMR1C17 CLKH 0
	)
	(tile 15 24 HMR1C18 CLKH 0
	)
	(tile 15 25 HMBRAMC2 CLKH 0
	)
	(tile 15 26 BMHMBSC2 BRAMSITEH 0
	)
	(tile 15 27 HMR1C19 CLKH 0
	)
	(tile 15 28 HMR1C20 CLKH 0
	)
	(tile 15 29 HMC21 CLKH 0
	)
	(tile 15 30 HMRTERM EMPTY0X2 0
	)
	(tile 16 0 LTERMR13 LTERM 0
	)
	(tile 16 1 LIOIR13 LIOIS 5
		(primitive_site VCC_X0Y12 VCC internal 1)
		(primitive_site RLL_X0Y12 RESERVED_LL internal 8)
		(primitive_site J2 DIFFS bonded 21)
		(primitive_site J1 DIFFM bonded 21)
		(primitive_site NOPAD56 IOB unbonded 21)
	)
	(tile 16 2 R13C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y12 VCC internal 1)
		(primitive_site SLICE_X0Y22 SLICEM internal 32)
		(primitive_site SLICE_X0Y23 SLICEM internal 32)
		(primitive_site SLICE_X1Y22 SLICEL internal 25)
		(primitive_site SLICE_X1Y23 SLICEL internal 25)
	)
	(tile 16 3 R13C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y12 VCC internal 1)
		(primitive_site SLICE_X2Y22 SLICEM internal 32)
		(primitive_site SLICE_X2Y23 SLICEM internal 32)
		(primitive_site SLICE_X3Y22 SLICEL internal 25)
		(primitive_site SLICE_X3Y23 SLICEL internal 25)
	)
	(tile 16 4 BRAMR13C1 BRAM3_SMALL 2
		(primitive_site RLL_X3Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y12 VCC internal 1)
	)
	(tile 16 5 BMR13C1 EMPTY64X76 0
	)
	(tile 16 6 R13C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y12 VCC internal 1)
		(primitive_site SLICE_X4Y22 SLICEM internal 32)
		(primitive_site SLICE_X4Y23 SLICEM internal 32)
		(primitive_site SLICE_X5Y22 SLICEL internal 25)
		(primitive_site SLICE_X5Y23 SLICEL internal 25)
	)
	(tile 16 7 R13C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y12 VCC internal 1)
		(primitive_site SLICE_X6Y22 SLICEM internal 32)
		(primitive_site SLICE_X6Y23 SLICEM internal 32)
		(primitive_site SLICE_X7Y22 SLICEL internal 25)
		(primitive_site SLICE_X7Y23 SLICEL internal 25)
	)
	(tile 16 8 LGCLKVR13 GCLKV 0
	)
	(tile 16 9 R13C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y12 VCC internal 1)
		(primitive_site SLICE_X8Y22 SLICEM internal 32)
		(primitive_site SLICE_X8Y23 SLICEM internal 32)
		(primitive_site SLICE_X9Y22 SLICEL internal 25)
		(primitive_site SLICE_X9Y23 SLICEL internal 25)
	)
	(tile 16 10 R13C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y12 VCC internal 1)
		(primitive_site SLICE_X10Y22 SLICEM internal 32)
		(primitive_site SLICE_X10Y23 SLICEM internal 32)
		(primitive_site SLICE_X11Y22 SLICEL internal 25)
		(primitive_site SLICE_X11Y23 SLICEL internal 25)
	)
	(tile 16 11 R13C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y12 VCC internal 1)
		(primitive_site SLICE_X12Y22 SLICEM internal 32)
		(primitive_site SLICE_X12Y23 SLICEM internal 32)
		(primitive_site SLICE_X13Y22 SLICEL internal 25)
		(primitive_site SLICE_X13Y23 SLICEL internal 25)
	)
	(tile 16 12 R13C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y12 VCC internal 1)
		(primitive_site SLICE_X14Y22 SLICEM internal 32)
		(primitive_site SLICE_X14Y23 SLICEM internal 32)
		(primitive_site SLICE_X15Y22 SLICEL internal 25)
		(primitive_site SLICE_X15Y23 SLICEL internal 25)
	)
	(tile 16 13 R13C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y12 VCC internal 1)
		(primitive_site SLICE_X16Y22 SLICEM internal 32)
		(primitive_site SLICE_X16Y23 SLICEM internal 32)
		(primitive_site SLICE_X17Y22 SLICEL internal 25)
		(primitive_site SLICE_X17Y23 SLICEL internal 25)
	)
	(tile 16 14 R13C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y12 VCC internal 1)
		(primitive_site SLICE_X18Y22 SLICEM internal 32)
		(primitive_site SLICE_X18Y23 SLICEM internal 32)
		(primitive_site SLICE_X19Y22 SLICEL internal 25)
		(primitive_site SLICE_X19Y23 SLICEL internal 25)
	)
	(tile 16 15 VMR13 CLKV 0
	)
	(tile 16 16 R13C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y12 VCC internal 1)
		(primitive_site SLICE_X20Y22 SLICEM internal 32)
		(primitive_site SLICE_X20Y23 SLICEM internal 32)
		(primitive_site SLICE_X21Y22 SLICEL internal 25)
		(primitive_site SLICE_X21Y23 SLICEL internal 25)
	)
	(tile 16 17 R13C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y12 VCC internal 1)
		(primitive_site SLICE_X22Y22 SLICEM internal 32)
		(primitive_site SLICE_X22Y23 SLICEM internal 32)
		(primitive_site SLICE_X23Y22 SLICEL internal 25)
		(primitive_site SLICE_X23Y23 SLICEL internal 25)
	)
	(tile 16 18 R13C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y12 VCC internal 1)
		(primitive_site SLICE_X24Y22 SLICEM internal 32)
		(primitive_site SLICE_X24Y23 SLICEM internal 32)
		(primitive_site SLICE_X25Y22 SLICEL internal 25)
		(primitive_site SLICE_X25Y23 SLICEL internal 25)
	)
	(tile 16 19 R13C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y12 VCC internal 1)
		(primitive_site SLICE_X26Y22 SLICEM internal 32)
		(primitive_site SLICE_X26Y23 SLICEM internal 32)
		(primitive_site SLICE_X27Y22 SLICEL internal 25)
		(primitive_site SLICE_X27Y23 SLICEL internal 25)
	)
	(tile 16 20 R13C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y12 VCC internal 1)
		(primitive_site SLICE_X28Y22 SLICEM internal 32)
		(primitive_site SLICE_X28Y23 SLICEM internal 32)
		(primitive_site SLICE_X29Y22 SLICEL internal 25)
		(primitive_site SLICE_X29Y23 SLICEL internal 25)
	)
	(tile 16 21 R13C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y12 VCC internal 1)
		(primitive_site SLICE_X30Y22 SLICEM internal 32)
		(primitive_site SLICE_X30Y23 SLICEM internal 32)
		(primitive_site SLICE_X31Y22 SLICEL internal 25)
		(primitive_site SLICE_X31Y23 SLICEL internal 25)
	)
	(tile 16 22 RGCLKVR13 GCLKV 0
	)
	(tile 16 23 R13C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y12 VCC internal 1)
		(primitive_site SLICE_X32Y22 SLICEM internal 32)
		(primitive_site SLICE_X32Y23 SLICEM internal 32)
		(primitive_site SLICE_X33Y22 SLICEL internal 25)
		(primitive_site SLICE_X33Y23 SLICEL internal 25)
	)
	(tile 16 24 R13C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y12 VCC internal 1)
		(primitive_site SLICE_X34Y22 SLICEM internal 32)
		(primitive_site SLICE_X34Y23 SLICEM internal 32)
		(primitive_site SLICE_X35Y22 SLICEL internal 25)
		(primitive_site SLICE_X35Y23 SLICEL internal 25)
	)
	(tile 16 25 BRAMR13C2 BRAM3_SMALL 2
		(primitive_site RLL_X20Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y12 VCC internal 1)
	)
	(tile 16 26 BMR13C2 EMPTY64X76 0
	)
	(tile 16 27 R13C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y12 VCC internal 1)
		(primitive_site SLICE_X36Y22 SLICEM internal 32)
		(primitive_site SLICE_X36Y23 SLICEM internal 32)
		(primitive_site SLICE_X37Y22 SLICEL internal 25)
		(primitive_site SLICE_X37Y23 SLICEL internal 25)
	)
	(tile 16 28 R13C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y12 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y12 VCC internal 1)
		(primitive_site SLICE_X38Y22 SLICEM internal 32)
		(primitive_site SLICE_X38Y23 SLICEM internal 32)
		(primitive_site SLICE_X39Y22 SLICEL internal 25)
		(primitive_site SLICE_X39Y23 SLICEL internal 25)
	)
	(tile 16 29 RIOIR13 RIOIS 5
		(primitive_site VCC_X24Y12 VCC internal 1)
		(primitive_site RLL_X23Y12 RESERVED_LL internal 8)
		(primitive_site K16 DIFFM bonded 21)
		(primitive_site J16 DIFFS bonded 21)
		(primitive_site NOPAD23 IOB unbonded 21)
	)
	(tile 16 30 RTERMR13 RTERM 0
	)
	(tile 17 0 LTERMR14 LTERM 0
	)
	(tile 17 1 LIOIR14 LIOIS 5
		(primitive_site VCC_X0Y11 VCC internal 1)
		(primitive_site RLL_X0Y11 RESERVED_LL internal 8)
		(primitive_site J4 DIFFS bonded 21)
		(primitive_site J3 DIFFM bonded 21)
		(primitive_site NOPAD55 IOB unbonded 21)
	)
	(tile 17 2 R14C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y11 VCC internal 1)
		(primitive_site SLICE_X0Y20 SLICEM internal 32)
		(primitive_site SLICE_X0Y21 SLICEM internal 32)
		(primitive_site SLICE_X1Y20 SLICEL internal 25)
		(primitive_site SLICE_X1Y21 SLICEL internal 25)
	)
	(tile 17 3 R14C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y11 VCC internal 1)
		(primitive_site SLICE_X2Y20 SLICEM internal 32)
		(primitive_site SLICE_X2Y21 SLICEM internal 32)
		(primitive_site SLICE_X3Y20 SLICEL internal 25)
		(primitive_site SLICE_X3Y21 SLICEL internal 25)
	)
	(tile 17 4 BRAMR14C1 BRAM2_SMALL 2
		(primitive_site RLL_X3Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y11 VCC internal 1)
	)
	(tile 17 5 BMR14C1 EMPTY64X76 0
	)
	(tile 17 6 R14C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y11 VCC internal 1)
		(primitive_site SLICE_X4Y20 SLICEM internal 32)
		(primitive_site SLICE_X4Y21 SLICEM internal 32)
		(primitive_site SLICE_X5Y20 SLICEL internal 25)
		(primitive_site SLICE_X5Y21 SLICEL internal 25)
	)
	(tile 17 7 R14C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y11 VCC internal 1)
		(primitive_site SLICE_X6Y20 SLICEM internal 32)
		(primitive_site SLICE_X6Y21 SLICEM internal 32)
		(primitive_site SLICE_X7Y20 SLICEL internal 25)
		(primitive_site SLICE_X7Y21 SLICEL internal 25)
	)
	(tile 17 8 LGCLKVR14 GCLKV 0
	)
	(tile 17 9 R14C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y11 VCC internal 1)
		(primitive_site SLICE_X8Y20 SLICEM internal 32)
		(primitive_site SLICE_X8Y21 SLICEM internal 32)
		(primitive_site SLICE_X9Y20 SLICEL internal 25)
		(primitive_site SLICE_X9Y21 SLICEL internal 25)
	)
	(tile 17 10 R14C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y11 VCC internal 1)
		(primitive_site SLICE_X10Y20 SLICEM internal 32)
		(primitive_site SLICE_X10Y21 SLICEM internal 32)
		(primitive_site SLICE_X11Y20 SLICEL internal 25)
		(primitive_site SLICE_X11Y21 SLICEL internal 25)
	)
	(tile 17 11 R14C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y11 VCC internal 1)
		(primitive_site SLICE_X12Y20 SLICEM internal 32)
		(primitive_site SLICE_X12Y21 SLICEM internal 32)
		(primitive_site SLICE_X13Y20 SLICEL internal 25)
		(primitive_site SLICE_X13Y21 SLICEL internal 25)
	)
	(tile 17 12 R14C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y11 VCC internal 1)
		(primitive_site SLICE_X14Y20 SLICEM internal 32)
		(primitive_site SLICE_X14Y21 SLICEM internal 32)
		(primitive_site SLICE_X15Y20 SLICEL internal 25)
		(primitive_site SLICE_X15Y21 SLICEL internal 25)
	)
	(tile 17 13 R14C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y11 VCC internal 1)
		(primitive_site SLICE_X16Y20 SLICEM internal 32)
		(primitive_site SLICE_X16Y21 SLICEM internal 32)
		(primitive_site SLICE_X17Y20 SLICEL internal 25)
		(primitive_site SLICE_X17Y21 SLICEL internal 25)
	)
	(tile 17 14 R14C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y11 VCC internal 1)
		(primitive_site SLICE_X18Y20 SLICEM internal 32)
		(primitive_site SLICE_X18Y21 SLICEM internal 32)
		(primitive_site SLICE_X19Y20 SLICEL internal 25)
		(primitive_site SLICE_X19Y21 SLICEL internal 25)
	)
	(tile 17 15 VMR14 CLKV 0
	)
	(tile 17 16 R14C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y11 VCC internal 1)
		(primitive_site SLICE_X20Y20 SLICEM internal 32)
		(primitive_site SLICE_X20Y21 SLICEM internal 32)
		(primitive_site SLICE_X21Y20 SLICEL internal 25)
		(primitive_site SLICE_X21Y21 SLICEL internal 25)
	)
	(tile 17 17 R14C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y11 VCC internal 1)
		(primitive_site SLICE_X22Y20 SLICEM internal 32)
		(primitive_site SLICE_X22Y21 SLICEM internal 32)
		(primitive_site SLICE_X23Y20 SLICEL internal 25)
		(primitive_site SLICE_X23Y21 SLICEL internal 25)
	)
	(tile 17 18 R14C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y11 VCC internal 1)
		(primitive_site SLICE_X24Y20 SLICEM internal 32)
		(primitive_site SLICE_X24Y21 SLICEM internal 32)
		(primitive_site SLICE_X25Y20 SLICEL internal 25)
		(primitive_site SLICE_X25Y21 SLICEL internal 25)
	)
	(tile 17 19 R14C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y11 VCC internal 1)
		(primitive_site SLICE_X26Y20 SLICEM internal 32)
		(primitive_site SLICE_X26Y21 SLICEM internal 32)
		(primitive_site SLICE_X27Y20 SLICEL internal 25)
		(primitive_site SLICE_X27Y21 SLICEL internal 25)
	)
	(tile 17 20 R14C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y11 VCC internal 1)
		(primitive_site SLICE_X28Y20 SLICEM internal 32)
		(primitive_site SLICE_X28Y21 SLICEM internal 32)
		(primitive_site SLICE_X29Y20 SLICEL internal 25)
		(primitive_site SLICE_X29Y21 SLICEL internal 25)
	)
	(tile 17 21 R14C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y11 VCC internal 1)
		(primitive_site SLICE_X30Y20 SLICEM internal 32)
		(primitive_site SLICE_X30Y21 SLICEM internal 32)
		(primitive_site SLICE_X31Y20 SLICEL internal 25)
		(primitive_site SLICE_X31Y21 SLICEL internal 25)
	)
	(tile 17 22 RGCLKVR14 GCLKV 0
	)
	(tile 17 23 R14C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y11 VCC internal 1)
		(primitive_site SLICE_X32Y20 SLICEM internal 32)
		(primitive_site SLICE_X32Y21 SLICEM internal 32)
		(primitive_site SLICE_X33Y20 SLICEL internal 25)
		(primitive_site SLICE_X33Y21 SLICEL internal 25)
	)
	(tile 17 24 R14C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y11 VCC internal 1)
		(primitive_site SLICE_X34Y20 SLICEM internal 32)
		(primitive_site SLICE_X34Y21 SLICEM internal 32)
		(primitive_site SLICE_X35Y20 SLICEL internal 25)
		(primitive_site SLICE_X35Y21 SLICEL internal 25)
	)
	(tile 17 25 BRAMR14C2 BRAM2_SMALL 2
		(primitive_site RLL_X20Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y11 VCC internal 1)
	)
	(tile 17 26 BMR14C2 EMPTY64X76 0
	)
	(tile 17 27 R14C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y11 VCC internal 1)
		(primitive_site SLICE_X36Y20 SLICEM internal 32)
		(primitive_site SLICE_X36Y21 SLICEM internal 32)
		(primitive_site SLICE_X37Y20 SLICEL internal 25)
		(primitive_site SLICE_X37Y21 SLICEL internal 25)
	)
	(tile 17 28 R14C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y11 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y11 VCC internal 1)
		(primitive_site SLICE_X38Y20 SLICEM internal 32)
		(primitive_site SLICE_X38Y21 SLICEM internal 32)
		(primitive_site SLICE_X39Y20 SLICEL internal 25)
		(primitive_site SLICE_X39Y21 SLICEL internal 25)
	)
	(tile 17 29 RIOIR14 RIOIS 5
		(primitive_site VCC_X24Y11 VCC internal 1)
		(primitive_site RLL_X23Y11 RESERVED_LL internal 8)
		(primitive_site J13 DIFFM bonded 21)
		(primitive_site J14 DIFFS bonded 21)
		(primitive_site NOPAD24 IOB unbonded 21)
	)
	(tile 17 30 RTERMR14 RTERM 0
	)
	(tile 18 0 LTERMR15 LTERM 0
	)
	(tile 18 1 LIOIR15 LIOIS 5
		(primitive_site VCC_X0Y10 VCC internal 1)
		(primitive_site RLL_X0Y10 RESERVED_LL internal 8)
		(primitive_site PAD167 DIFFS unbonded 21)
		(primitive_site K1 DIFFM bonded 21)
		(primitive_site NOPAD54 IOB unbonded 21)
	)
	(tile 18 2 R15C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y10 VCC internal 1)
		(primitive_site SLICE_X0Y18 SLICEM internal 32)
		(primitive_site SLICE_X0Y19 SLICEM internal 32)
		(primitive_site SLICE_X1Y18 SLICEL internal 25)
		(primitive_site SLICE_X1Y19 SLICEL internal 25)
	)
	(tile 18 3 R15C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y10 VCC internal 1)
		(primitive_site SLICE_X2Y18 SLICEM internal 32)
		(primitive_site SLICE_X2Y19 SLICEM internal 32)
		(primitive_site SLICE_X3Y18 SLICEL internal 25)
		(primitive_site SLICE_X3Y19 SLICEL internal 25)
	)
	(tile 18 4 BRAMR15C1 BRAM1_SMALL 2
		(primitive_site RLL_X3Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y10 VCC internal 1)
	)
	(tile 18 5 BMR15C1 EMPTY64X76 0
	)
	(tile 18 6 R15C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y10 VCC internal 1)
		(primitive_site SLICE_X4Y18 SLICEM internal 32)
		(primitive_site SLICE_X4Y19 SLICEM internal 32)
		(primitive_site SLICE_X5Y18 SLICEL internal 25)
		(primitive_site SLICE_X5Y19 SLICEL internal 25)
	)
	(tile 18 7 R15C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y10 VCC internal 1)
		(primitive_site SLICE_X6Y18 SLICEM internal 32)
		(primitive_site SLICE_X6Y19 SLICEM internal 32)
		(primitive_site SLICE_X7Y18 SLICEL internal 25)
		(primitive_site SLICE_X7Y19 SLICEL internal 25)
	)
	(tile 18 8 LGCLKVR15 GCLKV 0
	)
	(tile 18 9 R15C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y10 VCC internal 1)
		(primitive_site SLICE_X8Y18 SLICEM internal 32)
		(primitive_site SLICE_X8Y19 SLICEM internal 32)
		(primitive_site SLICE_X9Y18 SLICEL internal 25)
		(primitive_site SLICE_X9Y19 SLICEL internal 25)
	)
	(tile 18 10 R15C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y10 VCC internal 1)
		(primitive_site SLICE_X10Y18 SLICEM internal 32)
		(primitive_site SLICE_X10Y19 SLICEM internal 32)
		(primitive_site SLICE_X11Y18 SLICEL internal 25)
		(primitive_site SLICE_X11Y19 SLICEL internal 25)
	)
	(tile 18 11 R15C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y10 VCC internal 1)
		(primitive_site SLICE_X12Y18 SLICEM internal 32)
		(primitive_site SLICE_X12Y19 SLICEM internal 32)
		(primitive_site SLICE_X13Y18 SLICEL internal 25)
		(primitive_site SLICE_X13Y19 SLICEL internal 25)
	)
	(tile 18 12 R15C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y10 VCC internal 1)
		(primitive_site SLICE_X14Y18 SLICEM internal 32)
		(primitive_site SLICE_X14Y19 SLICEM internal 32)
		(primitive_site SLICE_X15Y18 SLICEL internal 25)
		(primitive_site SLICE_X15Y19 SLICEL internal 25)
	)
	(tile 18 13 R15C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y10 VCC internal 1)
		(primitive_site SLICE_X16Y18 SLICEM internal 32)
		(primitive_site SLICE_X16Y19 SLICEM internal 32)
		(primitive_site SLICE_X17Y18 SLICEL internal 25)
		(primitive_site SLICE_X17Y19 SLICEL internal 25)
	)
	(tile 18 14 R15C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y10 VCC internal 1)
		(primitive_site SLICE_X18Y18 SLICEM internal 32)
		(primitive_site SLICE_X18Y19 SLICEM internal 32)
		(primitive_site SLICE_X19Y18 SLICEL internal 25)
		(primitive_site SLICE_X19Y19 SLICEL internal 25)
	)
	(tile 18 15 VMR15 CLKV 0
	)
	(tile 18 16 R15C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y10 VCC internal 1)
		(primitive_site SLICE_X20Y18 SLICEM internal 32)
		(primitive_site SLICE_X20Y19 SLICEM internal 32)
		(primitive_site SLICE_X21Y18 SLICEL internal 25)
		(primitive_site SLICE_X21Y19 SLICEL internal 25)
	)
	(tile 18 17 R15C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y10 VCC internal 1)
		(primitive_site SLICE_X22Y18 SLICEM internal 32)
		(primitive_site SLICE_X22Y19 SLICEM internal 32)
		(primitive_site SLICE_X23Y18 SLICEL internal 25)
		(primitive_site SLICE_X23Y19 SLICEL internal 25)
	)
	(tile 18 18 R15C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y10 VCC internal 1)
		(primitive_site SLICE_X24Y18 SLICEM internal 32)
		(primitive_site SLICE_X24Y19 SLICEM internal 32)
		(primitive_site SLICE_X25Y18 SLICEL internal 25)
		(primitive_site SLICE_X25Y19 SLICEL internal 25)
	)
	(tile 18 19 R15C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y10 VCC internal 1)
		(primitive_site SLICE_X26Y18 SLICEM internal 32)
		(primitive_site SLICE_X26Y19 SLICEM internal 32)
		(primitive_site SLICE_X27Y18 SLICEL internal 25)
		(primitive_site SLICE_X27Y19 SLICEL internal 25)
	)
	(tile 18 20 R15C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y10 VCC internal 1)
		(primitive_site SLICE_X28Y18 SLICEM internal 32)
		(primitive_site SLICE_X28Y19 SLICEM internal 32)
		(primitive_site SLICE_X29Y18 SLICEL internal 25)
		(primitive_site SLICE_X29Y19 SLICEL internal 25)
	)
	(tile 18 21 R15C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y10 VCC internal 1)
		(primitive_site SLICE_X30Y18 SLICEM internal 32)
		(primitive_site SLICE_X30Y19 SLICEM internal 32)
		(primitive_site SLICE_X31Y18 SLICEL internal 25)
		(primitive_site SLICE_X31Y19 SLICEL internal 25)
	)
	(tile 18 22 RGCLKVR15 GCLKV 0
	)
	(tile 18 23 R15C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y10 VCC internal 1)
		(primitive_site SLICE_X32Y18 SLICEM internal 32)
		(primitive_site SLICE_X32Y19 SLICEM internal 32)
		(primitive_site SLICE_X33Y18 SLICEL internal 25)
		(primitive_site SLICE_X33Y19 SLICEL internal 25)
	)
	(tile 18 24 R15C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y10 VCC internal 1)
		(primitive_site SLICE_X34Y18 SLICEM internal 32)
		(primitive_site SLICE_X34Y19 SLICEM internal 32)
		(primitive_site SLICE_X35Y18 SLICEL internal 25)
		(primitive_site SLICE_X35Y19 SLICEL internal 25)
	)
	(tile 18 25 BRAMR15C2 BRAM1_SMALL 2
		(primitive_site RLL_X20Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y10 VCC internal 1)
	)
	(tile 18 26 BMR15C2 EMPTY64X76 0
	)
	(tile 18 27 R15C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y10 VCC internal 1)
		(primitive_site SLICE_X36Y18 SLICEM internal 32)
		(primitive_site SLICE_X36Y19 SLICEM internal 32)
		(primitive_site SLICE_X37Y18 SLICEL internal 25)
		(primitive_site SLICE_X37Y19 SLICEL internal 25)
	)
	(tile 18 28 R15C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y10 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y10 VCC internal 1)
		(primitive_site SLICE_X38Y18 SLICEM internal 32)
		(primitive_site SLICE_X38Y19 SLICEM internal 32)
		(primitive_site SLICE_X39Y18 SLICEL internal 25)
		(primitive_site SLICE_X39Y19 SLICEL internal 25)
	)
	(tile 18 29 RIOIR15 RIOIS 5
		(primitive_site VCC_X24Y10 VCC internal 1)
		(primitive_site RLL_X23Y10 RESERVED_LL internal 8)
		(primitive_site PAD80 DIFFM unbonded 21)
		(primitive_site K15 DIFFS bonded 21)
		(primitive_site NOPAD25 IOB unbonded 21)
	)
	(tile 18 30 RTERMR15 RTERM 0
	)
	(tile 19 0 LTERMR16 LTERM 0
	)
	(tile 19 1 LIOIR16 LIOIS 5
		(primitive_site VCC_X0Y9 VCC internal 1)
		(primitive_site RLL_X0Y9 RESERVED_LL internal 8)
		(primitive_site K3 DIFFS bonded 21)
		(primitive_site K2 DIFFM bonded 21)
		(primitive_site NOPAD53 IOB unbonded 21)
	)
	(tile 19 2 R16C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y9 VCC internal 1)
		(primitive_site SLICE_X0Y16 SLICEM internal 32)
		(primitive_site SLICE_X0Y17 SLICEM internal 32)
		(primitive_site SLICE_X1Y16 SLICEL internal 25)
		(primitive_site SLICE_X1Y17 SLICEL internal 25)
	)
	(tile 19 3 R16C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y9 VCC internal 1)
		(primitive_site SLICE_X2Y16 SLICEM internal 32)
		(primitive_site SLICE_X2Y17 SLICEM internal 32)
		(primitive_site SLICE_X3Y16 SLICEL internal 25)
		(primitive_site SLICE_X3Y17 SLICEL internal 25)
	)
	(tile 19 4 BRAMR16C1 BRAM0_SMALL 2
		(primitive_site RLL_X3Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y9 VCC internal 1)
	)
	(tile 19 5 BMR16C1 BRAMSITE 2
		(primitive_site RAMB16_X0Y2 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y2 MULT18X18 internal 75)
	)
	(tile 19 6 R16C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y9 VCC internal 1)
		(primitive_site SLICE_X4Y16 SLICEM internal 32)
		(primitive_site SLICE_X4Y17 SLICEM internal 32)
		(primitive_site SLICE_X5Y16 SLICEL internal 25)
		(primitive_site SLICE_X5Y17 SLICEL internal 25)
	)
	(tile 19 7 R16C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y9 VCC internal 1)
		(primitive_site SLICE_X6Y16 SLICEM internal 32)
		(primitive_site SLICE_X6Y17 SLICEM internal 32)
		(primitive_site SLICE_X7Y16 SLICEL internal 25)
		(primitive_site SLICE_X7Y17 SLICEL internal 25)
	)
	(tile 19 8 LGCLKVR16 GCLKV 0
	)
	(tile 19 9 R16C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y9 VCC internal 1)
		(primitive_site SLICE_X8Y16 SLICEM internal 32)
		(primitive_site SLICE_X8Y17 SLICEM internal 32)
		(primitive_site SLICE_X9Y16 SLICEL internal 25)
		(primitive_site SLICE_X9Y17 SLICEL internal 25)
	)
	(tile 19 10 R16C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y9 VCC internal 1)
		(primitive_site SLICE_X10Y16 SLICEM internal 32)
		(primitive_site SLICE_X10Y17 SLICEM internal 32)
		(primitive_site SLICE_X11Y16 SLICEL internal 25)
		(primitive_site SLICE_X11Y17 SLICEL internal 25)
	)
	(tile 19 11 R16C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y9 VCC internal 1)
		(primitive_site SLICE_X12Y16 SLICEM internal 32)
		(primitive_site SLICE_X12Y17 SLICEM internal 32)
		(primitive_site SLICE_X13Y16 SLICEL internal 25)
		(primitive_site SLICE_X13Y17 SLICEL internal 25)
	)
	(tile 19 12 R16C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y9 VCC internal 1)
		(primitive_site SLICE_X14Y16 SLICEM internal 32)
		(primitive_site SLICE_X14Y17 SLICEM internal 32)
		(primitive_site SLICE_X15Y16 SLICEL internal 25)
		(primitive_site SLICE_X15Y17 SLICEL internal 25)
	)
	(tile 19 13 R16C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y9 VCC internal 1)
		(primitive_site SLICE_X16Y16 SLICEM internal 32)
		(primitive_site SLICE_X16Y17 SLICEM internal 32)
		(primitive_site SLICE_X17Y16 SLICEL internal 25)
		(primitive_site SLICE_X17Y17 SLICEL internal 25)
	)
	(tile 19 14 R16C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y9 VCC internal 1)
		(primitive_site SLICE_X18Y16 SLICEM internal 32)
		(primitive_site SLICE_X18Y17 SLICEM internal 32)
		(primitive_site SLICE_X19Y16 SLICEL internal 25)
		(primitive_site SLICE_X19Y17 SLICEL internal 25)
	)
	(tile 19 15 VMR16 CLKV 0
	)
	(tile 19 16 R16C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y9 VCC internal 1)
		(primitive_site SLICE_X20Y16 SLICEM internal 32)
		(primitive_site SLICE_X20Y17 SLICEM internal 32)
		(primitive_site SLICE_X21Y16 SLICEL internal 25)
		(primitive_site SLICE_X21Y17 SLICEL internal 25)
	)
	(tile 19 17 R16C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y9 VCC internal 1)
		(primitive_site SLICE_X22Y16 SLICEM internal 32)
		(primitive_site SLICE_X22Y17 SLICEM internal 32)
		(primitive_site SLICE_X23Y16 SLICEL internal 25)
		(primitive_site SLICE_X23Y17 SLICEL internal 25)
	)
	(tile 19 18 R16C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y9 VCC internal 1)
		(primitive_site SLICE_X24Y16 SLICEM internal 32)
		(primitive_site SLICE_X24Y17 SLICEM internal 32)
		(primitive_site SLICE_X25Y16 SLICEL internal 25)
		(primitive_site SLICE_X25Y17 SLICEL internal 25)
	)
	(tile 19 19 R16C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y9 VCC internal 1)
		(primitive_site SLICE_X26Y16 SLICEM internal 32)
		(primitive_site SLICE_X26Y17 SLICEM internal 32)
		(primitive_site SLICE_X27Y16 SLICEL internal 25)
		(primitive_site SLICE_X27Y17 SLICEL internal 25)
	)
	(tile 19 20 R16C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y9 VCC internal 1)
		(primitive_site SLICE_X28Y16 SLICEM internal 32)
		(primitive_site SLICE_X28Y17 SLICEM internal 32)
		(primitive_site SLICE_X29Y16 SLICEL internal 25)
		(primitive_site SLICE_X29Y17 SLICEL internal 25)
	)
	(tile 19 21 R16C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y9 VCC internal 1)
		(primitive_site SLICE_X30Y16 SLICEM internal 32)
		(primitive_site SLICE_X30Y17 SLICEM internal 32)
		(primitive_site SLICE_X31Y16 SLICEL internal 25)
		(primitive_site SLICE_X31Y17 SLICEL internal 25)
	)
	(tile 19 22 RGCLKVR16 GCLKV 0
	)
	(tile 19 23 R16C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y9 VCC internal 1)
		(primitive_site SLICE_X32Y16 SLICEM internal 32)
		(primitive_site SLICE_X32Y17 SLICEM internal 32)
		(primitive_site SLICE_X33Y16 SLICEL internal 25)
		(primitive_site SLICE_X33Y17 SLICEL internal 25)
	)
	(tile 19 24 R16C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y9 VCC internal 1)
		(primitive_site SLICE_X34Y16 SLICEM internal 32)
		(primitive_site SLICE_X34Y17 SLICEM internal 32)
		(primitive_site SLICE_X35Y16 SLICEL internal 25)
		(primitive_site SLICE_X35Y17 SLICEL internal 25)
	)
	(tile 19 25 BRAMR16C2 BRAM0_SMALL 2
		(primitive_site RLL_X20Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y9 VCC internal 1)
	)
	(tile 19 26 BMR16C2 BRAMSITE 2
		(primitive_site RAMB16_X1Y2 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y2 MULT18X18 internal 75)
	)
	(tile 19 27 R16C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y9 VCC internal 1)
		(primitive_site SLICE_X36Y16 SLICEM internal 32)
		(primitive_site SLICE_X36Y17 SLICEM internal 32)
		(primitive_site SLICE_X37Y16 SLICEL internal 25)
		(primitive_site SLICE_X37Y17 SLICEL internal 25)
	)
	(tile 19 28 R16C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y9 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y9 VCC internal 1)
		(primitive_site SLICE_X38Y16 SLICEM internal 32)
		(primitive_site SLICE_X38Y17 SLICEM internal 32)
		(primitive_site SLICE_X39Y16 SLICEL internal 25)
		(primitive_site SLICE_X39Y17 SLICEL internal 25)
	)
	(tile 19 29 RIOIR16 RIOIS 5
		(primitive_site VCC_X24Y9 VCC internal 1)
		(primitive_site RLL_X23Y9 RESERVED_LL internal 8)
		(primitive_site K13 DIFFM bonded 21)
		(primitive_site K14 DIFFS bonded 21)
		(primitive_site NOPAD26 IOB unbonded 21)
	)
	(tile 19 30 RTERMR16 RTERM 0
	)
	(tile 20 0 LTERMR17 LTERM 0
	)
	(tile 20 1 LIOIR17 LIOIS 5
		(primitive_site VCC_X0Y8 VCC internal 1)
		(primitive_site RLL_X0Y8 RESERVED_LL internal 8)
		(primitive_site K5 DIFFS bonded 21)
		(primitive_site K4 DIFFM bonded 21)
		(primitive_site NOPAD52 IOB unbonded 21)
	)
	(tile 20 2 R17C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y8 VCC internal 1)
		(primitive_site SLICE_X0Y14 SLICEM internal 32)
		(primitive_site SLICE_X0Y15 SLICEM internal 32)
		(primitive_site SLICE_X1Y14 SLICEL internal 25)
		(primitive_site SLICE_X1Y15 SLICEL internal 25)
	)
	(tile 20 3 R17C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y8 VCC internal 1)
		(primitive_site SLICE_X2Y14 SLICEM internal 32)
		(primitive_site SLICE_X2Y15 SLICEM internal 32)
		(primitive_site SLICE_X3Y14 SLICEL internal 25)
		(primitive_site SLICE_X3Y15 SLICEL internal 25)
	)
	(tile 20 4 BRAMR17C1 BRAM3_SMALL 2
		(primitive_site RLL_X3Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y8 VCC internal 1)
	)
	(tile 20 5 BMR17C1 EMPTY64X76 0
	)
	(tile 20 6 R17C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y8 VCC internal 1)
		(primitive_site SLICE_X4Y14 SLICEM internal 32)
		(primitive_site SLICE_X4Y15 SLICEM internal 32)
		(primitive_site SLICE_X5Y14 SLICEL internal 25)
		(primitive_site SLICE_X5Y15 SLICEL internal 25)
	)
	(tile 20 7 R17C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y8 VCC internal 1)
		(primitive_site SLICE_X6Y14 SLICEM internal 32)
		(primitive_site SLICE_X6Y15 SLICEM internal 32)
		(primitive_site SLICE_X7Y14 SLICEL internal 25)
		(primitive_site SLICE_X7Y15 SLICEL internal 25)
	)
	(tile 20 8 LGCLKVR17 GCLKV 0
	)
	(tile 20 9 R17C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y8 VCC internal 1)
		(primitive_site SLICE_X8Y14 SLICEM internal 32)
		(primitive_site SLICE_X8Y15 SLICEM internal 32)
		(primitive_site SLICE_X9Y14 SLICEL internal 25)
		(primitive_site SLICE_X9Y15 SLICEL internal 25)
	)
	(tile 20 10 R17C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y8 VCC internal 1)
		(primitive_site SLICE_X10Y14 SLICEM internal 32)
		(primitive_site SLICE_X10Y15 SLICEM internal 32)
		(primitive_site SLICE_X11Y14 SLICEL internal 25)
		(primitive_site SLICE_X11Y15 SLICEL internal 25)
	)
	(tile 20 11 R17C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y8 VCC internal 1)
		(primitive_site SLICE_X12Y14 SLICEM internal 32)
		(primitive_site SLICE_X12Y15 SLICEM internal 32)
		(primitive_site SLICE_X13Y14 SLICEL internal 25)
		(primitive_site SLICE_X13Y15 SLICEL internal 25)
	)
	(tile 20 12 R17C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y8 VCC internal 1)
		(primitive_site SLICE_X14Y14 SLICEM internal 32)
		(primitive_site SLICE_X14Y15 SLICEM internal 32)
		(primitive_site SLICE_X15Y14 SLICEL internal 25)
		(primitive_site SLICE_X15Y15 SLICEL internal 25)
	)
	(tile 20 13 R17C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y8 VCC internal 1)
		(primitive_site SLICE_X16Y14 SLICEM internal 32)
		(primitive_site SLICE_X16Y15 SLICEM internal 32)
		(primitive_site SLICE_X17Y14 SLICEL internal 25)
		(primitive_site SLICE_X17Y15 SLICEL internal 25)
	)
	(tile 20 14 R17C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y8 VCC internal 1)
		(primitive_site SLICE_X18Y14 SLICEM internal 32)
		(primitive_site SLICE_X18Y15 SLICEM internal 32)
		(primitive_site SLICE_X19Y14 SLICEL internal 25)
		(primitive_site SLICE_X19Y15 SLICEL internal 25)
	)
	(tile 20 15 VMR17 CLKV 0
	)
	(tile 20 16 R17C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y8 VCC internal 1)
		(primitive_site SLICE_X20Y14 SLICEM internal 32)
		(primitive_site SLICE_X20Y15 SLICEM internal 32)
		(primitive_site SLICE_X21Y14 SLICEL internal 25)
		(primitive_site SLICE_X21Y15 SLICEL internal 25)
	)
	(tile 20 17 R17C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y8 VCC internal 1)
		(primitive_site SLICE_X22Y14 SLICEM internal 32)
		(primitive_site SLICE_X22Y15 SLICEM internal 32)
		(primitive_site SLICE_X23Y14 SLICEL internal 25)
		(primitive_site SLICE_X23Y15 SLICEL internal 25)
	)
	(tile 20 18 R17C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y8 VCC internal 1)
		(primitive_site SLICE_X24Y14 SLICEM internal 32)
		(primitive_site SLICE_X24Y15 SLICEM internal 32)
		(primitive_site SLICE_X25Y14 SLICEL internal 25)
		(primitive_site SLICE_X25Y15 SLICEL internal 25)
	)
	(tile 20 19 R17C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y8 VCC internal 1)
		(primitive_site SLICE_X26Y14 SLICEM internal 32)
		(primitive_site SLICE_X26Y15 SLICEM internal 32)
		(primitive_site SLICE_X27Y14 SLICEL internal 25)
		(primitive_site SLICE_X27Y15 SLICEL internal 25)
	)
	(tile 20 20 R17C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y8 VCC internal 1)
		(primitive_site SLICE_X28Y14 SLICEM internal 32)
		(primitive_site SLICE_X28Y15 SLICEM internal 32)
		(primitive_site SLICE_X29Y14 SLICEL internal 25)
		(primitive_site SLICE_X29Y15 SLICEL internal 25)
	)
	(tile 20 21 R17C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y8 VCC internal 1)
		(primitive_site SLICE_X30Y14 SLICEM internal 32)
		(primitive_site SLICE_X30Y15 SLICEM internal 32)
		(primitive_site SLICE_X31Y14 SLICEL internal 25)
		(primitive_site SLICE_X31Y15 SLICEL internal 25)
	)
	(tile 20 22 RGCLKVR17 GCLKV 0
	)
	(tile 20 23 R17C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y8 VCC internal 1)
		(primitive_site SLICE_X32Y14 SLICEM internal 32)
		(primitive_site SLICE_X32Y15 SLICEM internal 32)
		(primitive_site SLICE_X33Y14 SLICEL internal 25)
		(primitive_site SLICE_X33Y15 SLICEL internal 25)
	)
	(tile 20 24 R17C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y8 VCC internal 1)
		(primitive_site SLICE_X34Y14 SLICEM internal 32)
		(primitive_site SLICE_X34Y15 SLICEM internal 32)
		(primitive_site SLICE_X35Y14 SLICEL internal 25)
		(primitive_site SLICE_X35Y15 SLICEL internal 25)
	)
	(tile 20 25 BRAMR17C2 BRAM3_SMALL 2
		(primitive_site RLL_X20Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y8 VCC internal 1)
	)
	(tile 20 26 BMR17C2 EMPTY64X76 0
	)
	(tile 20 27 R17C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y8 VCC internal 1)
		(primitive_site SLICE_X36Y14 SLICEM internal 32)
		(primitive_site SLICE_X36Y15 SLICEM internal 32)
		(primitive_site SLICE_X37Y14 SLICEL internal 25)
		(primitive_site SLICE_X37Y15 SLICEL internal 25)
	)
	(tile 20 28 R17C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y8 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y8 VCC internal 1)
		(primitive_site SLICE_X38Y14 SLICEM internal 32)
		(primitive_site SLICE_X38Y15 SLICEM internal 32)
		(primitive_site SLICE_X39Y14 SLICEL internal 25)
		(primitive_site SLICE_X39Y15 SLICEL internal 25)
	)
	(tile 20 29 RIOIR17 RIOIS 5
		(primitive_site VCC_X24Y8 VCC internal 1)
		(primitive_site RLL_X23Y8 RESERVED_LL internal 8)
		(primitive_site L12 DIFFM bonded 21)
		(primitive_site K12 DIFFS bonded 21)
		(primitive_site NOPAD27 IOB unbonded 21)
	)
	(tile 20 30 RTERMR17 RTERM 0
	)
	(tile 21 0 LTERMR18 LTERM 0
	)
	(tile 21 1 LIOIR18 LIOIS 5
		(primitive_site VCC_X0Y7 VCC internal 1)
		(primitive_site RLL_X0Y7 RESERVED_LL internal 8)
		(primitive_site L3 DIFFS bonded 21)
		(primitive_site L2 DIFFM bonded 21)
		(primitive_site NOPAD51 IOB unbonded 21)
	)
	(tile 21 2 R18C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y7 VCC internal 1)
		(primitive_site SLICE_X0Y12 SLICEM internal 32)
		(primitive_site SLICE_X0Y13 SLICEM internal 32)
		(primitive_site SLICE_X1Y12 SLICEL internal 25)
		(primitive_site SLICE_X1Y13 SLICEL internal 25)
	)
	(tile 21 3 R18C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y7 VCC internal 1)
		(primitive_site SLICE_X2Y12 SLICEM internal 32)
		(primitive_site SLICE_X2Y13 SLICEM internal 32)
		(primitive_site SLICE_X3Y12 SLICEL internal 25)
		(primitive_site SLICE_X3Y13 SLICEL internal 25)
	)
	(tile 21 4 BRAMR18C1 BRAM2_SMALL 2
		(primitive_site RLL_X3Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y7 VCC internal 1)
	)
	(tile 21 5 BMR18C1 EMPTY64X76 0
	)
	(tile 21 6 R18C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y7 VCC internal 1)
		(primitive_site SLICE_X4Y12 SLICEM internal 32)
		(primitive_site SLICE_X4Y13 SLICEM internal 32)
		(primitive_site SLICE_X5Y12 SLICEL internal 25)
		(primitive_site SLICE_X5Y13 SLICEL internal 25)
	)
	(tile 21 7 R18C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y7 VCC internal 1)
		(primitive_site SLICE_X6Y12 SLICEM internal 32)
		(primitive_site SLICE_X6Y13 SLICEM internal 32)
		(primitive_site SLICE_X7Y12 SLICEL internal 25)
		(primitive_site SLICE_X7Y13 SLICEL internal 25)
	)
	(tile 21 8 LGCLKVR18 GCLKV 0
	)
	(tile 21 9 R18C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y7 VCC internal 1)
		(primitive_site SLICE_X8Y12 SLICEM internal 32)
		(primitive_site SLICE_X8Y13 SLICEM internal 32)
		(primitive_site SLICE_X9Y12 SLICEL internal 25)
		(primitive_site SLICE_X9Y13 SLICEL internal 25)
	)
	(tile 21 10 R18C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y7 VCC internal 1)
		(primitive_site SLICE_X10Y12 SLICEM internal 32)
		(primitive_site SLICE_X10Y13 SLICEM internal 32)
		(primitive_site SLICE_X11Y12 SLICEL internal 25)
		(primitive_site SLICE_X11Y13 SLICEL internal 25)
	)
	(tile 21 11 R18C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y7 VCC internal 1)
		(primitive_site SLICE_X12Y12 SLICEM internal 32)
		(primitive_site SLICE_X12Y13 SLICEM internal 32)
		(primitive_site SLICE_X13Y12 SLICEL internal 25)
		(primitive_site SLICE_X13Y13 SLICEL internal 25)
	)
	(tile 21 12 R18C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y7 VCC internal 1)
		(primitive_site SLICE_X14Y12 SLICEM internal 32)
		(primitive_site SLICE_X14Y13 SLICEM internal 32)
		(primitive_site SLICE_X15Y12 SLICEL internal 25)
		(primitive_site SLICE_X15Y13 SLICEL internal 25)
	)
	(tile 21 13 R18C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y7 VCC internal 1)
		(primitive_site SLICE_X16Y12 SLICEM internal 32)
		(primitive_site SLICE_X16Y13 SLICEM internal 32)
		(primitive_site SLICE_X17Y12 SLICEL internal 25)
		(primitive_site SLICE_X17Y13 SLICEL internal 25)
	)
	(tile 21 14 R18C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y7 VCC internal 1)
		(primitive_site SLICE_X18Y12 SLICEM internal 32)
		(primitive_site SLICE_X18Y13 SLICEM internal 32)
		(primitive_site SLICE_X19Y12 SLICEL internal 25)
		(primitive_site SLICE_X19Y13 SLICEL internal 25)
	)
	(tile 21 15 VMR18 CLKV 0
	)
	(tile 21 16 R18C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y7 VCC internal 1)
		(primitive_site SLICE_X20Y12 SLICEM internal 32)
		(primitive_site SLICE_X20Y13 SLICEM internal 32)
		(primitive_site SLICE_X21Y12 SLICEL internal 25)
		(primitive_site SLICE_X21Y13 SLICEL internal 25)
	)
	(tile 21 17 R18C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y7 VCC internal 1)
		(primitive_site SLICE_X22Y12 SLICEM internal 32)
		(primitive_site SLICE_X22Y13 SLICEM internal 32)
		(primitive_site SLICE_X23Y12 SLICEL internal 25)
		(primitive_site SLICE_X23Y13 SLICEL internal 25)
	)
	(tile 21 18 R18C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y7 VCC internal 1)
		(primitive_site SLICE_X24Y12 SLICEM internal 32)
		(primitive_site SLICE_X24Y13 SLICEM internal 32)
		(primitive_site SLICE_X25Y12 SLICEL internal 25)
		(primitive_site SLICE_X25Y13 SLICEL internal 25)
	)
	(tile 21 19 R18C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y7 VCC internal 1)
		(primitive_site SLICE_X26Y12 SLICEM internal 32)
		(primitive_site SLICE_X26Y13 SLICEM internal 32)
		(primitive_site SLICE_X27Y12 SLICEL internal 25)
		(primitive_site SLICE_X27Y13 SLICEL internal 25)
	)
	(tile 21 20 R18C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y7 VCC internal 1)
		(primitive_site SLICE_X28Y12 SLICEM internal 32)
		(primitive_site SLICE_X28Y13 SLICEM internal 32)
		(primitive_site SLICE_X29Y12 SLICEL internal 25)
		(primitive_site SLICE_X29Y13 SLICEL internal 25)
	)
	(tile 21 21 R18C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y7 VCC internal 1)
		(primitive_site SLICE_X30Y12 SLICEM internal 32)
		(primitive_site SLICE_X30Y13 SLICEM internal 32)
		(primitive_site SLICE_X31Y12 SLICEL internal 25)
		(primitive_site SLICE_X31Y13 SLICEL internal 25)
	)
	(tile 21 22 RGCLKVR18 GCLKV 0
	)
	(tile 21 23 R18C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y7 VCC internal 1)
		(primitive_site SLICE_X32Y12 SLICEM internal 32)
		(primitive_site SLICE_X32Y13 SLICEM internal 32)
		(primitive_site SLICE_X33Y12 SLICEL internal 25)
		(primitive_site SLICE_X33Y13 SLICEL internal 25)
	)
	(tile 21 24 R18C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y7 VCC internal 1)
		(primitive_site SLICE_X34Y12 SLICEM internal 32)
		(primitive_site SLICE_X34Y13 SLICEM internal 32)
		(primitive_site SLICE_X35Y12 SLICEL internal 25)
		(primitive_site SLICE_X35Y13 SLICEL internal 25)
	)
	(tile 21 25 BRAMR18C2 BRAM2_SMALL 2
		(primitive_site RLL_X20Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y7 VCC internal 1)
	)
	(tile 21 26 BMR18C2 EMPTY64X76 0
	)
	(tile 21 27 R18C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y7 VCC internal 1)
		(primitive_site SLICE_X36Y12 SLICEM internal 32)
		(primitive_site SLICE_X36Y13 SLICEM internal 32)
		(primitive_site SLICE_X37Y12 SLICEL internal 25)
		(primitive_site SLICE_X37Y13 SLICEL internal 25)
	)
	(tile 21 28 R18C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y7 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y7 VCC internal 1)
		(primitive_site SLICE_X38Y12 SLICEM internal 32)
		(primitive_site SLICE_X38Y13 SLICEM internal 32)
		(primitive_site SLICE_X39Y12 SLICEL internal 25)
		(primitive_site SLICE_X39Y13 SLICEL internal 25)
	)
	(tile 21 29 RIOIR18 RIOIS 5
		(primitive_site VCC_X24Y7 VCC internal 1)
		(primitive_site RLL_X23Y7 RESERVED_LL internal 8)
		(primitive_site L14 DIFFM bonded 21)
		(primitive_site L15 DIFFS bonded 21)
		(primitive_site NOPAD28 IOB unbonded 21)
	)
	(tile 21 30 RTERMR18 RTERM 0
	)
	(tile 22 0 LTERMR19 LTERM 0
	)
	(tile 22 1 LIOIR19 LIOIS 5
		(primitive_site VCC_X0Y6 VCC internal 1)
		(primitive_site RLL_X0Y6 RESERVED_LL internal 8)
		(primitive_site L5 DIFFS bonded 21)
		(primitive_site L4 DIFFM bonded 21)
		(primitive_site NOPAD50 IOB unbonded 21)
	)
	(tile 22 2 R19C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y6 VCC internal 1)
		(primitive_site SLICE_X0Y10 SLICEM internal 32)
		(primitive_site SLICE_X0Y11 SLICEM internal 32)
		(primitive_site SLICE_X1Y10 SLICEL internal 25)
		(primitive_site SLICE_X1Y11 SLICEL internal 25)
	)
	(tile 22 3 R19C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y6 VCC internal 1)
		(primitive_site SLICE_X2Y10 SLICEM internal 32)
		(primitive_site SLICE_X2Y11 SLICEM internal 32)
		(primitive_site SLICE_X3Y10 SLICEL internal 25)
		(primitive_site SLICE_X3Y11 SLICEL internal 25)
	)
	(tile 22 4 BRAMR19C1 BRAM1_SMALL 2
		(primitive_site RLL_X3Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y6 VCC internal 1)
	)
	(tile 22 5 BMR19C1 EMPTY64X76 0
	)
	(tile 22 6 R19C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y6 VCC internal 1)
		(primitive_site SLICE_X4Y10 SLICEM internal 32)
		(primitive_site SLICE_X4Y11 SLICEM internal 32)
		(primitive_site SLICE_X5Y10 SLICEL internal 25)
		(primitive_site SLICE_X5Y11 SLICEL internal 25)
	)
	(tile 22 7 R19C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y6 VCC internal 1)
		(primitive_site SLICE_X6Y10 SLICEM internal 32)
		(primitive_site SLICE_X6Y11 SLICEM internal 32)
		(primitive_site SLICE_X7Y10 SLICEL internal 25)
		(primitive_site SLICE_X7Y11 SLICEL internal 25)
	)
	(tile 22 8 LGCLKVR19 GCLKV 0
	)
	(tile 22 9 R19C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y6 VCC internal 1)
		(primitive_site SLICE_X8Y10 SLICEM internal 32)
		(primitive_site SLICE_X8Y11 SLICEM internal 32)
		(primitive_site SLICE_X9Y10 SLICEL internal 25)
		(primitive_site SLICE_X9Y11 SLICEL internal 25)
	)
	(tile 22 10 R19C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y6 VCC internal 1)
		(primitive_site SLICE_X10Y10 SLICEM internal 32)
		(primitive_site SLICE_X10Y11 SLICEM internal 32)
		(primitive_site SLICE_X11Y10 SLICEL internal 25)
		(primitive_site SLICE_X11Y11 SLICEL internal 25)
	)
	(tile 22 11 R19C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y6 VCC internal 1)
		(primitive_site SLICE_X12Y10 SLICEM internal 32)
		(primitive_site SLICE_X12Y11 SLICEM internal 32)
		(primitive_site SLICE_X13Y10 SLICEL internal 25)
		(primitive_site SLICE_X13Y11 SLICEL internal 25)
	)
	(tile 22 12 R19C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y6 VCC internal 1)
		(primitive_site SLICE_X14Y10 SLICEM internal 32)
		(primitive_site SLICE_X14Y11 SLICEM internal 32)
		(primitive_site SLICE_X15Y10 SLICEL internal 25)
		(primitive_site SLICE_X15Y11 SLICEL internal 25)
	)
	(tile 22 13 R19C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y6 VCC internal 1)
		(primitive_site SLICE_X16Y10 SLICEM internal 32)
		(primitive_site SLICE_X16Y11 SLICEM internal 32)
		(primitive_site SLICE_X17Y10 SLICEL internal 25)
		(primitive_site SLICE_X17Y11 SLICEL internal 25)
	)
	(tile 22 14 R19C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y6 VCC internal 1)
		(primitive_site SLICE_X18Y10 SLICEM internal 32)
		(primitive_site SLICE_X18Y11 SLICEM internal 32)
		(primitive_site SLICE_X19Y10 SLICEL internal 25)
		(primitive_site SLICE_X19Y11 SLICEL internal 25)
	)
	(tile 22 15 VMR19 CLKV 0
	)
	(tile 22 16 R19C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y6 VCC internal 1)
		(primitive_site SLICE_X20Y10 SLICEM internal 32)
		(primitive_site SLICE_X20Y11 SLICEM internal 32)
		(primitive_site SLICE_X21Y10 SLICEL internal 25)
		(primitive_site SLICE_X21Y11 SLICEL internal 25)
	)
	(tile 22 17 R19C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y6 VCC internal 1)
		(primitive_site SLICE_X22Y10 SLICEM internal 32)
		(primitive_site SLICE_X22Y11 SLICEM internal 32)
		(primitive_site SLICE_X23Y10 SLICEL internal 25)
		(primitive_site SLICE_X23Y11 SLICEL internal 25)
	)
	(tile 22 18 R19C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y6 VCC internal 1)
		(primitive_site SLICE_X24Y10 SLICEM internal 32)
		(primitive_site SLICE_X24Y11 SLICEM internal 32)
		(primitive_site SLICE_X25Y10 SLICEL internal 25)
		(primitive_site SLICE_X25Y11 SLICEL internal 25)
	)
	(tile 22 19 R19C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y6 VCC internal 1)
		(primitive_site SLICE_X26Y10 SLICEM internal 32)
		(primitive_site SLICE_X26Y11 SLICEM internal 32)
		(primitive_site SLICE_X27Y10 SLICEL internal 25)
		(primitive_site SLICE_X27Y11 SLICEL internal 25)
	)
	(tile 22 20 R19C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y6 VCC internal 1)
		(primitive_site SLICE_X28Y10 SLICEM internal 32)
		(primitive_site SLICE_X28Y11 SLICEM internal 32)
		(primitive_site SLICE_X29Y10 SLICEL internal 25)
		(primitive_site SLICE_X29Y11 SLICEL internal 25)
	)
	(tile 22 21 R19C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y6 VCC internal 1)
		(primitive_site SLICE_X30Y10 SLICEM internal 32)
		(primitive_site SLICE_X30Y11 SLICEM internal 32)
		(primitive_site SLICE_X31Y10 SLICEL internal 25)
		(primitive_site SLICE_X31Y11 SLICEL internal 25)
	)
	(tile 22 22 RGCLKVR19 GCLKV 0
	)
	(tile 22 23 R19C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y6 VCC internal 1)
		(primitive_site SLICE_X32Y10 SLICEM internal 32)
		(primitive_site SLICE_X32Y11 SLICEM internal 32)
		(primitive_site SLICE_X33Y10 SLICEL internal 25)
		(primitive_site SLICE_X33Y11 SLICEL internal 25)
	)
	(tile 22 24 R19C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y6 VCC internal 1)
		(primitive_site SLICE_X34Y10 SLICEM internal 32)
		(primitive_site SLICE_X34Y11 SLICEM internal 32)
		(primitive_site SLICE_X35Y10 SLICEL internal 25)
		(primitive_site SLICE_X35Y11 SLICEL internal 25)
	)
	(tile 22 25 BRAMR19C2 BRAM1_SMALL 2
		(primitive_site RLL_X20Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y6 VCC internal 1)
	)
	(tile 22 26 BMR19C2 EMPTY64X76 0
	)
	(tile 22 27 R19C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y6 VCC internal 1)
		(primitive_site SLICE_X36Y10 SLICEM internal 32)
		(primitive_site SLICE_X36Y11 SLICEM internal 32)
		(primitive_site SLICE_X37Y10 SLICEL internal 25)
		(primitive_site SLICE_X37Y11 SLICEL internal 25)
	)
	(tile 22 28 R19C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y6 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y6 VCC internal 1)
		(primitive_site SLICE_X38Y10 SLICEM internal 32)
		(primitive_site SLICE_X38Y11 SLICEM internal 32)
		(primitive_site SLICE_X39Y10 SLICEL internal 25)
		(primitive_site SLICE_X39Y11 SLICEL internal 25)
	)
	(tile 22 29 RIOIR19 RIOIS 5
		(primitive_site VCC_X24Y6 VCC internal 1)
		(primitive_site RLL_X23Y6 RESERVED_LL internal 8)
		(primitive_site M13 DIFFM bonded 21)
		(primitive_site L13 DIFFS bonded 21)
		(primitive_site NOPAD29 IOB unbonded 21)
	)
	(tile 22 30 RTERMR19 RTERM 0
	)
	(tile 23 0 LTERMR20 LTERM 0
	)
	(tile 23 1 LIOIR20 LIOIS 5
		(primitive_site VCC_X0Y5 VCC internal 1)
		(primitive_site RLL_X0Y5 RESERVED_LL internal 8)
		(primitive_site M2 DIFFS bonded 21)
		(primitive_site M1 DIFFM bonded 21)
		(primitive_site NOPAD49 IOB unbonded 21)
	)
	(tile 23 2 R20C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y5 VCC internal 1)
		(primitive_site SLICE_X0Y8 SLICEM internal 32)
		(primitive_site SLICE_X0Y9 SLICEM internal 32)
		(primitive_site SLICE_X1Y8 SLICEL internal 25)
		(primitive_site SLICE_X1Y9 SLICEL internal 25)
	)
	(tile 23 3 R20C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y5 VCC internal 1)
		(primitive_site SLICE_X2Y8 SLICEM internal 32)
		(primitive_site SLICE_X2Y9 SLICEM internal 32)
		(primitive_site SLICE_X3Y8 SLICEL internal 25)
		(primitive_site SLICE_X3Y9 SLICEL internal 25)
	)
	(tile 23 4 BRAMR20C1 BRAM0_SMALL 2
		(primitive_site RLL_X3Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y5 VCC internal 1)
	)
	(tile 23 5 BMR20C1 BRAMSITE 2
		(primitive_site RAMB16_X0Y1 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y1 MULT18X18 internal 75)
	)
	(tile 23 6 R20C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y5 VCC internal 1)
		(primitive_site SLICE_X4Y8 SLICEM internal 32)
		(primitive_site SLICE_X4Y9 SLICEM internal 32)
		(primitive_site SLICE_X5Y8 SLICEL internal 25)
		(primitive_site SLICE_X5Y9 SLICEL internal 25)
	)
	(tile 23 7 R20C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y5 VCC internal 1)
		(primitive_site SLICE_X6Y8 SLICEM internal 32)
		(primitive_site SLICE_X6Y9 SLICEM internal 32)
		(primitive_site SLICE_X7Y8 SLICEL internal 25)
		(primitive_site SLICE_X7Y9 SLICEL internal 25)
	)
	(tile 23 8 LGCLKVR20 GCLKV 0
	)
	(tile 23 9 R20C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y5 VCC internal 1)
		(primitive_site SLICE_X8Y8 SLICEM internal 32)
		(primitive_site SLICE_X8Y9 SLICEM internal 32)
		(primitive_site SLICE_X9Y8 SLICEL internal 25)
		(primitive_site SLICE_X9Y9 SLICEL internal 25)
	)
	(tile 23 10 R20C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y5 VCC internal 1)
		(primitive_site SLICE_X10Y8 SLICEM internal 32)
		(primitive_site SLICE_X10Y9 SLICEM internal 32)
		(primitive_site SLICE_X11Y8 SLICEL internal 25)
		(primitive_site SLICE_X11Y9 SLICEL internal 25)
	)
	(tile 23 11 R20C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y5 VCC internal 1)
		(primitive_site SLICE_X12Y8 SLICEM internal 32)
		(primitive_site SLICE_X12Y9 SLICEM internal 32)
		(primitive_site SLICE_X13Y8 SLICEL internal 25)
		(primitive_site SLICE_X13Y9 SLICEL internal 25)
	)
	(tile 23 12 R20C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y5 VCC internal 1)
		(primitive_site SLICE_X14Y8 SLICEM internal 32)
		(primitive_site SLICE_X14Y9 SLICEM internal 32)
		(primitive_site SLICE_X15Y8 SLICEL internal 25)
		(primitive_site SLICE_X15Y9 SLICEL internal 25)
	)
	(tile 23 13 R20C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y5 VCC internal 1)
		(primitive_site SLICE_X16Y8 SLICEM internal 32)
		(primitive_site SLICE_X16Y9 SLICEM internal 32)
		(primitive_site SLICE_X17Y8 SLICEL internal 25)
		(primitive_site SLICE_X17Y9 SLICEL internal 25)
	)
	(tile 23 14 R20C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y5 VCC internal 1)
		(primitive_site SLICE_X18Y8 SLICEM internal 32)
		(primitive_site SLICE_X18Y9 SLICEM internal 32)
		(primitive_site SLICE_X19Y8 SLICEL internal 25)
		(primitive_site SLICE_X19Y9 SLICEL internal 25)
	)
	(tile 23 15 VMR20 CLKV 0
	)
	(tile 23 16 R20C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y5 VCC internal 1)
		(primitive_site SLICE_X20Y8 SLICEM internal 32)
		(primitive_site SLICE_X20Y9 SLICEM internal 32)
		(primitive_site SLICE_X21Y8 SLICEL internal 25)
		(primitive_site SLICE_X21Y9 SLICEL internal 25)
	)
	(tile 23 17 R20C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y5 VCC internal 1)
		(primitive_site SLICE_X22Y8 SLICEM internal 32)
		(primitive_site SLICE_X22Y9 SLICEM internal 32)
		(primitive_site SLICE_X23Y8 SLICEL internal 25)
		(primitive_site SLICE_X23Y9 SLICEL internal 25)
	)
	(tile 23 18 R20C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y5 VCC internal 1)
		(primitive_site SLICE_X24Y8 SLICEM internal 32)
		(primitive_site SLICE_X24Y9 SLICEM internal 32)
		(primitive_site SLICE_X25Y8 SLICEL internal 25)
		(primitive_site SLICE_X25Y9 SLICEL internal 25)
	)
	(tile 23 19 R20C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y5 VCC internal 1)
		(primitive_site SLICE_X26Y8 SLICEM internal 32)
		(primitive_site SLICE_X26Y9 SLICEM internal 32)
		(primitive_site SLICE_X27Y8 SLICEL internal 25)
		(primitive_site SLICE_X27Y9 SLICEL internal 25)
	)
	(tile 23 20 R20C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y5 VCC internal 1)
		(primitive_site SLICE_X28Y8 SLICEM internal 32)
		(primitive_site SLICE_X28Y9 SLICEM internal 32)
		(primitive_site SLICE_X29Y8 SLICEL internal 25)
		(primitive_site SLICE_X29Y9 SLICEL internal 25)
	)
	(tile 23 21 R20C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y5 VCC internal 1)
		(primitive_site SLICE_X30Y8 SLICEM internal 32)
		(primitive_site SLICE_X30Y9 SLICEM internal 32)
		(primitive_site SLICE_X31Y8 SLICEL internal 25)
		(primitive_site SLICE_X31Y9 SLICEL internal 25)
	)
	(tile 23 22 RGCLKVR20 GCLKV 0
	)
	(tile 23 23 R20C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y5 VCC internal 1)
		(primitive_site SLICE_X32Y8 SLICEM internal 32)
		(primitive_site SLICE_X32Y9 SLICEM internal 32)
		(primitive_site SLICE_X33Y8 SLICEL internal 25)
		(primitive_site SLICE_X33Y9 SLICEL internal 25)
	)
	(tile 23 24 R20C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y5 VCC internal 1)
		(primitive_site SLICE_X34Y8 SLICEM internal 32)
		(primitive_site SLICE_X34Y9 SLICEM internal 32)
		(primitive_site SLICE_X35Y8 SLICEL internal 25)
		(primitive_site SLICE_X35Y9 SLICEL internal 25)
	)
	(tile 23 25 BRAMR20C2 BRAM0_SMALL 2
		(primitive_site RLL_X20Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y5 VCC internal 1)
	)
	(tile 23 26 BMR20C2 BRAMSITE 2
		(primitive_site RAMB16_X1Y1 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y1 MULT18X18 internal 75)
	)
	(tile 23 27 R20C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y5 VCC internal 1)
		(primitive_site SLICE_X36Y8 SLICEM internal 32)
		(primitive_site SLICE_X36Y9 SLICEM internal 32)
		(primitive_site SLICE_X37Y8 SLICEL internal 25)
		(primitive_site SLICE_X37Y9 SLICEL internal 25)
	)
	(tile 23 28 R20C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y5 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y5 VCC internal 1)
		(primitive_site SLICE_X38Y8 SLICEM internal 32)
		(primitive_site SLICE_X38Y9 SLICEM internal 32)
		(primitive_site SLICE_X39Y8 SLICEL internal 25)
		(primitive_site SLICE_X39Y9 SLICEL internal 25)
	)
	(tile 23 29 RIOIR20 RIOIS 5
		(primitive_site VCC_X24Y5 VCC internal 1)
		(primitive_site RLL_X23Y5 RESERVED_LL internal 8)
		(primitive_site M15 DIFFM bonded 21)
		(primitive_site M16 DIFFS bonded 21)
		(primitive_site NOPAD30 IOB unbonded 21)
	)
	(tile 23 30 RTERMR20 RTERM 0
	)
	(tile 24 0 GCLKHLR1TERMCLKH EMPTY0X2 0
	)
	(tile 24 1 GCLKHR2C0 GCLKH 1
		(primitive_site GSIG_X0Y0 GLOBALSIG internal 0)
	)
	(tile 24 2 GCLKHR2C1 GCLKH 1
		(primitive_site GSIG_X1Y0 GLOBALSIG internal 0)
	)
	(tile 24 3 GCLKHR2C2 GCLKH 1
		(primitive_site GSIG_X2Y0 GLOBALSIG internal 0)
	)
	(tile 24 4 GCLKHR2BRAMC1 GCLKH 1
		(primitive_site GSIG_X3Y0 GLOBALSIG internal 0)
	)
	(tile 24 5 BMGCLKHR2BSC1 BRAMSITE_GCLKH 0
	)
	(tile 24 6 GCLKHR2C3 GCLKH 1
		(primitive_site GSIG_X4Y0 GLOBALSIG internal 0)
	)
	(tile 24 7 GCLKHR2C4 GCLKH 1
		(primitive_site GSIG_X5Y0 GLOBALSIG internal 0)
	)
	(tile 24 8 LCLKVCR2 GCLKVC 0
	)
	(tile 24 9 GCLKHR2C5 GCLKH 1
		(primitive_site GSIG_X6Y0 GLOBALSIG internal 0)
	)
	(tile 24 10 GCLKHR2C6 GCLKH 1
		(primitive_site GSIG_X7Y0 GLOBALSIG internal 0)
	)
	(tile 24 11 GCLKHR2C7 GCLKH 1
		(primitive_site GSIG_X8Y0 GLOBALSIG internal 0)
	)
	(tile 24 12 GCLKHR2C8 GCLKH 1
		(primitive_site GSIG_X9Y0 GLOBALSIG internal 0)
	)
	(tile 24 13 GCLKHR2C9 GCLKH 1
		(primitive_site GSIG_X10Y0 GLOBALSIG internal 0)
	)
	(tile 24 14 GCLKHR2C10 GCLKH 1
		(primitive_site GSIG_X11Y0 GLOBALSIG internal 0)
	)
	(tile 24 15 CLKVCR2 CLKVC 0
	)
	(tile 24 16 GCLKHR2C11 GCLKH 1
		(primitive_site GSIG_X13Y0 GLOBALSIG internal 0)
	)
	(tile 24 17 GCLKHR2C12 GCLKH 1
		(primitive_site GSIG_X14Y0 GLOBALSIG internal 0)
	)
	(tile 24 18 GCLKHR2C13 GCLKH 1
		(primitive_site GSIG_X15Y0 GLOBALSIG internal 0)
	)
	(tile 24 19 GCLKHR2C14 GCLKH 1
		(primitive_site GSIG_X16Y0 GLOBALSIG internal 0)
	)
	(tile 24 20 GCLKHR2C15 GCLKH 1
		(primitive_site GSIG_X17Y0 GLOBALSIG internal 0)
	)
	(tile 24 21 GCLKHR2C16 GCLKH 1
		(primitive_site GSIG_X18Y0 GLOBALSIG internal 0)
	)
	(tile 24 22 RCLKVCR2 GCLKVC 0
	)
	(tile 24 23 GCLKHR2C17 GCLKH 1
		(primitive_site GSIG_X19Y0 GLOBALSIG internal 0)
	)
	(tile 24 24 GCLKHR2C18 GCLKH 1
		(primitive_site GSIG_X20Y0 GLOBALSIG internal 0)
	)
	(tile 24 25 GCLKHR2BRAMC2 GCLKH 1
		(primitive_site GSIG_X21Y0 GLOBALSIG internal 0)
	)
	(tile 24 26 BMGCLKHR2BSC2 BRAMSITE_GCLKH 0
	)
	(tile 24 27 GCLKHR2C19 GCLKH 1
		(primitive_site GSIG_X22Y0 GLOBALSIG internal 0)
	)
	(tile 24 28 GCLKHR2C20 GCLKH 1
		(primitive_site GSIG_X23Y0 GLOBALSIG internal 0)
	)
	(tile 24 29 GCLKHR2C21 GCLKH 1
		(primitive_site GSIG_X24Y0 GLOBALSIG internal 0)
	)
	(tile 24 30 GCLKHRR1TERM EMPTY0X2 0
	)
	(tile 25 0 LTERMR21 LTERM 0
	)
	(tile 25 1 LIOIR21 LIOIS 5
		(primitive_site VCC_X0Y4 VCC internal 1)
		(primitive_site RLL_X0Y4 RESERVED_LL internal 8)
		(primitive_site M4 DIFFS bonded 21)
		(primitive_site M3 DIFFM bonded 21)
		(primitive_site NOPAD48 IOB unbonded 21)
	)
	(tile 25 2 R21C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y4 VCC internal 1)
		(primitive_site SLICE_X0Y6 SLICEM internal 32)
		(primitive_site SLICE_X0Y7 SLICEM internal 32)
		(primitive_site SLICE_X1Y6 SLICEL internal 25)
		(primitive_site SLICE_X1Y7 SLICEL internal 25)
	)
	(tile 25 3 R21C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y4 VCC internal 1)
		(primitive_site SLICE_X2Y6 SLICEM internal 32)
		(primitive_site SLICE_X2Y7 SLICEM internal 32)
		(primitive_site SLICE_X3Y6 SLICEL internal 25)
		(primitive_site SLICE_X3Y7 SLICEL internal 25)
	)
	(tile 25 4 BRAMR21C1 BRAM3_SMALL 2
		(primitive_site RLL_X3Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y4 VCC internal 1)
	)
	(tile 25 5 BMR21C1 EMPTY64X76 0
	)
	(tile 25 6 R21C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y4 VCC internal 1)
		(primitive_site SLICE_X4Y6 SLICEM internal 32)
		(primitive_site SLICE_X4Y7 SLICEM internal 32)
		(primitive_site SLICE_X5Y6 SLICEL internal 25)
		(primitive_site SLICE_X5Y7 SLICEL internal 25)
	)
	(tile 25 7 R21C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y4 VCC internal 1)
		(primitive_site SLICE_X6Y6 SLICEM internal 32)
		(primitive_site SLICE_X6Y7 SLICEM internal 32)
		(primitive_site SLICE_X7Y6 SLICEL internal 25)
		(primitive_site SLICE_X7Y7 SLICEL internal 25)
	)
	(tile 25 8 LGCLKVR21 GCLKV 0
	)
	(tile 25 9 R21C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y4 VCC internal 1)
		(primitive_site SLICE_X8Y6 SLICEM internal 32)
		(primitive_site SLICE_X8Y7 SLICEM internal 32)
		(primitive_site SLICE_X9Y6 SLICEL internal 25)
		(primitive_site SLICE_X9Y7 SLICEL internal 25)
	)
	(tile 25 10 R21C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y4 VCC internal 1)
		(primitive_site SLICE_X10Y6 SLICEM internal 32)
		(primitive_site SLICE_X10Y7 SLICEM internal 32)
		(primitive_site SLICE_X11Y6 SLICEL internal 25)
		(primitive_site SLICE_X11Y7 SLICEL internal 25)
	)
	(tile 25 11 R21C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y4 VCC internal 1)
		(primitive_site SLICE_X12Y6 SLICEM internal 32)
		(primitive_site SLICE_X12Y7 SLICEM internal 32)
		(primitive_site SLICE_X13Y6 SLICEL internal 25)
		(primitive_site SLICE_X13Y7 SLICEL internal 25)
	)
	(tile 25 12 R21C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y4 VCC internal 1)
		(primitive_site SLICE_X14Y6 SLICEM internal 32)
		(primitive_site SLICE_X14Y7 SLICEM internal 32)
		(primitive_site SLICE_X15Y6 SLICEL internal 25)
		(primitive_site SLICE_X15Y7 SLICEL internal 25)
	)
	(tile 25 13 R21C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y4 VCC internal 1)
		(primitive_site SLICE_X16Y6 SLICEM internal 32)
		(primitive_site SLICE_X16Y7 SLICEM internal 32)
		(primitive_site SLICE_X17Y6 SLICEL internal 25)
		(primitive_site SLICE_X17Y7 SLICEL internal 25)
	)
	(tile 25 14 R21C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y4 VCC internal 1)
		(primitive_site SLICE_X18Y6 SLICEM internal 32)
		(primitive_site SLICE_X18Y7 SLICEM internal 32)
		(primitive_site SLICE_X19Y6 SLICEL internal 25)
		(primitive_site SLICE_X19Y7 SLICEL internal 25)
	)
	(tile 25 15 VMR21 CLKV 0
	)
	(tile 25 16 R21C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y4 VCC internal 1)
		(primitive_site SLICE_X20Y6 SLICEM internal 32)
		(primitive_site SLICE_X20Y7 SLICEM internal 32)
		(primitive_site SLICE_X21Y6 SLICEL internal 25)
		(primitive_site SLICE_X21Y7 SLICEL internal 25)
	)
	(tile 25 17 R21C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y4 VCC internal 1)
		(primitive_site SLICE_X22Y6 SLICEM internal 32)
		(primitive_site SLICE_X22Y7 SLICEM internal 32)
		(primitive_site SLICE_X23Y6 SLICEL internal 25)
		(primitive_site SLICE_X23Y7 SLICEL internal 25)
	)
	(tile 25 18 R21C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y4 VCC internal 1)
		(primitive_site SLICE_X24Y6 SLICEM internal 32)
		(primitive_site SLICE_X24Y7 SLICEM internal 32)
		(primitive_site SLICE_X25Y6 SLICEL internal 25)
		(primitive_site SLICE_X25Y7 SLICEL internal 25)
	)
	(tile 25 19 R21C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y4 VCC internal 1)
		(primitive_site SLICE_X26Y6 SLICEM internal 32)
		(primitive_site SLICE_X26Y7 SLICEM internal 32)
		(primitive_site SLICE_X27Y6 SLICEL internal 25)
		(primitive_site SLICE_X27Y7 SLICEL internal 25)
	)
	(tile 25 20 R21C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y4 VCC internal 1)
		(primitive_site SLICE_X28Y6 SLICEM internal 32)
		(primitive_site SLICE_X28Y7 SLICEM internal 32)
		(primitive_site SLICE_X29Y6 SLICEL internal 25)
		(primitive_site SLICE_X29Y7 SLICEL internal 25)
	)
	(tile 25 21 R21C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y4 VCC internal 1)
		(primitive_site SLICE_X30Y6 SLICEM internal 32)
		(primitive_site SLICE_X30Y7 SLICEM internal 32)
		(primitive_site SLICE_X31Y6 SLICEL internal 25)
		(primitive_site SLICE_X31Y7 SLICEL internal 25)
	)
	(tile 25 22 RGCLKVR21 GCLKV 0
	)
	(tile 25 23 R21C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y4 VCC internal 1)
		(primitive_site SLICE_X32Y6 SLICEM internal 32)
		(primitive_site SLICE_X32Y7 SLICEM internal 32)
		(primitive_site SLICE_X33Y6 SLICEL internal 25)
		(primitive_site SLICE_X33Y7 SLICEL internal 25)
	)
	(tile 25 24 R21C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y4 VCC internal 1)
		(primitive_site SLICE_X34Y6 SLICEM internal 32)
		(primitive_site SLICE_X34Y7 SLICEM internal 32)
		(primitive_site SLICE_X35Y6 SLICEL internal 25)
		(primitive_site SLICE_X35Y7 SLICEL internal 25)
	)
	(tile 25 25 BRAMR21C2 BRAM3_SMALL 2
		(primitive_site RLL_X20Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y4 VCC internal 1)
	)
	(tile 25 26 BMR21C2 EMPTY64X76 0
	)
	(tile 25 27 R21C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y4 VCC internal 1)
		(primitive_site SLICE_X36Y6 SLICEM internal 32)
		(primitive_site SLICE_X36Y7 SLICEM internal 32)
		(primitive_site SLICE_X37Y6 SLICEL internal 25)
		(primitive_site SLICE_X37Y7 SLICEL internal 25)
	)
	(tile 25 28 R21C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y4 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y4 VCC internal 1)
		(primitive_site SLICE_X38Y6 SLICEM internal 32)
		(primitive_site SLICE_X38Y7 SLICEM internal 32)
		(primitive_site SLICE_X39Y6 SLICEL internal 25)
		(primitive_site SLICE_X39Y7 SLICEL internal 25)
	)
	(tile 25 29 RIOIR21 RIOIS 5
		(primitive_site VCC_X24Y4 VCC internal 1)
		(primitive_site RLL_X23Y4 RESERVED_LL internal 8)
		(primitive_site N14 DIFFM bonded 21)
		(primitive_site M14 DIFFS bonded 21)
		(primitive_site NOPAD31 IOB unbonded 21)
	)
	(tile 25 30 RTERMR21 RTERM 0
	)
	(tile 26 0 LTERMR22 LTERM 0
	)
	(tile 26 1 LIOIR22 LIOIS 5
		(primitive_site VCC_X0Y3 VCC internal 1)
		(primitive_site RLL_X0Y3 RESERVED_LL internal 8)
		(primitive_site N2 DIFFS bonded 21)
		(primitive_site N1 DIFFM bonded 21)
		(primitive_site NOPAD47 IOB unbonded 21)
	)
	(tile 26 2 R22C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y3 VCC internal 1)
		(primitive_site SLICE_X0Y4 SLICEM internal 32)
		(primitive_site SLICE_X0Y5 SLICEM internal 32)
		(primitive_site SLICE_X1Y4 SLICEL internal 25)
		(primitive_site SLICE_X1Y5 SLICEL internal 25)
	)
	(tile 26 3 R22C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y3 VCC internal 1)
		(primitive_site SLICE_X2Y4 SLICEM internal 32)
		(primitive_site SLICE_X2Y5 SLICEM internal 32)
		(primitive_site SLICE_X3Y4 SLICEL internal 25)
		(primitive_site SLICE_X3Y5 SLICEL internal 25)
	)
	(tile 26 4 BRAMR22C1 BRAM2_SMALL 2
		(primitive_site RLL_X3Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y3 VCC internal 1)
	)
	(tile 26 5 BMR22C1 EMPTY64X76 0
	)
	(tile 26 6 R22C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y3 VCC internal 1)
		(primitive_site SLICE_X4Y4 SLICEM internal 32)
		(primitive_site SLICE_X4Y5 SLICEM internal 32)
		(primitive_site SLICE_X5Y4 SLICEL internal 25)
		(primitive_site SLICE_X5Y5 SLICEL internal 25)
	)
	(tile 26 7 R22C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y3 VCC internal 1)
		(primitive_site SLICE_X6Y4 SLICEM internal 32)
		(primitive_site SLICE_X6Y5 SLICEM internal 32)
		(primitive_site SLICE_X7Y4 SLICEL internal 25)
		(primitive_site SLICE_X7Y5 SLICEL internal 25)
	)
	(tile 26 8 LGCLKVR22 GCLKV 0
	)
	(tile 26 9 R22C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y3 VCC internal 1)
		(primitive_site SLICE_X8Y4 SLICEM internal 32)
		(primitive_site SLICE_X8Y5 SLICEM internal 32)
		(primitive_site SLICE_X9Y4 SLICEL internal 25)
		(primitive_site SLICE_X9Y5 SLICEL internal 25)
	)
	(tile 26 10 R22C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y3 VCC internal 1)
		(primitive_site SLICE_X10Y4 SLICEM internal 32)
		(primitive_site SLICE_X10Y5 SLICEM internal 32)
		(primitive_site SLICE_X11Y4 SLICEL internal 25)
		(primitive_site SLICE_X11Y5 SLICEL internal 25)
	)
	(tile 26 11 R22C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y3 VCC internal 1)
		(primitive_site SLICE_X12Y4 SLICEM internal 32)
		(primitive_site SLICE_X12Y5 SLICEM internal 32)
		(primitive_site SLICE_X13Y4 SLICEL internal 25)
		(primitive_site SLICE_X13Y5 SLICEL internal 25)
	)
	(tile 26 12 R22C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y3 VCC internal 1)
		(primitive_site SLICE_X14Y4 SLICEM internal 32)
		(primitive_site SLICE_X14Y5 SLICEM internal 32)
		(primitive_site SLICE_X15Y4 SLICEL internal 25)
		(primitive_site SLICE_X15Y5 SLICEL internal 25)
	)
	(tile 26 13 R22C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y3 VCC internal 1)
		(primitive_site SLICE_X16Y4 SLICEM internal 32)
		(primitive_site SLICE_X16Y5 SLICEM internal 32)
		(primitive_site SLICE_X17Y4 SLICEL internal 25)
		(primitive_site SLICE_X17Y5 SLICEL internal 25)
	)
	(tile 26 14 R22C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y3 VCC internal 1)
		(primitive_site SLICE_X18Y4 SLICEM internal 32)
		(primitive_site SLICE_X18Y5 SLICEM internal 32)
		(primitive_site SLICE_X19Y4 SLICEL internal 25)
		(primitive_site SLICE_X19Y5 SLICEL internal 25)
	)
	(tile 26 15 VMR22 CLKV 0
	)
	(tile 26 16 R22C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y3 VCC internal 1)
		(primitive_site SLICE_X20Y4 SLICEM internal 32)
		(primitive_site SLICE_X20Y5 SLICEM internal 32)
		(primitive_site SLICE_X21Y4 SLICEL internal 25)
		(primitive_site SLICE_X21Y5 SLICEL internal 25)
	)
	(tile 26 17 R22C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y3 VCC internal 1)
		(primitive_site SLICE_X22Y4 SLICEM internal 32)
		(primitive_site SLICE_X22Y5 SLICEM internal 32)
		(primitive_site SLICE_X23Y4 SLICEL internal 25)
		(primitive_site SLICE_X23Y5 SLICEL internal 25)
	)
	(tile 26 18 R22C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y3 VCC internal 1)
		(primitive_site SLICE_X24Y4 SLICEM internal 32)
		(primitive_site SLICE_X24Y5 SLICEM internal 32)
		(primitive_site SLICE_X25Y4 SLICEL internal 25)
		(primitive_site SLICE_X25Y5 SLICEL internal 25)
	)
	(tile 26 19 R22C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y3 VCC internal 1)
		(primitive_site SLICE_X26Y4 SLICEM internal 32)
		(primitive_site SLICE_X26Y5 SLICEM internal 32)
		(primitive_site SLICE_X27Y4 SLICEL internal 25)
		(primitive_site SLICE_X27Y5 SLICEL internal 25)
	)
	(tile 26 20 R22C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y3 VCC internal 1)
		(primitive_site SLICE_X28Y4 SLICEM internal 32)
		(primitive_site SLICE_X28Y5 SLICEM internal 32)
		(primitive_site SLICE_X29Y4 SLICEL internal 25)
		(primitive_site SLICE_X29Y5 SLICEL internal 25)
	)
	(tile 26 21 R22C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y3 VCC internal 1)
		(primitive_site SLICE_X30Y4 SLICEM internal 32)
		(primitive_site SLICE_X30Y5 SLICEM internal 32)
		(primitive_site SLICE_X31Y4 SLICEL internal 25)
		(primitive_site SLICE_X31Y5 SLICEL internal 25)
	)
	(tile 26 22 RGCLKVR22 GCLKV 0
	)
	(tile 26 23 R22C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y3 VCC internal 1)
		(primitive_site SLICE_X32Y4 SLICEM internal 32)
		(primitive_site SLICE_X32Y5 SLICEM internal 32)
		(primitive_site SLICE_X33Y4 SLICEL internal 25)
		(primitive_site SLICE_X33Y5 SLICEL internal 25)
	)
	(tile 26 24 R22C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y3 VCC internal 1)
		(primitive_site SLICE_X34Y4 SLICEM internal 32)
		(primitive_site SLICE_X34Y5 SLICEM internal 32)
		(primitive_site SLICE_X35Y4 SLICEL internal 25)
		(primitive_site SLICE_X35Y5 SLICEL internal 25)
	)
	(tile 26 25 BRAMR22C2 BRAM2_SMALL 2
		(primitive_site RLL_X20Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y3 VCC internal 1)
	)
	(tile 26 26 BMR22C2 EMPTY64X76 0
	)
	(tile 26 27 R22C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y3 VCC internal 1)
		(primitive_site SLICE_X36Y4 SLICEM internal 32)
		(primitive_site SLICE_X36Y5 SLICEM internal 32)
		(primitive_site SLICE_X37Y4 SLICEL internal 25)
		(primitive_site SLICE_X37Y5 SLICEL internal 25)
	)
	(tile 26 28 R22C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y3 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y3 VCC internal 1)
		(primitive_site SLICE_X38Y4 SLICEM internal 32)
		(primitive_site SLICE_X38Y5 SLICEM internal 32)
		(primitive_site SLICE_X39Y4 SLICEL internal 25)
		(primitive_site SLICE_X39Y5 SLICEL internal 25)
	)
	(tile 26 29 RIOIR22 RIOIS 5
		(primitive_site VCC_X24Y3 VCC internal 1)
		(primitive_site RLL_X23Y3 RESERVED_LL internal 8)
		(primitive_site N15 DIFFM bonded 21)
		(primitive_site N16 DIFFS bonded 21)
		(primitive_site NOPAD32 IOB unbonded 21)
	)
	(tile 26 30 RTERMR22 RTERM 0
	)
	(tile 27 0 LTERMR23 LTERM 0
	)
	(tile 27 1 LIOIR23 LIOIS 5
		(primitive_site VCC_X0Y2 VCC internal 1)
		(primitive_site RLL_X0Y2 RESERVED_LL internal 8)
		(primitive_site P2 DIFFS bonded 21)
		(primitive_site N3 DIFFM bonded 21)
		(primitive_site NOPAD46 IOB unbonded 21)
	)
	(tile 27 2 R23C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y2 VCC internal 1)
		(primitive_site SLICE_X0Y2 SLICEM internal 32)
		(primitive_site SLICE_X0Y3 SLICEM internal 32)
		(primitive_site SLICE_X1Y2 SLICEL internal 25)
		(primitive_site SLICE_X1Y3 SLICEL internal 25)
	)
	(tile 27 3 R23C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y2 VCC internal 1)
		(primitive_site SLICE_X2Y2 SLICEM internal 32)
		(primitive_site SLICE_X2Y3 SLICEM internal 32)
		(primitive_site SLICE_X3Y2 SLICEL internal 25)
		(primitive_site SLICE_X3Y3 SLICEL internal 25)
	)
	(tile 27 4 BRAMR23C1 BRAM1_SMALL 2
		(primitive_site RLL_X3Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y2 VCC internal 1)
	)
	(tile 27 5 BMR23C1 EMPTY64X76 0
	)
	(tile 27 6 R23C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y2 VCC internal 1)
		(primitive_site SLICE_X4Y2 SLICEM internal 32)
		(primitive_site SLICE_X4Y3 SLICEM internal 32)
		(primitive_site SLICE_X5Y2 SLICEL internal 25)
		(primitive_site SLICE_X5Y3 SLICEL internal 25)
	)
	(tile 27 7 R23C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y2 VCC internal 1)
		(primitive_site SLICE_X6Y2 SLICEM internal 32)
		(primitive_site SLICE_X6Y3 SLICEM internal 32)
		(primitive_site SLICE_X7Y2 SLICEL internal 25)
		(primitive_site SLICE_X7Y3 SLICEL internal 25)
	)
	(tile 27 8 LGCLKVR23 GCLKV 0
	)
	(tile 27 9 R23C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y2 VCC internal 1)
		(primitive_site SLICE_X8Y2 SLICEM internal 32)
		(primitive_site SLICE_X8Y3 SLICEM internal 32)
		(primitive_site SLICE_X9Y2 SLICEL internal 25)
		(primitive_site SLICE_X9Y3 SLICEL internal 25)
	)
	(tile 27 10 R23C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y2 VCC internal 1)
		(primitive_site SLICE_X10Y2 SLICEM internal 32)
		(primitive_site SLICE_X10Y3 SLICEM internal 32)
		(primitive_site SLICE_X11Y2 SLICEL internal 25)
		(primitive_site SLICE_X11Y3 SLICEL internal 25)
	)
	(tile 27 11 R23C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y2 VCC internal 1)
		(primitive_site SLICE_X12Y2 SLICEM internal 32)
		(primitive_site SLICE_X12Y3 SLICEM internal 32)
		(primitive_site SLICE_X13Y2 SLICEL internal 25)
		(primitive_site SLICE_X13Y3 SLICEL internal 25)
	)
	(tile 27 12 R23C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y2 VCC internal 1)
		(primitive_site SLICE_X14Y2 SLICEM internal 32)
		(primitive_site SLICE_X14Y3 SLICEM internal 32)
		(primitive_site SLICE_X15Y2 SLICEL internal 25)
		(primitive_site SLICE_X15Y3 SLICEL internal 25)
	)
	(tile 27 13 R23C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y2 VCC internal 1)
		(primitive_site SLICE_X16Y2 SLICEM internal 32)
		(primitive_site SLICE_X16Y3 SLICEM internal 32)
		(primitive_site SLICE_X17Y2 SLICEL internal 25)
		(primitive_site SLICE_X17Y3 SLICEL internal 25)
	)
	(tile 27 14 R23C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y2 VCC internal 1)
		(primitive_site SLICE_X18Y2 SLICEM internal 32)
		(primitive_site SLICE_X18Y3 SLICEM internal 32)
		(primitive_site SLICE_X19Y2 SLICEL internal 25)
		(primitive_site SLICE_X19Y3 SLICEL internal 25)
	)
	(tile 27 15 VMR23 CLKV 0
	)
	(tile 27 16 R23C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y2 VCC internal 1)
		(primitive_site SLICE_X20Y2 SLICEM internal 32)
		(primitive_site SLICE_X20Y3 SLICEM internal 32)
		(primitive_site SLICE_X21Y2 SLICEL internal 25)
		(primitive_site SLICE_X21Y3 SLICEL internal 25)
	)
	(tile 27 17 R23C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y2 VCC internal 1)
		(primitive_site SLICE_X22Y2 SLICEM internal 32)
		(primitive_site SLICE_X22Y3 SLICEM internal 32)
		(primitive_site SLICE_X23Y2 SLICEL internal 25)
		(primitive_site SLICE_X23Y3 SLICEL internal 25)
	)
	(tile 27 18 R23C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y2 VCC internal 1)
		(primitive_site SLICE_X24Y2 SLICEM internal 32)
		(primitive_site SLICE_X24Y3 SLICEM internal 32)
		(primitive_site SLICE_X25Y2 SLICEL internal 25)
		(primitive_site SLICE_X25Y3 SLICEL internal 25)
	)
	(tile 27 19 R23C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y2 VCC internal 1)
		(primitive_site SLICE_X26Y2 SLICEM internal 32)
		(primitive_site SLICE_X26Y3 SLICEM internal 32)
		(primitive_site SLICE_X27Y2 SLICEL internal 25)
		(primitive_site SLICE_X27Y3 SLICEL internal 25)
	)
	(tile 27 20 R23C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y2 VCC internal 1)
		(primitive_site SLICE_X28Y2 SLICEM internal 32)
		(primitive_site SLICE_X28Y3 SLICEM internal 32)
		(primitive_site SLICE_X29Y2 SLICEL internal 25)
		(primitive_site SLICE_X29Y3 SLICEL internal 25)
	)
	(tile 27 21 R23C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y2 VCC internal 1)
		(primitive_site SLICE_X30Y2 SLICEM internal 32)
		(primitive_site SLICE_X30Y3 SLICEM internal 32)
		(primitive_site SLICE_X31Y2 SLICEL internal 25)
		(primitive_site SLICE_X31Y3 SLICEL internal 25)
	)
	(tile 27 22 RGCLKVR23 GCLKV 0
	)
	(tile 27 23 R23C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y2 VCC internal 1)
		(primitive_site SLICE_X32Y2 SLICEM internal 32)
		(primitive_site SLICE_X32Y3 SLICEM internal 32)
		(primitive_site SLICE_X33Y2 SLICEL internal 25)
		(primitive_site SLICE_X33Y3 SLICEL internal 25)
	)
	(tile 27 24 R23C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y2 VCC internal 1)
		(primitive_site SLICE_X34Y2 SLICEM internal 32)
		(primitive_site SLICE_X34Y3 SLICEM internal 32)
		(primitive_site SLICE_X35Y2 SLICEL internal 25)
		(primitive_site SLICE_X35Y3 SLICEL internal 25)
	)
	(tile 27 25 BRAMR23C2 BRAM1_SMALL 2
		(primitive_site RLL_X20Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y2 VCC internal 1)
	)
	(tile 27 26 BMR23C2 EMPTY64X76 0
	)
	(tile 27 27 R23C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y2 VCC internal 1)
		(primitive_site SLICE_X36Y2 SLICEM internal 32)
		(primitive_site SLICE_X36Y3 SLICEM internal 32)
		(primitive_site SLICE_X37Y2 SLICEL internal 25)
		(primitive_site SLICE_X37Y3 SLICEL internal 25)
	)
	(tile 27 28 R23C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y2 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y2 VCC internal 1)
		(primitive_site SLICE_X38Y2 SLICEM internal 32)
		(primitive_site SLICE_X38Y3 SLICEM internal 32)
		(primitive_site SLICE_X39Y2 SLICEL internal 25)
		(primitive_site SLICE_X39Y3 SLICEL internal 25)
	)
	(tile 27 29 RIOIR23 RIOIS 5
		(primitive_site VCC_X24Y2 VCC internal 1)
		(primitive_site RLL_X23Y2 RESERVED_LL internal 8)
		(primitive_site P14 DIFFM bonded 21)
		(primitive_site P15 DIFFS bonded 21)
		(primitive_site NOPAD33 IOB unbonded 21)
	)
	(tile 27 30 RTERMR23 RTERM 0
	)
	(tile 28 0 LTERMR24 LTERM 0
	)
	(tile 28 1 LIOIR24 LIOIS 5
		(primitive_site VCC_X0Y1 VCC internal 1)
		(primitive_site RLL_X0Y1 RESERVED_LL internal 8)
		(primitive_site R1 DIFFS bonded 21)
		(primitive_site P1 DIFFM bonded 21)
		(primitive_site NOPAD45 IOB unbonded 21)
	)
	(tile 28 2 R24C1 CENTER_SMALL 6
		(primitive_site RLL_X1Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X1Y1 VCC internal 1)
		(primitive_site SLICE_X0Y0 SLICEM internal 32)
		(primitive_site SLICE_X0Y1 SLICEM internal 32)
		(primitive_site SLICE_X1Y0 SLICEL internal 25)
		(primitive_site SLICE_X1Y1 SLICEL internal 25)
	)
	(tile 28 3 R24C2 CENTER_SMALL 6
		(primitive_site RLL_X2Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X2Y1 VCC internal 1)
		(primitive_site SLICE_X2Y0 SLICEM internal 32)
		(primitive_site SLICE_X2Y1 SLICEM internal 32)
		(primitive_site SLICE_X3Y0 SLICEL internal 25)
		(primitive_site SLICE_X3Y1 SLICEL internal 25)
	)
	(tile 28 4 BRAMR24C1 BRAM0_SMALL 2
		(primitive_site RLL_X3Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y1 VCC internal 1)
	)
	(tile 28 5 BMR24C1 BRAMSITE 2
		(primitive_site RAMB16_X0Y0 RAMB16 internal 180)
		(primitive_site MULT18X18_X0Y0 MULT18X18 internal 75)
	)
	(tile 28 6 R24C3 CENTER_SMALL 6
		(primitive_site RLL_X4Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X4Y1 VCC internal 1)
		(primitive_site SLICE_X4Y0 SLICEM internal 32)
		(primitive_site SLICE_X4Y1 SLICEM internal 32)
		(primitive_site SLICE_X5Y0 SLICEL internal 25)
		(primitive_site SLICE_X5Y1 SLICEL internal 25)
	)
	(tile 28 7 R24C4 CENTER_SMALL 6
		(primitive_site RLL_X5Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X5Y1 VCC internal 1)
		(primitive_site SLICE_X6Y0 SLICEM internal 32)
		(primitive_site SLICE_X6Y1 SLICEM internal 32)
		(primitive_site SLICE_X7Y0 SLICEL internal 25)
		(primitive_site SLICE_X7Y1 SLICEL internal 25)
	)
	(tile 28 8 LGCLKVR24 GCLKV 0
	)
	(tile 28 9 R24C5 CENTER_SMALL 6
		(primitive_site RLL_X6Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X6Y1 VCC internal 1)
		(primitive_site SLICE_X8Y0 SLICEM internal 32)
		(primitive_site SLICE_X8Y1 SLICEM internal 32)
		(primitive_site SLICE_X9Y0 SLICEL internal 25)
		(primitive_site SLICE_X9Y1 SLICEL internal 25)
	)
	(tile 28 10 R24C6 CENTER_SMALL 6
		(primitive_site RLL_X7Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X7Y1 VCC internal 1)
		(primitive_site SLICE_X10Y0 SLICEM internal 32)
		(primitive_site SLICE_X10Y1 SLICEM internal 32)
		(primitive_site SLICE_X11Y0 SLICEL internal 25)
		(primitive_site SLICE_X11Y1 SLICEL internal 25)
	)
	(tile 28 11 R24C7 CENTER_SMALL 6
		(primitive_site RLL_X8Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X8Y1 VCC internal 1)
		(primitive_site SLICE_X12Y0 SLICEM internal 32)
		(primitive_site SLICE_X12Y1 SLICEM internal 32)
		(primitive_site SLICE_X13Y0 SLICEL internal 25)
		(primitive_site SLICE_X13Y1 SLICEL internal 25)
	)
	(tile 28 12 R24C8 CENTER_SMALL 6
		(primitive_site RLL_X9Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X9Y1 VCC internal 1)
		(primitive_site SLICE_X14Y0 SLICEM internal 32)
		(primitive_site SLICE_X14Y1 SLICEM internal 32)
		(primitive_site SLICE_X15Y0 SLICEL internal 25)
		(primitive_site SLICE_X15Y1 SLICEL internal 25)
	)
	(tile 28 13 R24C9 CENTER_SMALL 6
		(primitive_site RLL_X10Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X10Y1 VCC internal 1)
		(primitive_site SLICE_X16Y0 SLICEM internal 32)
		(primitive_site SLICE_X16Y1 SLICEM internal 32)
		(primitive_site SLICE_X17Y0 SLICEL internal 25)
		(primitive_site SLICE_X17Y1 SLICEL internal 25)
	)
	(tile 28 14 R24C10 CENTER_SMALL 6
		(primitive_site RLL_X11Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X11Y1 VCC internal 1)
		(primitive_site SLICE_X18Y0 SLICEM internal 32)
		(primitive_site SLICE_X18Y1 SLICEM internal 32)
		(primitive_site SLICE_X19Y0 SLICEL internal 25)
		(primitive_site SLICE_X19Y1 SLICEL internal 25)
	)
	(tile 28 15 VMR24 CLKV 0
	)
	(tile 28 16 R24C11 CENTER_SMALL 6
		(primitive_site RLL_X12Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X13Y1 VCC internal 1)
		(primitive_site SLICE_X20Y0 SLICEM internal 32)
		(primitive_site SLICE_X20Y1 SLICEM internal 32)
		(primitive_site SLICE_X21Y0 SLICEL internal 25)
		(primitive_site SLICE_X21Y1 SLICEL internal 25)
	)
	(tile 28 17 R24C12 CENTER_SMALL 6
		(primitive_site RLL_X13Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X14Y1 VCC internal 1)
		(primitive_site SLICE_X22Y0 SLICEM internal 32)
		(primitive_site SLICE_X22Y1 SLICEM internal 32)
		(primitive_site SLICE_X23Y0 SLICEL internal 25)
		(primitive_site SLICE_X23Y1 SLICEL internal 25)
	)
	(tile 28 18 R24C13 CENTER_SMALL 6
		(primitive_site RLL_X14Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X15Y1 VCC internal 1)
		(primitive_site SLICE_X24Y0 SLICEM internal 32)
		(primitive_site SLICE_X24Y1 SLICEM internal 32)
		(primitive_site SLICE_X25Y0 SLICEL internal 25)
		(primitive_site SLICE_X25Y1 SLICEL internal 25)
	)
	(tile 28 19 R24C14 CENTER_SMALL 6
		(primitive_site RLL_X15Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X16Y1 VCC internal 1)
		(primitive_site SLICE_X26Y0 SLICEM internal 32)
		(primitive_site SLICE_X26Y1 SLICEM internal 32)
		(primitive_site SLICE_X27Y0 SLICEL internal 25)
		(primitive_site SLICE_X27Y1 SLICEL internal 25)
	)
	(tile 28 20 R24C15 CENTER_SMALL 6
		(primitive_site RLL_X16Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X17Y1 VCC internal 1)
		(primitive_site SLICE_X28Y0 SLICEM internal 32)
		(primitive_site SLICE_X28Y1 SLICEM internal 32)
		(primitive_site SLICE_X29Y0 SLICEL internal 25)
		(primitive_site SLICE_X29Y1 SLICEL internal 25)
	)
	(tile 28 21 R24C16 CENTER_SMALL 6
		(primitive_site RLL_X17Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X18Y1 VCC internal 1)
		(primitive_site SLICE_X30Y0 SLICEM internal 32)
		(primitive_site SLICE_X30Y1 SLICEM internal 32)
		(primitive_site SLICE_X31Y0 SLICEL internal 25)
		(primitive_site SLICE_X31Y1 SLICEL internal 25)
	)
	(tile 28 22 RGCLKVR24 GCLKV 0
	)
	(tile 28 23 R24C17 CENTER_SMALL 6
		(primitive_site RLL_X18Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X19Y1 VCC internal 1)
		(primitive_site SLICE_X32Y0 SLICEM internal 32)
		(primitive_site SLICE_X32Y1 SLICEM internal 32)
		(primitive_site SLICE_X33Y0 SLICEL internal 25)
		(primitive_site SLICE_X33Y1 SLICEL internal 25)
	)
	(tile 28 24 R24C18 CENTER_SMALL 6
		(primitive_site RLL_X19Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X20Y1 VCC internal 1)
		(primitive_site SLICE_X34Y0 SLICEM internal 32)
		(primitive_site SLICE_X34Y1 SLICEM internal 32)
		(primitive_site SLICE_X35Y0 SLICEL internal 25)
		(primitive_site SLICE_X35Y1 SLICEL internal 25)
	)
	(tile 28 25 BRAMR24C2 BRAM0_SMALL 2
		(primitive_site RLL_X20Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y1 VCC internal 1)
	)
	(tile 28 26 BMR24C2 BRAMSITE 2
		(primitive_site RAMB16_X1Y0 RAMB16 internal 180)
		(primitive_site MULT18X18_X1Y0 MULT18X18 internal 75)
	)
	(tile 28 27 R24C19 CENTER_SMALL 6
		(primitive_site RLL_X21Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X22Y1 VCC internal 1)
		(primitive_site SLICE_X36Y0 SLICEM internal 32)
		(primitive_site SLICE_X36Y1 SLICEM internal 32)
		(primitive_site SLICE_X37Y0 SLICEL internal 25)
		(primitive_site SLICE_X37Y1 SLICEL internal 25)
	)
	(tile 28 28 R24C20 CENTER_SMALL 6
		(primitive_site RLL_X22Y1 RESERVED_LL internal 8)
		(primitive_site VCC_X23Y1 VCC internal 1)
		(primitive_site SLICE_X38Y0 SLICEM internal 32)
		(primitive_site SLICE_X38Y1 SLICEM internal 32)
		(primitive_site SLICE_X39Y0 SLICEL internal 25)
		(primitive_site SLICE_X39Y1 SLICEL internal 25)
	)
	(tile 28 29 RIOIR24 RIOIS 5
		(primitive_site VCC_X24Y1 VCC internal 1)
		(primitive_site RLL_X23Y1 RESERVED_LL internal 8)
		(primitive_site R16 DIFFM bonded 21)
		(primitive_site P16 DIFFS bonded 21)
		(primitive_site NOPAD34 IOB unbonded 21)
	)
	(tile 28 30 RTERMR24 RTERM 0
	)
	(tile 29 0 LBTERM CNR_LBTERM 0
	)
	(tile 29 1 BL LL 6
		(primitive_site RLL_X0Y0 RESERVED_LL internal 8)
		(primitive_site DCI6 DCI internal 13)
		(primitive_site DCI5 DCI internal 13)
		(primitive_site DCIRESET6 DCIRESET internal 1)
		(primitive_site DCIRESET5 DCIRESET internal 1)
		(primitive_site VCC_X0Y0 VCC internal 1)
	)
	(tile 29 2 BIOIC1 BIOIS 6
		(primitive_site VCC_X1Y0 VCC internal 1)
		(primitive_site RLL_X1Y0 RESERVED_LL internal 8)
		(primitive_site R3 DIFFM bonded 21)
		(primitive_site T3 DIFFS bonded 21)
		(primitive_site NOPAD44 IOB unbonded 21)
		(primitive_site RANDOR_X0Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 3 BIOIC2 BIOIS 6
		(primitive_site VCC_X2Y0 VCC internal 1)
		(primitive_site RLL_X2Y0 RESERVED_LL internal 8)
		(primitive_site R4 DIFFM bonded 21)
		(primitive_site T4 DIFFS bonded 21)
		(primitive_site PAD144 IOB unbonded 21)
		(primitive_site RANDOR_X2Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 4 BIOIBRAMC1 BRAM_IOIS 3
		(primitive_site RLL_X3Y0 RESERVED_LL internal 8)
		(primitive_site VCC_X3Y0 VCC internal 1)
		(primitive_site DCM_X0Y0 DCM internal 41)
	)
	(tile 29 5 BMBIOIBSC1 BRAMSITE_IOIS 0
	)
	(tile 29 6 BIOIC3 BIOIS 6
		(primitive_site VCC_X4Y0 VCC internal 1)
		(primitive_site RLL_X4Y0 RESERVED_LL internal 8)
		(primitive_site PAD143 DIFFM unbonded 21)
		(primitive_site PAD142 DIFFS unbonded 21)
		(primitive_site NOPAD43 IOB unbonded 21)
		(primitive_site RANDOR_X4Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 7 BIOIC4 BIOIS 6
		(primitive_site VCC_X5Y0 VCC internal 1)
		(primitive_site RLL_X5Y0 RESERVED_LL internal 8)
		(primitive_site PAD141 DIFFM unbonded 21)
		(primitive_site PAD140 DIFFS unbonded 21)
		(primitive_site T5 IOB bonded 21)
		(primitive_site RANDOR_X6Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 8 LGCLKVBIOI GCLKV_IOIS 0
	)
	(tile 29 9 BIOIC5 BIOIS 6
		(primitive_site VCC_X6Y0 VCC internal 1)
		(primitive_site RLL_X6Y0 RESERVED_LL internal 8)
		(primitive_site P5 DIFFM bonded 21)
		(primitive_site R5 DIFFS bonded 21)
		(primitive_site NOPAD42 IOB unbonded 21)
		(primitive_site RANDOR_X8Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 10 BIOIC6 BIOIS 6
		(primitive_site VCC_X7Y0 VCC internal 1)
		(primitive_site RLL_X7Y0 RESERVED_LL internal 8)
		(primitive_site M6 DIFFM bonded 21)
		(primitive_site N6 DIFFS bonded 21)
		(primitive_site N5 IOB bonded 21)
		(primitive_site RANDOR_X10Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 11 BIOIC7 BIOIS 6
		(primitive_site VCC_X8Y0 VCC internal 1)
		(primitive_site RLL_X8Y0 RESERVED_LL internal 8)
		(primitive_site P6 DIFFM bonded 21)
		(primitive_site R6 DIFFS bonded 21)
		(primitive_site NOPAD41 IOB unbonded 21)
		(primitive_site RANDOR_X12Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 12 BIOIC8 BIOIS 6
		(primitive_site VCC_X9Y0 VCC internal 1)
		(primitive_site RLL_X9Y0 RESERVED_LL internal 8)
		(primitive_site M7 DIFFM bonded 21)
		(primitive_site N7 DIFFS bonded 21)
		(primitive_site P7 IOB bonded 21)
		(primitive_site RANDOR_X14Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 13 BIOIC9 BIOIS 6
		(primitive_site VCC_X10Y0 VCC internal 1)
		(primitive_site RLL_X10Y0 RESERVED_LL internal 8)
		(primitive_site R7 DIFFM bonded 21)
		(primitive_site T7 DIFFS bonded 21)
		(primitive_site NOPAD40 IOB unbonded 21)
		(primitive_site RANDOR_X16Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 14 BIOIC10 BIOIS 6
		(primitive_site VCC_X11Y0 VCC internal 1)
		(primitive_site RLL_X11Y0 RESERVED_LL internal 8)
		(primitive_site N8 DIFFM bonded 21)
		(primitive_site P8 DIFFS bonded 21)
		(primitive_site T8 IOB bonded 21)
		(primitive_site RANDOR_X18Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 15 CLKB CLKB 6
		(primitive_site GSIG_X12Y0 GLOBALSIG internal 0)
		(primitive_site BUFGMUX3 BUFGMUX internal 4)
		(primitive_site BUFGMUX2 BUFGMUX internal 4)
		(primitive_site BUFGMUX1 BUFGMUX internal 4)
		(primitive_site BUFGMUX0 BUFGMUX internal 4)
		(primitive_site VCC_X12Y0 VCC internal 1)
	)
	(tile 29 16 BIOIC11 BIOIS 6
		(primitive_site VCC_X13Y0 VCC internal 1)
		(primitive_site RLL_X12Y0 RESERVED_LL internal 8)
		(primitive_site T9 DIFFM bonded 21)
		(primitive_site R9 DIFFS bonded 21)
		(primitive_site NOPAD39 IOB unbonded 21)
		(primitive_site RANDOR_X20Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 17 BIOIC12 BIOIS 6
		(primitive_site VCC_X14Y0 VCC internal 1)
		(primitive_site RLL_X13Y0 RESERVED_LL internal 8)
		(primitive_site P9 DIFFM bonded 21)
		(primitive_site N9 DIFFS bonded 21)
		(primitive_site T10 IOB bonded 21)
		(primitive_site RANDOR_X22Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 18 BIOIC13 BIOIS 6
		(primitive_site VCC_X15Y0 VCC internal 1)
		(primitive_site RLL_X14Y0 RESERVED_LL internal 8)
		(primitive_site R10 DIFFM bonded 21)
		(primitive_site P10 DIFFS bonded 21)
		(primitive_site NOPAD38 IOB unbonded 21)
		(primitive_site RANDOR_X24Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 19 BIOIC14 BIOIS 6
		(primitive_site VCC_X16Y0 VCC internal 1)
		(primitive_site RLL_X15Y0 RESERVED_LL internal 8)
		(primitive_site N10 DIFFM bonded 21)
		(primitive_site M10 DIFFS bonded 21)
		(primitive_site PAD114 IOB unbonded 21)
		(primitive_site RANDOR_X26Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 20 BIOIC15 BIOIS 6
		(primitive_site VCC_X17Y0 VCC internal 1)
		(primitive_site RLL_X16Y0 RESERVED_LL internal 8)
		(primitive_site R11 DIFFM bonded 21)
		(primitive_site P11 DIFFS bonded 21)
		(primitive_site NOPAD37 IOB unbonded 21)
		(primitive_site RANDOR_X28Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 21 BIOIC16 BIOIS 6
		(primitive_site VCC_X18Y0 VCC internal 1)
		(primitive_site RLL_X17Y0 RESERVED_LL internal 8)
		(primitive_site N11 DIFFM bonded 21)
		(primitive_site M11 DIFFS bonded 21)
		(primitive_site T12 IOB bonded 21)
		(primitive_site RANDOR_X30Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 22 RGCLKVBIOI GCLKV_IOIS 0
	)
	(tile 29 23 BIOIC17 BIOIS 6
		(primitive_site VCC_X19Y0 VCC internal 1)
		(primitive_site RLL_X18Y0 RESERVED_LL internal 8)
		(primitive_site R12 DIFFM bonded 21)
		(primitive_site P12 DIFFS bonded 21)
		(primitive_site NOPAD36 IOB unbonded 21)
		(primitive_site RANDOR_X32Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 24 BIOIC18 BIOIS 6
		(primitive_site VCC_X20Y0 VCC internal 1)
		(primitive_site RLL_X19Y0 RESERVED_LL internal 8)
		(primitive_site PAD106 DIFFM unbonded 21)
		(primitive_site PAD105 DIFFS unbonded 21)
		(primitive_site N12 IOB bonded 21)
		(primitive_site RANDOR_X34Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 25 BIOIBRAMC2 BRAM_IOIS 3
		(primitive_site RLL_X20Y0 RESERVED_LL internal 8)
		(primitive_site VCC_X21Y0 VCC internal 1)
		(primitive_site DCM_X1Y0 DCM internal 41)
	)
	(tile 29 26 BMBIOIBSC2 BRAMSITE_IOIS 0
	)
	(tile 29 27 BIOIC19 BIOIS 6
		(primitive_site VCC_X22Y0 VCC internal 1)
		(primitive_site RLL_X21Y0 RESERVED_LL internal 8)
		(primitive_site PAD103 DIFFM unbonded 21)
		(primitive_site T14 DIFFS bonded 21)
		(primitive_site NOPAD35 IOB unbonded 21)
		(primitive_site RANDOR_X36Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 28 BIOIC20 BIOIS 6
		(primitive_site VCC_X23Y0 VCC internal 1)
		(primitive_site RLL_X22Y0 RESERVED_LL internal 8)
		(primitive_site T13 DIFFM bonded 21)
		(primitive_site R13 DIFFS bonded 21)
		(primitive_site P13 IOB bonded 21)
		(primitive_site RANDOR_X38Y0 RESERVED_ANDOR internal 4)
	)
	(tile 29 29 BR LR 9
		(primitive_site RLL_X23Y0 RESERVED_LL internal 8)
		(primitive_site DCI3 DCI internal 13)
		(primitive_site DCI4 DCI internal 13)
		(primitive_site DCIRESET3 DCIRESET internal 1)
		(primitive_site DCIRESET4 DCIRESET internal 1)
		(primitive_site STARTUP STARTUP internal 3)
		(primitive_site ICAP ICAP internal 20)
		(primitive_site CAPTURE CAPTURE internal 2)
		(primitive_site VCC_X24Y0 VCC internal 1)
	)
	(tile 29 30 RBTERM CNR_RBTERM 0
	)
	(tile 30 0 BTERMLTERM EMPTY16X2 0
	)
	(tile 30 1 BLTERM CNR_BTERM 0
	)
	(tile 30 2 BTERMC1 BTERM2 0
	)
	(tile 30 3 BTERMC2 BTERM3 0
	)
	(tile 30 4 BTERMBRAMC1 BBTERM 0
	)
	(tile 30 5 BMBTERMBSC1 BBSTERM 0
	)
	(tile 30 6 BTERMC3 BTERM2 0
	)
	(tile 30 7 BTERMC4 BTERM3 0
	)
	(tile 30 8 LGCLKVBTERM BGCLKVTERM 0
	)
	(tile 30 9 BTERMC5 BTERM2 0
	)
	(tile 30 10 BTERMC6 BTERM3 0
	)
	(tile 30 11 BTERMC7 BTERM2 0
	)
	(tile 30 12 BTERMC8 BTERM3 0
	)
	(tile 30 13 BTERMC9 BTERM2 0
	)
	(tile 30 14 BTERMC10 BCLKTERM3 0
	)
	(tile 30 15 BTERMVM EMPTY0X3 0
	)
	(tile 30 16 BTERMC11 BCLKTERM2 0
	)
	(tile 30 17 BTERMC12 BTERM3 0
	)
	(tile 30 18 BTERMC13 BTERM2 0
	)
	(tile 30 19 BTERMC14 BTERM3 0
	)
	(tile 30 20 BTERMC15 BTERM2 0
	)
	(tile 30 21 BTERMC16 BTERM3 0
	)
	(tile 30 22 RGCLKVBTERM BGCLKVTERM 0
	)
	(tile 30 23 BTERMC17 BTERM2 0
	)
	(tile 30 24 BTERMC18 BTERM3 0
	)
	(tile 30 25 BTERMBRAMC2 BBTERM 0
	)
	(tile 30 26 BMBTERMBSC2 BBSTERM 0
	)
	(tile 30 27 BTERMC19 BTERM2 0
	)
	(tile 30 28 BTERMC20 BTERM3 0
	)
	(tile 30 29 BRTERM CNR_BTERM 0
	)
	(tile 30 30 BTERMRTERM EMPTY16X2 0
	)
)
(primitive_defs 20
	(primitive_def BSCAN 11 12
		(pin RESET RESET output)
		(pin DRCK1 DRCK1 output)
		(pin DRCK2 DRCK2 output)
		(pin SHIFT SHIFT output)
		(pin TDI TDI output)
		(pin TDO1 TDO1 input)
		(pin TDO2 TDO2 input)
		(pin UPDATE UPDATE output)
		(pin SEL1 SEL1 output)
		(pin SEL2 SEL2 output)
		(pin CAPTURE CAPTURE output)
		(element TDO1 1
			(pin TDO1 output)
			(conn TDO1 TDO1 ==> BSCAN_BLACKBOX TDO1)
		)
		(element TDO2 1
			(pin TDO2 output)
			(conn TDO2 TDO2 ==> BSCAN_BLACKBOX TDO2)
		)
		(element SEL2 1
			(pin SEL2 input)
			(conn SEL2 SEL2 <== BSCAN_BLACKBOX SEL2)
		)
		(element SEL1 1
			(pin SEL1 input)
			(conn SEL1 SEL1 <== BSCAN_BLACKBOX SEL1)
		)
		(element RESET 1
			(pin RESET input)
			(conn RESET RESET <== BSCAN_BLACKBOX RESET)
		)
		(element CAPTURE 1
			(pin CAPTURE input)
			(conn CAPTURE CAPTURE <== BSCAN_BLACKBOX CAPTURE)
		)
		(element DRCK1 1
			(pin DRCK1 input)
			(conn DRCK1 DRCK1 <== BSCAN_BLACKBOX DRCK1)
		)
		(element DRCK2 1
			(pin DRCK2 input)
			(conn DRCK2 DRCK2 <== BSCAN_BLACKBOX DRCK2)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== BSCAN_BLACKBOX UPDATE)
		)
		(element SHIFT 1
			(pin SHIFT input)
			(conn SHIFT SHIFT <== BSCAN_BLACKBOX SHIFT)
		)
		(element TDI 1
			(pin TDI input)
			(conn TDI TDI <== BSCAN_BLACKBOX TDI)
		)
		(element BSCAN_BLACKBOX 11 # BEL
			(pin TDO2 input)
			(pin TDO1 input)
			(pin SEL2 output)
			(pin SEL1 output)
			(pin TDI output)
			(pin SHIFT output)
			(pin UPDATE output)
			(pin DRCK2 output)
			(pin DRCK1 output)
			(pin RESET output)
			(pin CAPTURE output)
			(conn BSCAN_BLACKBOX SEL2 ==> SEL2 SEL2)
			(conn BSCAN_BLACKBOX SEL1 ==> SEL1 SEL1)
			(conn BSCAN_BLACKBOX TDI ==> TDI TDI)
			(conn BSCAN_BLACKBOX SHIFT ==> SHIFT SHIFT)
			(conn BSCAN_BLACKBOX UPDATE ==> UPDATE UPDATE)
			(conn BSCAN_BLACKBOX DRCK2 ==> DRCK2 DRCK2)
			(conn BSCAN_BLACKBOX DRCK1 ==> DRCK1 DRCK1)
			(conn BSCAN_BLACKBOX RESET ==> RESET RESET)
			(conn BSCAN_BLACKBOX CAPTURE ==> CAPTURE CAPTURE)
			(conn BSCAN_BLACKBOX TDO2 <== TDO2 TDO2)
			(conn BSCAN_BLACKBOX TDO1 <== TDO1 TDO1)
		)
	)
	(primitive_def BUFGMUX 4 10
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin S S input)
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== GCLK_BUFFER OUT)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> I1_USED 0)
		)
		(element S 1
			(pin S output)
			(conn S S ==> SINV S_B)
			(conn S S ==> SINV S)
		)
		(element SINV 3
			(pin S_B input)
			(pin S input)
			(pin OUT output)
			(cfg S_B S)
			(conn SINV OUT ==> GCLKMUX S)
			(conn SINV S_B <== S S)
			(conn SINV S <== S S)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> I0_USED 0)
		)
		(element GCLK_BUFFER 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn GCLK_BUFFER OUT ==> O O)
			(conn GCLK_BUFFER IN <== GCLKMUX OUT)
		)
		(element DISABLE_ATTR 0
			(cfg HIGH LOW)
		)
		(element I1_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn I1_USED OUT ==> GCLKMUX I1)
			(conn I1_USED 0 <== I1 I1)
		)
		(element I0_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn I0_USED OUT ==> GCLKMUX I0)
			(conn I0_USED 0 <== I0 I0)
		)
		(element GCLKMUX 4 # BEL
			(pin S input)
			(pin I0 input)
			(pin I1 input)
			(pin OUT output)
			(conn GCLKMUX OUT ==> GCLK_BUFFER IN)
			(conn GCLKMUX S <== SINV OUT)
			(conn GCLKMUX I0 <== I0_USED OUT)
			(conn GCLKMUX I1 <== I1_USED OUT)
		)
	)
	(primitive_def CAPTURE 2 6
		(pin CAP CAP input)
		(pin CLK CLK input)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CAP 1
			(pin CAP output)
			(conn CAP CAP ==> CAPINV CAP_B)
			(conn CAP CAP ==> CAPINV CAP)
		)
		(element CAPTURE_BLACKBOX 2 # BEL
			(pin CLK input)
			(pin CAP input)
			(conn CAPTURE_BLACKBOX CLK <== CLKINV OUT)
			(conn CAPTURE_BLACKBOX CAP <== CAPINV OUT)
		)
		(element ONESHOT_ATTR 0
			(cfg ONE_SHOT)
		)
		(element CAPINV 3
			(pin CAP_B input)
			(pin CAP input)
			(pin OUT output)
			(cfg CAP_B CAP)
			(conn CAPINV OUT ==> CAPTURE_BLACKBOX CAP)
			(conn CAPINV CAP_B <== CAP CAP)
			(conn CAPINV CAP <== CAP CAP)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> CAPTURE_BLACKBOX CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
	)
	(primitive_def DCI 13 15
		(pin HI_LO_N HI_LO_N input)
		(pin HI_LO_P HI_LO_P input)
		(pin DCI_RESET DCI_RESET input)
		(pin DCI_CLK DCI_CLK input)
		(pin DCI_DONE DCI_DONE output)
		(pin N_OR_P N_OR_P output)
		(pin ADDRESS0 ADDRESS0 output)
		(pin ADDRESS1 ADDRESS1 output)
		(pin ADDRESS2 ADDRESS2 output)
		(pin UPDATE UPDATE output)
		(pin SCLK SCLK output)
		(pin DATA DATA output)
		(pin IOUPDATE IOUPDATE output)
		(element DCI 13 # BEL
			(pin DCI_CLK input)
			(pin DCI_RESET input)
			(pin HI_LO_P input)
			(pin HI_LO_N input)
			(pin DCI_DONE output)
			(pin N_OR_P output)
			(pin ADDRESS0 output)
			(pin ADDRESS1 output)
			(pin ADDRESS2 output)
			(pin UPDATE output)
			(pin IOUPDATE output)
			(pin SCLK output)
			(pin DATA output)
			(conn DCI DCI_DONE ==> DCI_DONE DCI_DONE)
			(conn DCI N_OR_P ==> N_OR_P N_OR_P)
			(conn DCI ADDRESS0 ==> ADDRESS0 ADDRESS0)
			(conn DCI ADDRESS1 ==> ADDRESS1 ADDRESS1)
			(conn DCI ADDRESS2 ==> ADDRESS2 ADDRESS2)
			(conn DCI UPDATE ==> UPDATE UPDATE)
			(conn DCI IOUPDATE ==> IOUPDATE IOUPDATE)
			(conn DCI SCLK ==> SCLK SCLK)
			(conn DCI DATA ==> DATA DATA)
			(conn DCI DCI_CLK <== DCI_CLK DCI_CLK)
			(conn DCI DCI_RESET <== DCI_RESET DCI_RESET)
			(conn DCI HI_LO_P <== HI_LO_P HI_LO_P)
			(conn DCI HI_LO_N <== HI_LO_N HI_LO_N)
		)
		(element HI_LO_N 1
			(pin HI_LO_N output)
			(conn HI_LO_N HI_LO_N ==> DCI HI_LO_N)
		)
		(element HI_LO_P 1
			(pin HI_LO_P output)
			(conn HI_LO_P HI_LO_P ==> DCI HI_LO_P)
		)
		(element DCI_RESET 1
			(pin DCI_RESET output)
			(conn DCI_RESET DCI_RESET ==> DCI DCI_RESET)
		)
		(element DCI_CLK 1
			(pin DCI_CLK output)
			(conn DCI_CLK DCI_CLK ==> DCI DCI_CLK)
		)
		(element DATA 1
			(pin DATA input)
			(conn DATA DATA <== DCI DATA)
		)
		(element SCLK 1
			(pin SCLK input)
			(conn SCLK SCLK <== DCI SCLK)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== DCI UPDATE)
		)
		(element IOUPDATE 1
			(pin IOUPDATE input)
			(conn IOUPDATE IOUPDATE <== DCI IOUPDATE)
		)
		(element ADDRESS2 1
			(pin ADDRESS2 input)
			(conn ADDRESS2 ADDRESS2 <== DCI ADDRESS2)
		)
		(element ADDRESS1 1
			(pin ADDRESS1 input)
			(conn ADDRESS1 ADDRESS1 <== DCI ADDRESS1)
		)
		(element ADDRESS0 1
			(pin ADDRESS0 input)
			(conn ADDRESS0 ADDRESS0 <== DCI ADDRESS0)
		)
		(element N_OR_P 1
			(pin N_OR_P input)
			(conn N_OR_P N_OR_P <== DCI N_OR_P)
		)
		(element DCI_DONE 1
			(pin DCI_DONE input)
			(conn DCI_DONE DCI_DONE <== DCI DCI_DONE)
		)
		(element FORCE_DONE_HIGH 0
			(cfg FORCE_DONE_HIGH)
		)
	)
	(primitive_def DCIRESET 1 2
		(pin RST RST input)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> DCIRESET RST)
		)
		(element DCIRESET 1 # BEL
			(pin RST input)
			(conn DCIRESET RST <== RST RST)
		)
	)
	(primitive_def DCM 41 74
		(pin CLKIN CLKIN input)
		(pin CLKFB CLKFB input)
		(pin CTLMODE CTLMODE input)
		(pin CTLSEL2 CTLSEL2 input)
		(pin CTLSEL1 CTLSEL1 input)
		(pin CTLSEL0 CTLSEL0 input)
		(pin CTLGO CTLGO input)
		(pin CTLOSC1 CTLOSC1 input)
		(pin CTLOSC2 CTLOSC2 input)
		(pin RST RST input)
		(pin PSINCDEC PSINCDEC input)
		(pin PSEN PSEN input)
		(pin PSCLK PSCLK input)
		(pin STSADRS3 STSADRS3 input)
		(pin STSADRS2 STSADRS2 input)
		(pin STSADRS1 STSADRS1 input)
		(pin STSADRS0 STSADRS0 input)
		(pin FREEZEDFS FREEZEDFS input)
		(pin FREEZEDLL FREEZEDLL input)
		(pin CONCUR CONCUR output)
		(pin PSDONE PSDONE output)
		(pin STATUS0 STATUS0 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS7 STATUS7 output)
		(pin LOCKED LOCKED output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(pin CLKDV CLKDV output)
		(pin CLK2X180 CLK2X180 output)
		(pin CLK2X CLK2X output)
		(pin CLK270 CLK270 output)
		(pin CLK180 CLK180 output)
		(pin CLK90 CLK90 output)
		(pin CLK0 CLK0 output)
		(pin DSSEN DSSEN input)
		(pin STSADRS4 STSADRS4 input)
		(element CLKFB 1
			(pin CLKFB output)
			(conn CLKFB CLKFB ==> DCM CLKFB)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM CLKIN)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element DSSEN 1
			(pin DSSEN output)
			(conn DSSEN DSSEN ==> DSSENINV DSSEN_B)
			(conn DSSEN DSSEN ==> DSSENINV DSSEN)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM LOCKED)
		)
		(element CLK0 1
			(pin CLK0 input)
			(conn CLK0 CLK0 <== DCM CLK0)
		)
		(element CLK180 1
			(pin CLK180 input)
			(conn CLK180 CLK180 <== DCM CLK180)
		)
		(element CLK90 1
			(pin CLK90 input)
			(conn CLK90 CLK90 <== DCM CLK90)
		)
		(element CLK270 1
			(pin CLK270 input)
			(conn CLK270 CLK270 <== DCM CLK270)
		)
		(element CLK2X 1
			(pin CLK2X input)
			(conn CLK2X CLK2X <== DCM CLK2X)
		)
		(element CLKDV 1
			(pin CLKDV input)
			(conn CLKDV CLKDV <== DCM CLKDV)
		)
		(element DLL_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element DFS_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element CLK2X180 1
			(pin CLK2X180 input)
			(conn CLK2X180 CLK2X180 <== DCM CLK2X180)
		)
		(element STARTUP_WAIT 0
			(cfg STARTUP_WAIT)
		)
		(element DUTY_CYCLE_CORRECTION 0
			(cfg TRUE FALSE)
		)
		(element FACTORY_JF2 0
			(cfg 0X80 0XC0 0XE0 0XF0 0XF8 0XFC 0XFE 0XFF)
		)
		(element FACTORY_JF1 0
			(cfg 0X80 0XC0 0XE0 0XF0 0XF8 0XFC 0XFE 0XFF)
		)
		(element CLKDV_DIVIDE 0
			(cfg 1_5 2 2_5 3 3_5 4 4_5 5 5_5 6 6_5 7 7_5 8 9 10 11 12 13 14 15 16)
		)
		(element FREEZEDLLINV 3
			(pin FREEZEDLL_B input)
			(pin FREEZEDLL input)
			(pin OUT output)
			(cfg FREEZEDLL_B FREEZEDLL)
			(conn FREEZEDLLINV OUT ==> DCM FREEZEDLL)
			(conn FREEZEDLLINV FREEZEDLL_B <== FREEZEDLL FREEZEDLL)
			(conn FREEZEDLLINV FREEZEDLL <== FREEZEDLL FREEZEDLL)
		)
		(element FREEZEDFSINV 3
			(pin FREEZEDFS_B input)
			(pin FREEZEDFS input)
			(pin OUT output)
			(cfg FREEZEDFS_B FREEZEDFS)
			(conn FREEZEDFSINV OUT ==> DCM FREEZEDFS)
			(conn FREEZEDFSINV FREEZEDFS_B <== FREEZEDFS FREEZEDFS)
			(conn FREEZEDFSINV FREEZEDFS <== FREEZEDFS FREEZEDFS)
		)
		(element STSADRS0INV 3
			(pin STSADRS0_B input)
			(pin STSADRS0 input)
			(pin OUT output)
			(cfg STSADRS0_B STSADRS0)
			(conn STSADRS0INV OUT ==> DCM STSADRS0)
			(conn STSADRS0INV STSADRS0_B <== STSADRS0 STSADRS0)
			(conn STSADRS0INV STSADRS0 <== STSADRS0 STSADRS0)
		)
		(element STSADRS1INV 3
			(pin STSADRS1_B input)
			(pin STSADRS1 input)
			(pin OUT output)
			(cfg STSADRS1_B STSADRS1)
			(conn STSADRS1INV OUT ==> DCM STSADRS1)
			(conn STSADRS1INV STSADRS1_B <== STSADRS1 STSADRS1)
			(conn STSADRS1INV STSADRS1 <== STSADRS1 STSADRS1)
		)
		(element STSADRS2INV 3
			(pin STSADRS2_B input)
			(pin STSADRS2 input)
			(pin OUT output)
			(cfg STSADRS2_B STSADRS2)
			(conn STSADRS2INV OUT ==> DCM STSADRS2)
			(conn STSADRS2INV STSADRS2_B <== STSADRS2 STSADRS2)
			(conn STSADRS2INV STSADRS2 <== STSADRS2 STSADRS2)
		)
		(element STSADRS3INV 3
			(pin STSADRS3_B input)
			(pin STSADRS3 input)
			(pin OUT output)
			(cfg STSADRS3_B STSADRS3)
			(conn STSADRS3INV OUT ==> DCM STSADRS3)
			(conn STSADRS3INV STSADRS3_B <== STSADRS3 STSADRS3)
			(conn STSADRS3INV STSADRS3 <== STSADRS3 STSADRS3)
		)
		(element STSADRS4INV 3
			(pin STSADRS4_B input)
			(pin STSADRS4 input)
			(pin OUT output)
			(cfg STSADRS4_B STSADRS4)
			(conn STSADRS4INV OUT ==> DCM STSADRS4)
			(conn STSADRS4INV STSADRS4_B <== STSADRS4 STSADRS4)
			(conn STSADRS4INV STSADRS4 <== STSADRS4 STSADRS4)
		)
		(element PSCLKINV 3
			(pin PSCLK_B input)
			(pin PSCLK input)
			(pin OUT output)
			(cfg PSCLK_B PSCLK)
			(conn PSCLKINV OUT ==> DCM PSCLK)
			(conn PSCLKINV PSCLK_B <== PSCLK PSCLK)
			(conn PSCLKINV PSCLK <== PSCLK PSCLK)
		)
		(element PSENINV 3
			(pin PSEN_B input)
			(pin PSEN input)
			(pin OUT output)
			(cfg PSEN_B PSEN)
			(conn PSENINV OUT ==> DCM PSEN)
			(conn PSENINV PSEN_B <== PSEN PSEN)
			(conn PSENINV PSEN <== PSEN PSEN)
		)
		(element PSINCDECINV 3
			(pin PSINCDEC_B input)
			(pin PSINCDEC input)
			(pin OUT output)
			(cfg PSINCDEC_B PSINCDEC)
			(conn PSINCDECINV OUT ==> DCM PSINCDEC)
			(conn PSINCDECINV PSINCDEC_B <== PSINCDEC PSINCDEC)
			(conn PSINCDECINV PSINCDEC <== PSINCDEC PSINCDEC)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element DSSENINV 3
			(pin DSSEN_B input)
			(pin DSSEN input)
			(pin OUT output)
			(cfg DSSEN_B DSSEN)
			(conn DSSENINV OUT ==> DCM DSSEN)
			(conn DSSENINV DSSEN_B <== DSSEN DSSEN)
			(conn DSSENINV DSSEN <== DSSEN DSSEN)
		)
		(element CTLOSC2INV 3
			(pin CTLOSC2_B input)
			(pin CTLOSC2 input)
			(pin OUT output)
			(cfg CTLOSC2_B CTLOSC2)
			(conn CTLOSC2INV OUT ==> DCM CTLOSC2)
			(conn CTLOSC2INV CTLOSC2_B <== CTLOSC2 CTLOSC2)
			(conn CTLOSC2INV CTLOSC2 <== CTLOSC2 CTLOSC2)
		)
		(element CTLOSC1INV 3
			(pin CTLOSC1_B input)
			(pin CTLOSC1 input)
			(pin OUT output)
			(cfg CTLOSC1_B CTLOSC1)
			(conn CTLOSC1INV OUT ==> DCM CTLOSC1)
			(conn CTLOSC1INV CTLOSC1_B <== CTLOSC1 CTLOSC1)
			(conn CTLOSC1INV CTLOSC1 <== CTLOSC1 CTLOSC1)
		)
		(element CTLGOINV 3
			(pin CTLGO_B input)
			(pin CTLGO input)
			(pin OUT output)
			(cfg CTLGO_B CTLGO)
			(conn CTLGOINV OUT ==> DCM CTLGO)
			(conn CTLGOINV CTLGO_B <== CTLGO CTLGO)
			(conn CTLGOINV CTLGO <== CTLGO CTLGO)
		)
		(element CTLSEL0INV 3
			(pin CTLSEL0_B input)
			(pin CTLSEL0 input)
			(pin OUT output)
			(cfg CTLSEL0_B CTLSEL0)
			(conn CTLSEL0INV OUT ==> DCM CTLSEL0)
			(conn CTLSEL0INV CTLSEL0_B <== CTLSEL0 CTLSEL0)
			(conn CTLSEL0INV CTLSEL0 <== CTLSEL0 CTLSEL0)
		)
		(element CTLSEL1INV 3
			(pin CTLSEL1_B input)
			(pin CTLSEL1 input)
			(pin OUT output)
			(cfg CTLSEL1_B CTLSEL1)
			(conn CTLSEL1INV OUT ==> DCM CTLSEL1)
			(conn CTLSEL1INV CTLSEL1_B <== CTLSEL1 CTLSEL1)
			(conn CTLSEL1INV CTLSEL1 <== CTLSEL1 CTLSEL1)
		)
		(element CTLSEL2INV 3
			(pin CTLSEL2_B input)
			(pin CTLSEL2 input)
			(pin OUT output)
			(cfg CTLSEL2_B CTLSEL2)
			(conn CTLSEL2INV OUT ==> DCM CTLSEL2)
			(conn CTLSEL2INV CTLSEL2_B <== CTLSEL2 CTLSEL2)
			(conn CTLSEL2INV CTLSEL2 <== CTLSEL2 CTLSEL2)
		)
		(element CTLMODEINV 3
			(pin CTLMODE_B input)
			(pin CTLMODE input)
			(pin OUT output)
			(cfg CTLMODE_B CTLMODE)
			(conn CTLMODEINV OUT ==> DCM CTLMODE)
			(conn CTLMODEINV CTLMODE_B <== CTLMODE CTLMODE)
			(conn CTLMODEINV CTLMODE <== CTLMODE CTLMODE)
		)
		(element CLK_FEEDBACK 0
			(cfg 1X 2X)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM CLKFX)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM CLKFX180)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== DCM STATUS7)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== DCM STATUS6)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== DCM STATUS5)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== DCM STATUS4)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== DCM STATUS3)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== DCM STATUS2)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== DCM STATUS1)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== DCM STATUS0)
		)
		(element PSDONE 1
			(pin PSDONE input)
			(conn PSDONE PSDONE <== DCM PSDONE)
		)
		(element CONCUR 1
			(pin CONCUR input)
			(conn CONCUR CONCUR <== DCM CONCUR)
		)
		(element CTLMODE 1
			(pin CTLMODE output)
			(conn CTLMODE CTLMODE ==> CTLMODEINV CTLMODE_B)
			(conn CTLMODE CTLMODE ==> CTLMODEINV CTLMODE)
		)
		(element CTLSEL2 1
			(pin CTLSEL2 output)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2_B)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2)
		)
		(element CTLSEL1 1
			(pin CTLSEL1 output)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1_B)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1)
		)
		(element CTLSEL0 1
			(pin CTLSEL0 output)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0_B)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0)
		)
		(element CTLGO 1
			(pin CTLGO output)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO_B)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO)
		)
		(element CTLOSC1 1
			(pin CTLOSC1 output)
			(conn CTLOSC1 CTLOSC1 ==> CTLOSC1INV CTLOSC1_B)
			(conn CTLOSC1 CTLOSC1 ==> CTLOSC1INV CTLOSC1)
		)
		(element CTLOSC2 1
			(pin CTLOSC2 output)
			(conn CTLOSC2 CTLOSC2 ==> CTLOSC2INV CTLOSC2_B)
			(conn CTLOSC2 CTLOSC2 ==> CTLOSC2INV CTLOSC2)
		)
		(element PSINCDEC 1
			(pin PSINCDEC output)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC_B)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC)
		)
		(element PSEN 1
			(pin PSEN output)
			(conn PSEN PSEN ==> PSENINV PSEN_B)
			(conn PSEN PSEN ==> PSENINV PSEN)
		)
		(element PSCLK 1
			(pin PSCLK output)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK_B)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK)
		)
		(element FREEZEDLL 1
			(pin FREEZEDLL output)
			(conn FREEZEDLL FREEZEDLL ==> FREEZEDLLINV FREEZEDLL_B)
			(conn FREEZEDLL FREEZEDLL ==> FREEZEDLLINV FREEZEDLL)
		)
		(element FREEZEDFS 1
			(pin FREEZEDFS output)
			(conn FREEZEDFS FREEZEDFS ==> FREEZEDFSINV FREEZEDFS_B)
			(conn FREEZEDFS FREEZEDFS ==> FREEZEDFSINV FREEZEDFS)
		)
		(element STSADRS0 1
			(pin STSADRS0 output)
			(conn STSADRS0 STSADRS0 ==> STSADRS0INV STSADRS0_B)
			(conn STSADRS0 STSADRS0 ==> STSADRS0INV STSADRS0)
		)
		(element STSADRS1 1
			(pin STSADRS1 output)
			(conn STSADRS1 STSADRS1 ==> STSADRS1INV STSADRS1_B)
			(conn STSADRS1 STSADRS1 ==> STSADRS1INV STSADRS1)
		)
		(element STSADRS2 1
			(pin STSADRS2 output)
			(conn STSADRS2 STSADRS2 ==> STSADRS2INV STSADRS2_B)
			(conn STSADRS2 STSADRS2 ==> STSADRS2INV STSADRS2)
		)
		(element STSADRS3 1
			(pin STSADRS3 output)
			(conn STSADRS3 STSADRS3 ==> STSADRS3INV STSADRS3_B)
			(conn STSADRS3 STSADRS3 ==> STSADRS3INV STSADRS3)
		)
		(element STSADRS4 1
			(pin STSADRS4 output)
			(conn STSADRS4 STSADRS4 ==> STSADRS4INV STSADRS4_B)
			(conn STSADRS4 STSADRS4 ==> STSADRS4INV STSADRS4)
		)
		(element CLKOUT_PHASE_SHIFT 0
			(cfg NONE FIXED VARIABLE)
		)
		(element CLKIN_DIVIDE_BY_2 0
			(cfg CLKIN_DIVIDE_BY_2)
		)
		(element VERY_HIGH_FREQUENCY 0
			(cfg VERY_HIGH_FREQUENCY)
		)
		(element DSS_MODE 0
			(cfg NONE SPREAD_2 SPREAD_4 SPREAD_6 SPREAD_8)
		)
		(element DCM 41 # BEL
			(pin FREEZEDLL input)
			(pin FREEZEDFS input)
			(pin STSADRS0 input)
			(pin STSADRS1 input)
			(pin STSADRS2 input)
			(pin STSADRS3 input)
			(pin STSADRS4 input)
			(pin PSCLK input)
			(pin PSEN input)
			(pin PSINCDEC input)
			(pin DSSEN input)
			(pin RST input)
			(pin CTLOSC2 input)
			(pin CTLOSC1 input)
			(pin CTLGO input)
			(pin CTLSEL0 input)
			(pin CTLSEL1 input)
			(pin CTLSEL2 input)
			(pin CTLMODE input)
			(pin CLKFB input)
			(pin CLKIN input)
			(pin CONCUR output)
			(pin PSDONE output)
			(pin STATUS0 output)
			(pin STATUS1 output)
			(pin STATUS2 output)
			(pin STATUS3 output)
			(pin STATUS4 output)
			(pin STATUS5 output)
			(pin STATUS6 output)
			(pin STATUS7 output)
			(pin LOCKED output)
			(pin CLKFX180 output)
			(pin CLKFX output)
			(pin CLKDV output)
			(pin CLK2X180 output)
			(pin CLK2X output)
			(pin CLK270 output)
			(pin CLK180 output)
			(pin CLK90 output)
			(pin CLK0 output)
			(conn DCM CONCUR ==> CONCUR CONCUR)
			(conn DCM PSDONE ==> PSDONE PSDONE)
			(conn DCM STATUS0 ==> STATUS0 STATUS0)
			(conn DCM STATUS1 ==> STATUS1 STATUS1)
			(conn DCM STATUS2 ==> STATUS2 STATUS2)
			(conn DCM STATUS3 ==> STATUS3 STATUS3)
			(conn DCM STATUS4 ==> STATUS4 STATUS4)
			(conn DCM STATUS5 ==> STATUS5 STATUS5)
			(conn DCM STATUS6 ==> STATUS6 STATUS6)
			(conn DCM STATUS7 ==> STATUS7 STATUS7)
			(conn DCM LOCKED ==> LOCKED LOCKED)
			(conn DCM CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM CLKFX ==> CLKFX CLKFX)
			(conn DCM CLKDV ==> CLKDV CLKDV)
			(conn DCM CLK2X180 ==> CLK2X180 CLK2X180)
			(conn DCM CLK2X ==> CLK2X CLK2X)
			(conn DCM CLK270 ==> CLK270 CLK270)
			(conn DCM CLK180 ==> CLK180 CLK180)
			(conn DCM CLK90 ==> CLK90 CLK90)
			(conn DCM CLK0 ==> CLK0 CLK0)
			(conn DCM FREEZEDLL <== FREEZEDLLINV OUT)
			(conn DCM FREEZEDFS <== FREEZEDFSINV OUT)
			(conn DCM STSADRS0 <== STSADRS0INV OUT)
			(conn DCM STSADRS1 <== STSADRS1INV OUT)
			(conn DCM STSADRS2 <== STSADRS2INV OUT)
			(conn DCM STSADRS3 <== STSADRS3INV OUT)
			(conn DCM STSADRS4 <== STSADRS4INV OUT)
			(conn DCM PSCLK <== PSCLKINV OUT)
			(conn DCM PSEN <== PSENINV OUT)
			(conn DCM PSINCDEC <== PSINCDECINV OUT)
			(conn DCM DSSEN <== DSSENINV OUT)
			(conn DCM RST <== RSTINV OUT)
			(conn DCM CTLOSC2 <== CTLOSC2INV OUT)
			(conn DCM CTLOSC1 <== CTLOSC1INV OUT)
			(conn DCM CTLGO <== CTLGOINV OUT)
			(conn DCM CTLSEL0 <== CTLSEL0INV OUT)
			(conn DCM CTLSEL1 <== CTLSEL1INV OUT)
			(conn DCM CTLSEL2 <== CTLSEL2INV OUT)
			(conn DCM CTLMODE <== CTLMODEINV OUT)
			(conn DCM CLKFB <== CLKFB CLKFB)
			(conn DCM CLKIN <== CLKIN CLKIN)
		)
		(element DESKEW_ADJUST 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
	)
	(primitive_def DIFFM 21 83
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> OFF2 D)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> OFF2 CE)
			(conn OCEINV OUT ==> OFF1 CE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== OCEINV OUT)
			(conn OFF2 D <== O2INV OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> OUTBUF IN)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV OUT ==> OFF1 D)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> OUTBUF TRI)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== OCEINV OUT)
			(conn OFF1 D <== O1INV OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IFFDMUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IFFDMUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUT_USED 0)
			(conn PAD PAD <== OUTBUF OUTP)
		)
		(element INBUF 3 # BEL
			(pin DIFFI_IN input)
			(pin PAD input)
			(pin OUT output)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> DELAY IN)
			(conn INBUF DIFFI_IN <== DIFFI_IN DIFFI_IN)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== OUTBUF OUTP)
		)
		(element OUTBUF 5 # BEL
			(pin IN input)
			(pin DIFFO_IN input)
			(pin TRI input)
			(pin OUTP output)
			(pin OUTN output)
			(conn OUTBUF OUTP ==> PAD PAD)
			(conn OUTBUF OUTP ==> INBUF PAD)
			(conn OUTBUF OUTP ==> PADOUT_USED 0)
			(conn OUTBUF OUTN ==> DIFFO_OUT DIFFO_OUT)
			(conn OUTBUF IN <== OMUX OUT)
			(conn OUTBUF DIFFO_IN <== DIFFO_IN_USED OUT)
			(conn OUTBUF TRI <== TMUX T)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> INBUF DIFFI_IN)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== OUTBUF OUTN)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVDS_25_DCI LVDSEXT_25_DCI LVDS_25 LVDSEXT_25 LVPECL_25 BLVDS_25 ULVDS_25 LDT_25 RSDS_25 DIFF_HSTL_II_18 DIFF_SSTL2_II DIFF_HSTL_II_DCI_18 DIFF_SSTL2_II_DCI)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IFF2 D)
			(conn IFFDMUX OUT ==> IFF1 D)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn DELAY OUT ==> IDELMUX 0)
			(conn DELAY OUT ==> IFFDELMUX 0)
			(conn DELAY IN <== INBUF OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUT_USED OUT)
		)
		(element PADOUT_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUT_USED OUT ==> PADOUT PADOUT)
			(conn PADOUT_USED 0 <== PAD PAD)
			(conn PADOUT_USED 0 <== OUTBUF OUTP)
		)
		(element DIFFO_IN_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_IN_USED OUT ==> OUTBUF DIFFO_IN)
			(conn DIFFO_IN_USED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_IN_USED 0)
		)
	)
	(primitive_def DIFFS 21 83
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> OFF2 D)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> OFF2 CE)
			(conn OCEINV OUT ==> OFF1 CE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== OCEINV OUT)
			(conn OFF2 D <== O2INV OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> OUTBUF IN)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV OUT ==> OFF1 D)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> OUTBUF TRI)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== OCEINV OUT)
			(conn OFF1 D <== O1INV OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IFFDMUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IFFDMUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUT_USED 0)
			(conn PAD PAD <== OUTBUF OUTP)
		)
		(element INBUF 3 # BEL
			(pin DIFFI_IN input)
			(pin PAD input)
			(pin OUT output)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> DELAY IN)
			(conn INBUF DIFFI_IN <== DIFFI_IN DIFFI_IN)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== OUTBUF OUTP)
		)
		(element OUTBUF 5 # BEL
			(pin IN input)
			(pin DIFFO_IN input)
			(pin TRI input)
			(pin OUTP output)
			(pin OUTN output)
			(conn OUTBUF OUTP ==> PAD PAD)
			(conn OUTBUF OUTP ==> INBUF PAD)
			(conn OUTBUF OUTP ==> PADOUT_USED 0)
			(conn OUTBUF OUTN ==> DIFFO_OUT DIFFO_OUT)
			(conn OUTBUF IN <== OMUX OUT)
			(conn OUTBUF DIFFO_IN <== DIFFO_IN_USED OUT)
			(conn OUTBUF TRI <== TMUX T)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> INBUF DIFFI_IN)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== OUTBUF OUTN)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVDS_25_DCI LVDSEXT_25_DCI LVDS_25 LVDSEXT_25 LVPECL_25 BLVDS_25 ULVDS_25 LDT_25 RSDS_25 DIFF_HSTL_II_18 DIFF_SSTL2_II DIFF_HSTL_II_DCI_18 DIFF_SSTL2_II_DCI)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IFF2 D)
			(conn IFFDMUX OUT ==> IFF1 D)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn DELAY OUT ==> IDELMUX 0)
			(conn DELAY OUT ==> IFFDELMUX 0)
			(conn DELAY IN <== INBUF OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUT_USED OUT)
		)
		(element PADOUT_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUT_USED OUT ==> PADOUT PADOUT)
			(conn PADOUT_USED 0 <== PAD PAD)
			(conn PADOUT_USED 0 <== OUTBUF OUTP)
		)
		(element DIFFO_IN_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_IN_USED OUT ==> OUTBUF DIFFO_IN)
			(conn DIFFO_IN_USED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_IN_USED 0)
		)
	)
	(primitive_def GLOBALSIG 0 12
		(element GLOBALSIG 4 # BEL
			(pin GHIGH output)
			(pin GWE output)
			(pin GSR output)
			(pin GSAVE output)
			(conn GLOBALSIG GHIGH ==> GHIGHANDUP 0)
			(conn GLOBALSIG GHIGH ==> GHIGHANDDOWN 1)
			(conn GLOBALSIG GWE ==> GWEANDUP 1)
			(conn GLOBALSIG GWE ==> GWEANDDOWN 0)
			(conn GLOBALSIG GSR ==> GSRANDUP 0)
			(conn GLOBALSIG GSR ==> GSRANDDOWN 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDUP 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDDOWN 0)
		)
		(element GWEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDUP 0 <== ENABLE_GLOBALS OUT)
			(conn GWEANDUP 1 <== GLOBALSIG GWE)
		)
		(element GSRANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDUP 0 <== GLOBALSIG GSR)
			(conn GSRANDUP 1 <== ENABLE_GLOBALS OUT)
		)
		(element GSAVEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDUP 0 <== ENABLE_GLOBALS OUT)
			(conn GSAVEANDUP 1 <== GLOBALSIG GSAVE)
		)
		(element GHIGHANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDUP 0 <== GLOBALSIG GHIGH)
			(conn GHIGHANDUP 1 <== ENABLE_GLOBALS OUT)
		)
		(element GSAVEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDDOWN 0 <== GLOBALSIG GSAVE)
			(conn GSAVEANDDOWN 1 <== ENABLE_GLOBALS OUT)
		)
		(element GSRANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDDOWN 0 <== ENABLE_GLOBALS OUT)
			(conn GSRANDDOWN 1 <== GLOBALSIG GSR)
		)
		(element GWEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDDOWN 0 <== GLOBALSIG GWE)
			(conn GWEANDDOWN 1 <== ENABLE_GLOBALS OUT)
		)
		(element GHIGHANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDDOWN 0 <== ENABLE_GLOBALS OUT)
			(conn GHIGHANDDOWN 1 <== GLOBALSIG GHIGH)
		)
		(element ENABLE_GLOBALS 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn ENABLE_GLOBALS OUT ==> GWEANDUP 0)
			(conn ENABLE_GLOBALS OUT ==> GSRANDUP 1)
			(conn ENABLE_GLOBALS OUT ==> GSAVEANDUP 0)
			(conn ENABLE_GLOBALS OUT ==> GHIGHANDUP 1)
			(conn ENABLE_GLOBALS OUT ==> GSAVEANDDOWN 1)
			(conn ENABLE_GLOBALS OUT ==> GSRANDDOWN 0)
			(conn ENABLE_GLOBALS OUT ==> GWEANDDOWN 1)
			(conn ENABLE_GLOBALS OUT ==> GHIGHANDDOWN 0)
			(conn ENABLE_GLOBALS 0 <== ENABLE_GLOBALS_GND 0)
			(conn ENABLE_GLOBALS 1 <== ENABLE_GLOBALS_VCC 1)
		)
		(element ENABLE_GLOBALS_VCC 1 # BEL
			(pin 1 output)
			(conn ENABLE_GLOBALS_VCC 1 ==> ENABLE_GLOBALS 1)
		)
		(element ENABLE_GLOBALS_GND 1 # BEL
			(pin 0 output)
			(conn ENABLE_GLOBALS_GND 0 ==> ENABLE_GLOBALS 0)
		)
	)
	(primitive_def ICAP 20 24
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin I3 I3 input)
		(pin I4 I4 input)
		(pin I5 I5 input)
		(pin I6 I6 input)
		(pin I7 I7 input)
		(pin WRITE WRITE input)
		(pin CE CE input)
		(pin CLK CLK input)
		(pin O0 O0 output)
		(pin O1 O1 output)
		(pin O2 O2 output)
		(pin O3 O3 output)
		(pin O4 O4 output)
		(pin O5 O5 output)
		(pin O6 O6 output)
		(pin O7 O7 output)
		(pin BUSY BUSY output)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> ICAP CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element WRITE 1
			(pin WRITE output)
			(conn WRITE WRITE ==> WRITEINV WRITE_B)
			(conn WRITE WRITE ==> WRITEINV WRITE)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> ICAP I0)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> ICAP I1)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> ICAP I2)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> ICAP I3)
		)
		(element I4 1
			(pin I4 output)
			(conn I4 I4 ==> ICAP I4)
		)
		(element I5 1
			(pin I5 output)
			(conn I5 I5 ==> ICAP I5)
		)
		(element I6 1
			(pin I6 output)
			(conn I6 I6 ==> ICAP I6)
		)
		(element I7 1
			(pin I7 output)
			(conn I7 I7 ==> ICAP I7)
		)
		(element O0 1
			(pin O0 input)
			(conn O0 O0 <== ICAP O0)
		)
		(element O1 1
			(pin O1 input)
			(conn O1 O1 <== ICAP O1)
		)
		(element O2 1
			(pin O2 input)
			(conn O2 O2 <== ICAP O2)
		)
		(element O3 1
			(pin O3 input)
			(conn O3 O3 <== ICAP O3)
		)
		(element O4 1
			(pin O4 input)
			(conn O4 O4 <== ICAP O4)
		)
		(element O5 1
			(pin O5 input)
			(conn O5 O5 <== ICAP O5)
		)
		(element O6 1
			(pin O6 input)
			(conn O6 O6 <== ICAP O6)
		)
		(element O7 1
			(pin O7 input)
			(conn O7 O7 <== ICAP O7)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== ICAP BUSY)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> ICAP CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element WRITEINV 3
			(pin WRITE_B input)
			(pin WRITE input)
			(pin OUT output)
			(cfg WRITE_B WRITE)
			(conn WRITEINV OUT ==> ICAP WRITE)
			(conn WRITEINV WRITE_B <== WRITE WRITE)
			(conn WRITEINV WRITE <== WRITE WRITE)
		)
		(element ICAP 20 # BEL
			(pin I0 input)
			(pin I1 input)
			(pin I2 input)
			(pin I3 input)
			(pin I4 input)
			(pin I5 input)
			(pin I6 input)
			(pin I7 input)
			(pin WRITE input)
			(pin CE input)
			(pin CLK input)
			(pin O0 output)
			(pin O1 output)
			(pin O2 output)
			(pin O3 output)
			(pin O4 output)
			(pin O5 output)
			(pin O6 output)
			(pin O7 output)
			(pin BUSY output)
			(conn ICAP O0 ==> O0 O0)
			(conn ICAP O1 ==> O1 O1)
			(conn ICAP O2 ==> O2 O2)
			(conn ICAP O3 ==> O3 O3)
			(conn ICAP O4 ==> O4 O4)
			(conn ICAP O5 ==> O5 O5)
			(conn ICAP O6 ==> O6 O6)
			(conn ICAP O7 ==> O7 O7)
			(conn ICAP BUSY ==> BUSY BUSY)
			(conn ICAP I0 <== I0 I0)
			(conn ICAP I1 <== I1 I1)
			(conn ICAP I2 <== I2 I2)
			(conn ICAP I3 <== I3 I3)
			(conn ICAP I4 <== I4 I4)
			(conn ICAP I5 <== I5 I5)
			(conn ICAP I6 <== I6 I6)
			(conn ICAP I7 <== I7 I7)
			(conn ICAP WRITE <== WRITEINV OUT)
			(conn ICAP CE <== CEINV OUT)
			(conn ICAP CLK <== CLKINV OUT)
		)
	)
	(primitive_def IOB 21 84
		(pin REV REV input)
		(pin SR SR input)
		(pin OTCLK2 OTCLK2 input)
		(pin OTCLK1 OTCLK1 input)
		(pin OCE OCE input)
		(pin O2 O2 input)
		(pin O1 O1 input)
		(pin TCE TCE input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin T T output)
		(pin ICLK2 ICLK2 input)
		(pin ICLK1 ICLK1 input)
		(pin ICE ICE input)
		(pin IQ2 IQ2 output)
		(pin IQ1 IQ1 output)
		(pin I I output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(pin PADOUT PADOUT output)
		(pin DIFFO_IN DIFFO_IN input)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> OSR_USED 0)
			(conn SRINV OUT ==> TSR_USED 0)
			(conn SRINV OUT ==> ISR_USED 0)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVINV REV_B)
			(conn REV REV ==> REVINV REV)
		)
		(element REVINV 3
			(pin REV_B input)
			(pin REV input)
			(pin OUT output)
			(cfg REV_B REV)
			(conn REVINV OUT ==> IREV_USED 0)
			(conn REVINV OUT ==> OREV_USED 0)
			(conn REVINV OUT ==> TREV_USED 0)
			(conn REVINV REV_B <== REV REV)
			(conn REVINV REV <== REV REV)
		)
		(element OTCLK2 1
			(pin OTCLK2 output)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2_B)
			(conn OTCLK2 OTCLK2 ==> OTCLK2INV OTCLK2)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element O2 1
			(pin O2 output)
			(conn O2 O2 ==> O2INV O2_B)
			(conn O2 O2 ==> O2INV O2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEINV OCE_B)
			(conn OCE OCE ==> OCEINV OCE)
		)
		(element O2INV 3
			(pin O2_B input)
			(pin O2 input)
			(pin OUT output)
			(cfg O2_B O2)
			(conn O2INV OUT ==> OFF2 D)
			(conn O2INV OUT ==> OMUX O2)
			(conn O2INV O2_B <== O2 O2)
			(conn O2INV O2 <== O2 O2)
		)
		(element OCEINV 3
			(pin OCE_B input)
			(pin OCE input)
			(pin OUT output)
			(cfg OCE_B OCE)
			(conn OCEINV OUT ==> OFF2 CE)
			(conn OCEINV OUT ==> OFF1 CE)
			(conn OCEINV OCE_B <== OCE OCE)
			(conn OCEINV OCE <== OCE OCE)
		)
		(element OFFDDRBLACKBOX 3 # BEL
			(pin OFF2 input)
			(pin OFF1 input)
			(pin OFFDDR output)
			(conn OFFDDRBLACKBOX OFFDDR ==> OMUX OFFDDR)
			(conn OFFDDRBLACKBOX OFF2 <== OFF2 Q)
			(conn OFFDDRBLACKBOX OFF1 <== OFF1 Q)
		)
		(element OFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF2 Q ==> OFFDDRBLACKBOX OFF2)
			(conn OFF2 Q ==> OMUX OFF2)
			(conn OFF2 CK <== OTCLK2INV OUT)
			(conn OFF2 CE <== OCEINV OUT)
			(conn OFF2 D <== O2INV OUT)
			(conn OFF2 SR <== OSR_USED OUT)
			(conn OFF2 REV <== OREV_USED OUT)
		)
		(element OMUX 6
			(pin OFF2 input)
			(pin O2 input)
			(pin OFFDDR input)
			(pin OFF1 input)
			(pin O1 input)
			(pin OUT output)
			(cfg OFF2 O2 OFFDDR OFF1 O1)
			(conn OMUX OUT ==> OUTBUF IN)
			(conn OMUX OUT ==> IFFSELMUX 0)
			(conn OMUX OUT ==> ISELMUX 0)
			(conn OMUX OFF2 <== OFF2 Q)
			(conn OMUX O2 <== O2INV OUT)
			(conn OMUX OFFDDR <== OFFDDRBLACKBOX OFFDDR)
			(conn OMUX OFF1 <== OFF1 Q)
			(conn OMUX O1 <== O1INV OUT)
		)
		(element OTCLK1 1
			(pin OTCLK1 output)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1_B)
			(conn OTCLK1 OTCLK1 ==> OTCLK1INV OTCLK1)
		)
		(element O1 1
			(pin O1 output)
			(conn O1 O1 ==> O1INV O1_B)
			(conn O1 O1 ==> O1INV O1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element O1INV 3
			(pin O1_B input)
			(pin O1 input)
			(pin OUT output)
			(cfg O1_B O1)
			(conn O1INV OUT ==> OMUX O1)
			(conn O1INV OUT ==> OFF1 D)
			(conn O1INV O1_B <== O1 O1)
			(conn O1INV O1 <== O1 O1)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> TMUX T2)
			(conn T2INV OUT ==> TFF2 D)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEINV TCE_B)
			(conn TCE TCE ==> TCEINV TCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> TMUX T1)
			(conn T1INV OUT ==> TFF1 D)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element TCEINV 3
			(pin TCE_B input)
			(pin TCE input)
			(pin OUT output)
			(cfg TCE_B TCE)
			(conn TCEINV OUT ==> TFF2 CE)
			(conn TCEINV OUT ==> TFF1 CE)
			(conn TCEINV TCE_B <== TCE TCE)
			(conn TCEINV TCE <== TCE TCE)
		)
		(element TMUX 6
			(pin TFF2 input)
			(pin T2 input)
			(pin TFFDDR input)
			(pin TFF1 input)
			(pin T1 input)
			(pin T output)
			(cfg TFF2 T2 TFFDDR TFF1 T1)
			(conn TMUX T ==> OUTBUF TRI)
			(conn TMUX T ==> T_USED 0)
			(conn TMUX T ==> TSMUX 1)
			(conn TMUX TFF2 <== TFF2 Q)
			(conn TMUX T2 <== T2INV OUT)
			(conn TMUX TFFDDR <== TFFDDRBLACKBOX TFFDDR)
			(conn TMUX TFF1 <== TFF1 Q)
			(conn TMUX T1 <== T1INV OUT)
		)
		(element OFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn OFF1 Q ==> OFFDDRBLACKBOX OFF1)
			(conn OFF1 Q ==> OMUX OFF1)
			(conn OFF1 CK <== OTCLK1INV OUT)
			(conn OFF1 CE <== OCEINV OUT)
			(conn OFF1 D <== O1INV OUT)
			(conn OFF1 SR <== OSR_USED OUT)
			(conn OFF1 REV <== OREV_USED OUT)
		)
		(element TFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF2 Q ==> TMUX TFF2)
			(conn TFF2 Q ==> TFFDDRBLACKBOX TFF2)
			(conn TFF2 CK <== OTCLK2INV OUT)
			(conn TFF2 CE <== TCEINV OUT)
			(conn TFF2 D <== T2INV OUT)
			(conn TFF2 SR <== TSR_USED OUT)
			(conn TFF2 REV <== TREV_USED OUT)
		)
		(element TFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn TFF1 Q ==> TMUX TFF1)
			(conn TFF1 Q ==> TFFDDRBLACKBOX TFF1)
			(conn TFF1 CK <== OTCLK1INV OUT)
			(conn TFF1 CE <== TCEINV OUT)
			(conn TFF1 D <== T1INV OUT)
			(conn TFF1 SR <== TSR_USED OUT)
			(conn TFF1 REV <== TREV_USED OUT)
		)
		(element IFF2 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF2 Q ==> IQ2 IQ2)
			(conn IFF2 CK <== ICLK2INV OUT)
			(conn IFF2 CE <== ICEINV OUT)
			(conn IFF2 D <== IFFDMUX OUT)
			(conn IFF2 SR <== ISR_USED OUT)
			(conn IFF2 REV <== IREV_USED OUT)
		)
		(element IFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element OFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element TFFATTRBOX 0
			(cfg SYNC ASYNC)
		)
		(element ICLK2 1
			(pin ICLK2 output)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2_B)
			(conn ICLK2 ICLK2 ==> ICLK2INV ICLK2)
		)
		(element ICE 1
			(pin ICE output)
			(conn ICE ICE ==> ICEINV ICE_B)
			(conn ICE ICE ==> ICEINV ICE)
		)
		(element ICLK2INV 3
			(pin ICLK2_B input)
			(pin ICLK2 input)
			(pin OUT output)
			(cfg ICLK2_B ICLK2)
			(conn ICLK2INV OUT ==> IFF2 CK)
			(conn ICLK2INV ICLK2_B <== ICLK2 ICLK2)
			(conn ICLK2INV ICLK2 <== ICLK2 ICLK2)
		)
		(element IQ2 1
			(pin IQ2 input)
			(conn IQ2 IQ2 <== IFF2 Q)
		)
		(element IFF1 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn IFF1 Q ==> IQ1 IQ1)
			(conn IFF1 CK <== ICLK1INV OUT)
			(conn IFF1 CE <== ICEINV OUT)
			(conn IFF1 D <== IFFDMUX OUT)
			(conn IFF1 SR <== ISR_USED OUT)
			(conn IFF1 REV <== IREV_USED OUT)
		)
		(element ICLK1 1
			(pin ICLK1 output)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1_B)
			(conn ICLK1 ICLK1 ==> ICLK1INV ICLK1)
		)
		(element ICLK1INV 3
			(pin ICLK1_B input)
			(pin ICLK1 input)
			(pin OUT output)
			(cfg ICLK1_B ICLK1)
			(conn ICLK1INV OUT ==> IFF1 CK)
			(conn ICLK1INV ICLK1_B <== ICLK1 ICLK1)
			(conn ICLK1INV ICLK1 <== ICLK1 ICLK1)
		)
		(element IQ1 1
			(pin IQ1 input)
			(conn IQ1 IQ1 <== IFF1 Q)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element TFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element TFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element TFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element OFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element OFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF1_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF1_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element IFF2_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element IFF2_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element PULL 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> INBUF IN)
			(conn PAD PAD <== OUTBUF OUT)
		)
		(element INBUF 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IDELMUX 1)
			(conn INBUF OUT ==> IFFDELMUX 1)
			(conn INBUF OUT ==> DELAY IN)
			(conn INBUF IN <== PAD PAD)
			(conn INBUF IN <== OUTBUF OUT)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUT ==> INBUF IN)
			(conn OUTBUF IN <== OMUX OUT)
			(conn OUTBUF TRI <== TMUX T)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element T 1
			(pin T input)
			(conn T T <== T_USED OUT)
		)
		(element T_USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn T_USED OUT ==> T T)
			(conn T_USED 0 <== TMUX T)
		)
		(element IOATTRBOX 0
			(cfg LVTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS15 LVCMOS12 GTL GTLP HSTL_I HSTL_III HSTL_I_18 HSTL_II_18 HSTL_III_18 SSTL2_I SSTL2_II SSTL18_I PCI33_3 PCI66_3 LVDCI_33 LVDCI_25 LVDCI_18 LVDCI_15 LVDCI_DV2_33 LVDCI_DV2_25 LVDCI_DV2_18 LVDCI_DV2_15 GTL_DCI GTLP_DCI HSTL_I_DCI HSTL_III_DCI HSTL_I_DCI_18 HSTL_II_DCI_18 HSTL_III_DCI_18 SSTL2_I_DCI SSTL2_II_DCI SSTL18_I_DCI HSLVDCI_33 HSLVDCI_25 HSLVDCI_18 HSLVDCI_15 SSTL18_II)
		)
		(element TFFDDRBLACKBOX 3 # BEL
			(pin TFF2 input)
			(pin TFF1 input)
			(pin TFFDDR output)
			(conn TFFDDRBLACKBOX TFFDDR ==> TMUX TFFDDR)
			(conn TFFDDRBLACKBOX TFF2 <== TFF2 Q)
			(conn TFFDDRBLACKBOX TFF1 <== TFF1 Q)
		)
		(element OSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OSR_USED OUT ==> OFF2 SR)
			(conn OSR_USED OUT ==> OFF1 SR)
			(conn OSR_USED 0 <== SRINV OUT)
		)
		(element TSR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TSR_USED OUT ==> TFF2 SR)
			(conn TSR_USED OUT ==> TFF1 SR)
			(conn TSR_USED 0 <== SRINV OUT)
		)
		(element ISR_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn ISR_USED OUT ==> IFF2 SR)
			(conn ISR_USED OUT ==> IFF1 SR)
			(conn ISR_USED 0 <== SRINV OUT)
		)
		(element IREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn IREV_USED OUT ==> IFF2 REV)
			(conn IREV_USED OUT ==> IFF1 REV)
			(conn IREV_USED 0 <== REVINV OUT)
		)
		(element OREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OREV_USED OUT ==> OFF2 REV)
			(conn OREV_USED OUT ==> OFF1 REV)
			(conn OREV_USED 0 <== REVINV OUT)
		)
		(element TREV_USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TREV_USED OUT ==> TFF2 REV)
			(conn TREV_USED OUT ==> TFF1 REV)
			(conn TREV_USED 0 <== REVINV OUT)
		)
		(element IDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX OUT ==> ISELMUX 1)
			(conn IDELMUX 0 <== DELAY OUT)
			(conn IDELMUX 1 <== INBUF OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> I I)
			(conn IMUX 0 <== ISELMUX OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> IFFDMUX 1)
			(conn IFFDELMUX OUT ==> IFFSELMUX 1)
			(conn IFFDELMUX 0 <== DELAY OUT)
			(conn IFFDELMUX 1 <== INBUF OUT)
		)
		(element IFFDMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDMUX OUT ==> IFF2 D)
			(conn IFFDMUX OUT ==> IFF1 D)
			(conn IFFDMUX 0 <== IFFSELMUX OUT)
			(conn IFFDMUX 1 <== IFFDELMUX OUT)
		)
		(element TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn TSMUX_GND 0 ==> TSMUX 0)
		)
		(element DELAY 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn DELAY OUT ==> IDELMUX 0)
			(conn DELAY OUT ==> IFFDELMUX 0)
			(conn DELAY IN <== INBUF OUT)
		)
		(element IFFSELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn IFFSELMUX OUT ==> IFFDMUX 0)
			(conn IFFSELMUX 0 <== OMUX OUT)
			(conn IFFSELMUX 1 <== IFFDELMUX OUT)
			(conn IFFSELMUX S0 <== TSMUX OUT)
		)
		(element ISELMUX 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn ISELMUX OUT ==> IMUX 0)
			(conn ISELMUX 0 <== OMUX OUT)
			(conn ISELMUX 1 <== IDELMUX OUT)
			(conn ISELMUX S0 <== TSMUX OUT)
		)
		(element TSMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn TSMUX OUT ==> IFFSELMUX S0)
			(conn TSMUX OUT ==> ISELMUX S0)
			(conn TSMUX 0 <== TSMUX_GND 0)
			(conn TSMUX 1 <== TMUX T)
		)
		(element OTCLK1INV 3
			(pin OTCLK1_B input)
			(pin OTCLK1 input)
			(pin OUT output)
			(cfg OTCLK1_B OTCLK1)
			(conn OTCLK1INV OUT ==> OFF1 CK)
			(conn OTCLK1INV OUT ==> TFF1 CK)
			(conn OTCLK1INV OTCLK1_B <== OTCLK1 OTCLK1)
			(conn OTCLK1INV OTCLK1 <== OTCLK1 OTCLK1)
		)
		(element OTCLK2INV 3
			(pin OTCLK2_B input)
			(pin OTCLK2 input)
			(pin OUT output)
			(cfg OTCLK2_B OTCLK2)
			(conn OTCLK2INV OUT ==> OFF2 CK)
			(conn OTCLK2INV OUT ==> TFF2 CK)
			(conn OTCLK2INV OTCLK2_B <== OTCLK2 OTCLK2)
			(conn OTCLK2INV OTCLK2 <== OTCLK2 OTCLK2)
		)
		(element ICEINV 3
			(pin ICE_B input)
			(pin ICE input)
			(pin OUT output)
			(cfg ICE_B ICE)
			(conn ICEINV OUT ==> IFF2 CE)
			(conn ICEINV OUT ==> IFF1 CE)
			(conn ICEINV ICE_B <== ICE ICE)
			(conn ICEINV ICE <== ICE ICE)
		)
		(element GTSATTRBOX 0
			(cfg DISABLE_GTS)
		)
		(element PADOUT 1
			(pin PADOUT input)
		)
		(element SLEW 0
			(cfg SLOW FAST)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
	)
	(primitive_def MULT18X18 75 79
		(pin B0 B0 input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin B7 B7 input)
		(pin B8 B8 input)
		(pin B9 B9 input)
		(pin B10 B10 input)
		(pin B11 B11 input)
		(pin B12 B12 input)
		(pin B13 B13 input)
		(pin B14 B14 input)
		(pin B15 B15 input)
		(pin B16 B16 input)
		(pin B17 B17 input)
		(pin A0 A0 input)
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin A7 A7 input)
		(pin A8 A8 input)
		(pin A9 A9 input)
		(pin A10 A10 input)
		(pin A11 A11 input)
		(pin A12 A12 input)
		(pin A13 A13 input)
		(pin A14 A14 input)
		(pin A15 A15 input)
		(pin A16 A16 input)
		(pin A17 A17 input)
		(pin P0 P0 output)
		(pin P1 P1 output)
		(pin P2 P2 output)
		(pin P3 P3 output)
		(pin P4 P4 output)
		(pin P5 P5 output)
		(pin P6 P6 output)
		(pin P7 P7 output)
		(pin P8 P8 output)
		(pin P9 P9 output)
		(pin P10 P10 output)
		(pin P11 P11 output)
		(pin P12 P12 output)
		(pin P13 P13 output)
		(pin P14 P14 output)
		(pin P15 P15 output)
		(pin P16 P16 output)
		(pin P17 P17 output)
		(pin P18 P18 output)
		(pin P19 P19 output)
		(pin P20 P20 output)
		(pin P21 P21 output)
		(pin P22 P22 output)
		(pin P23 P23 output)
		(pin P24 P24 output)
		(pin P25 P25 output)
		(pin P26 P26 output)
		(pin P27 P27 output)
		(pin P28 P28 output)
		(pin P29 P29 output)
		(pin P30 P30 output)
		(pin P31 P31 output)
		(pin P32 P32 output)
		(pin P33 P33 output)
		(pin P34 P34 output)
		(pin P35 P35 output)
		(pin RST RST input)
		(pin CE CE input)
		(pin CLK CLK input)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> BLACKBOX B0)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> BLACKBOX B1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> BLACKBOX B2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> BLACKBOX B3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> BLACKBOX B4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> BLACKBOX B5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> BLACKBOX B6)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> BLACKBOX B7)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> BLACKBOX B8)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> BLACKBOX B9)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> BLACKBOX B10)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> BLACKBOX B11)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> BLACKBOX B12)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> BLACKBOX B13)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> BLACKBOX B14)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> BLACKBOX B15)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> BLACKBOX B16)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> BLACKBOX B17)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> BLACKBOX A0)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> BLACKBOX A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> BLACKBOX A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> BLACKBOX A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> BLACKBOX A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> BLACKBOX A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> BLACKBOX A6)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> BLACKBOX A7)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> BLACKBOX A8)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> BLACKBOX A9)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> BLACKBOX A10)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> BLACKBOX A11)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> BLACKBOX A12)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> BLACKBOX A13)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> BLACKBOX A14)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> BLACKBOX A15)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> BLACKBOX A16)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> BLACKBOX A17)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== BLACKBOX P0)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== BLACKBOX P1)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== BLACKBOX P2)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== BLACKBOX P3)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== BLACKBOX P4)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== BLACKBOX P5)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== BLACKBOX P6)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== BLACKBOX P7)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== BLACKBOX P8)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== BLACKBOX P9)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== BLACKBOX P10)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== BLACKBOX P11)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== BLACKBOX P12)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== BLACKBOX P13)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== BLACKBOX P14)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== BLACKBOX P15)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== BLACKBOX P16)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== BLACKBOX P17)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== BLACKBOX P18)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== BLACKBOX P19)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== BLACKBOX P20)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== BLACKBOX P21)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== BLACKBOX P22)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== BLACKBOX P23)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== BLACKBOX P24)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== BLACKBOX P25)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== BLACKBOX P26)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== BLACKBOX P27)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== BLACKBOX P28)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== BLACKBOX P29)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== BLACKBOX P30)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== BLACKBOX P31)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== BLACKBOX P32)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== BLACKBOX P33)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== BLACKBOX P34)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== BLACKBOX P35)
		)
		(element BLACKBOX 75 # BEL
			(pin B0 input)
			(pin B1 input)
			(pin B2 input)
			(pin B3 input)
			(pin B4 input)
			(pin B5 input)
			(pin B6 input)
			(pin B7 input)
			(pin B8 input)
			(pin B9 input)
			(pin B10 input)
			(pin B11 input)
			(pin B12 input)
			(pin B13 input)
			(pin B14 input)
			(pin B15 input)
			(pin B16 input)
			(pin B17 input)
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin A7 input)
			(pin A8 input)
			(pin A9 input)
			(pin A10 input)
			(pin A11 input)
			(pin A12 input)
			(pin A13 input)
			(pin A14 input)
			(pin A15 input)
			(pin A16 input)
			(pin A17 input)
			(pin P0 output)
			(pin P1 output)
			(pin P2 output)
			(pin P3 output)
			(pin P4 output)
			(pin P5 output)
			(pin P6 output)
			(pin P7 output)
			(pin P8 output)
			(pin P9 output)
			(pin P10 output)
			(pin P11 output)
			(pin P12 output)
			(pin P13 output)
			(pin P14 output)
			(pin P15 output)
			(pin P16 output)
			(pin P17 output)
			(pin P18 output)
			(pin P19 output)
			(pin P20 output)
			(pin P21 output)
			(pin P22 output)
			(pin P23 output)
			(pin P24 output)
			(pin P25 output)
			(pin P26 output)
			(pin P27 output)
			(pin P28 output)
			(pin P29 output)
			(pin P30 output)
			(pin P31 output)
			(pin P32 output)
			(pin P33 output)
			(pin P34 output)
			(pin P35 output)
			(pin RST input)
			(pin CE input)
			(pin CLK input)
			(conn BLACKBOX P0 ==> P0 P0)
			(conn BLACKBOX P1 ==> P1 P1)
			(conn BLACKBOX P2 ==> P2 P2)
			(conn BLACKBOX P3 ==> P3 P3)
			(conn BLACKBOX P4 ==> P4 P4)
			(conn BLACKBOX P5 ==> P5 P5)
			(conn BLACKBOX P6 ==> P6 P6)
			(conn BLACKBOX P7 ==> P7 P7)
			(conn BLACKBOX P8 ==> P8 P8)
			(conn BLACKBOX P9 ==> P9 P9)
			(conn BLACKBOX P10 ==> P10 P10)
			(conn BLACKBOX P11 ==> P11 P11)
			(conn BLACKBOX P12 ==> P12 P12)
			(conn BLACKBOX P13 ==> P13 P13)
			(conn BLACKBOX P14 ==> P14 P14)
			(conn BLACKBOX P15 ==> P15 P15)
			(conn BLACKBOX P16 ==> P16 P16)
			(conn BLACKBOX P17 ==> P17 P17)
			(conn BLACKBOX P18 ==> P18 P18)
			(conn BLACKBOX P19 ==> P19 P19)
			(conn BLACKBOX P20 ==> P20 P20)
			(conn BLACKBOX P21 ==> P21 P21)
			(conn BLACKBOX P22 ==> P22 P22)
			(conn BLACKBOX P23 ==> P23 P23)
			(conn BLACKBOX P24 ==> P24 P24)
			(conn BLACKBOX P25 ==> P25 P25)
			(conn BLACKBOX P26 ==> P26 P26)
			(conn BLACKBOX P27 ==> P27 P27)
			(conn BLACKBOX P28 ==> P28 P28)
			(conn BLACKBOX P29 ==> P29 P29)
			(conn BLACKBOX P30 ==> P30 P30)
			(conn BLACKBOX P31 ==> P31 P31)
			(conn BLACKBOX P32 ==> P32 P32)
			(conn BLACKBOX P33 ==> P33 P33)
			(conn BLACKBOX P34 ==> P34 P34)
			(conn BLACKBOX P35 ==> P35 P35)
			(conn BLACKBOX B0 <== B0 B0)
			(conn BLACKBOX B1 <== B1 B1)
			(conn BLACKBOX B2 <== B2 B2)
			(conn BLACKBOX B3 <== B3 B3)
			(conn BLACKBOX B4 <== B4 B4)
			(conn BLACKBOX B5 <== B5 B5)
			(conn BLACKBOX B6 <== B6 B6)
			(conn BLACKBOX B7 <== B7 B7)
			(conn BLACKBOX B8 <== B8 B8)
			(conn BLACKBOX B9 <== B9 B9)
			(conn BLACKBOX B10 <== B10 B10)
			(conn BLACKBOX B11 <== B11 B11)
			(conn BLACKBOX B12 <== B12 B12)
			(conn BLACKBOX B13 <== B13 B13)
			(conn BLACKBOX B14 <== B14 B14)
			(conn BLACKBOX B15 <== B15 B15)
			(conn BLACKBOX B16 <== B16 B16)
			(conn BLACKBOX B17 <== B17 B17)
			(conn BLACKBOX A0 <== A0 A0)
			(conn BLACKBOX A1 <== A1 A1)
			(conn BLACKBOX A2 <== A2 A2)
			(conn BLACKBOX A3 <== A3 A3)
			(conn BLACKBOX A4 <== A4 A4)
			(conn BLACKBOX A5 <== A5 A5)
			(conn BLACKBOX A6 <== A6 A6)
			(conn BLACKBOX A7 <== A7 A7)
			(conn BLACKBOX A8 <== A8 A8)
			(conn BLACKBOX A9 <== A9 A9)
			(conn BLACKBOX A10 <== A10 A10)
			(conn BLACKBOX A11 <== A11 A11)
			(conn BLACKBOX A12 <== A12 A12)
			(conn BLACKBOX A13 <== A13 A13)
			(conn BLACKBOX A14 <== A14 A14)
			(conn BLACKBOX A15 <== A15 A15)
			(conn BLACKBOX A16 <== A16 A16)
			(conn BLACKBOX A17 <== A17 A17)
			(conn BLACKBOX RST <== RSTINV OUT)
			(conn BLACKBOX CE <== CEINV OUT)
			(conn BLACKBOX CLK <== CLKINV OUT)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> BLACKBOX RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> BLACKBOX CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> BLACKBOX CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
	)
	(primitive_def PMV 8 9
		(pin O O output)
		(pin EN EN input)
		(pin A0 A0 input)
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(element PMV 8 # BEL
			(pin EN input)
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O output)
			(conn PMV O ==> O O)
			(conn PMV EN <== EN EN)
			(conn PMV A0 <== A0 A0)
			(conn PMV A1 <== A1 A1)
			(conn PMV A2 <== A2 A2)
			(conn PMV A3 <== A3 A3)
			(conn PMV A4 <== A4 A4)
			(conn PMV A5 <== A5 A5)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> PMV A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> PMV A4)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> PMV A3)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> PMV A2)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> PMV A1)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> PMV A0)
		)
		(element EN 1
			(pin EN output)
			(conn EN EN ==> PMV EN)
		)
		(element O 1
			(pin O input)
			(conn O O <== PMV O)
		)
	)
	(primitive_def RAMB16 180 195
		(pin CLKA CLKA input)
		(pin CLKB CLKB input)
		(pin ENA ENA input)
		(pin ENB ENB input)
		(pin SSRA SSRA input)
		(pin SSRB SSRB input)
		(pin WEA WEA input)
		(pin WEB WEB input)
		(pin ADDRA13 ADDRA13 input)
		(pin ADDRA12 ADDRA12 input)
		(pin ADDRA11 ADDRA11 input)
		(pin ADDRA10 ADDRA10 input)
		(pin ADDRA9 ADDRA9 input)
		(pin ADDRA8 ADDRA8 input)
		(pin ADDRA7 ADDRA7 input)
		(pin ADDRA6 ADDRA6 input)
		(pin ADDRA5 ADDRA5 input)
		(pin ADDRA4 ADDRA4 input)
		(pin ADDRA3 ADDRA3 input)
		(pin ADDRA2 ADDRA2 input)
		(pin ADDRA1 ADDRA1 input)
		(pin ADDRA0 ADDRA0 input)
		(pin ADDRB13 ADDRB13 input)
		(pin ADDRB12 ADDRB12 input)
		(pin ADDRB11 ADDRB11 input)
		(pin ADDRB10 ADDRB10 input)
		(pin ADDRB9 ADDRB9 input)
		(pin ADDRB8 ADDRB8 input)
		(pin ADDRB7 ADDRB7 input)
		(pin ADDRB6 ADDRB6 input)
		(pin ADDRB5 ADDRB5 input)
		(pin ADDRB4 ADDRB4 input)
		(pin ADDRB3 ADDRB3 input)
		(pin ADDRB2 ADDRB2 input)
		(pin ADDRB1 ADDRB1 input)
		(pin ADDRB0 ADDRB0 input)
		(pin DIA0 DIA0 input)
		(pin DIA1 DIA1 input)
		(pin DIA2 DIA2 input)
		(pin DIA3 DIA3 input)
		(pin DIA4 DIA4 input)
		(pin DIA5 DIA5 input)
		(pin DIA6 DIA6 input)
		(pin DIA7 DIA7 input)
		(pin DIA8 DIA8 input)
		(pin DIA9 DIA9 input)
		(pin DIA10 DIA10 input)
		(pin DIA11 DIA11 input)
		(pin DIA12 DIA12 input)
		(pin DIA13 DIA13 input)
		(pin DIA14 DIA14 input)
		(pin DIA15 DIA15 input)
		(pin DIA16 DIA16 input)
		(pin DIA17 DIA17 input)
		(pin DIA18 DIA18 input)
		(pin DIA19 DIA19 input)
		(pin DIA20 DIA20 input)
		(pin DIA21 DIA21 input)
		(pin DIA22 DIA22 input)
		(pin DIA23 DIA23 input)
		(pin DIA24 DIA24 input)
		(pin DIA25 DIA25 input)
		(pin DIA26 DIA26 input)
		(pin DIA27 DIA27 input)
		(pin DIA28 DIA28 input)
		(pin DIA29 DIA29 input)
		(pin DIA30 DIA30 input)
		(pin DIA31 DIA31 input)
		(pin DIPA0 DIPA0 input)
		(pin DIPA1 DIPA1 input)
		(pin DIPA2 DIPA2 input)
		(pin DIPA3 DIPA3 input)
		(pin DIB0 DIB0 input)
		(pin DIB1 DIB1 input)
		(pin DIB2 DIB2 input)
		(pin DIB3 DIB3 input)
		(pin DIB4 DIB4 input)
		(pin DIB5 DIB5 input)
		(pin DIB6 DIB6 input)
		(pin DIB7 DIB7 input)
		(pin DIB8 DIB8 input)
		(pin DIB9 DIB9 input)
		(pin DIB10 DIB10 input)
		(pin DIB11 DIB11 input)
		(pin DIB12 DIB12 input)
		(pin DIB13 DIB13 input)
		(pin DIB14 DIB14 input)
		(pin DIB15 DIB15 input)
		(pin DIB16 DIB16 input)
		(pin DIB17 DIB17 input)
		(pin DIB18 DIB18 input)
		(pin DIB19 DIB19 input)
		(pin DIB20 DIB20 input)
		(pin DIB21 DIB21 input)
		(pin DIB22 DIB22 input)
		(pin DIB23 DIB23 input)
		(pin DIB24 DIB24 input)
		(pin DIB25 DIB25 input)
		(pin DIB26 DIB26 input)
		(pin DIB27 DIB27 input)
		(pin DIB28 DIB28 input)
		(pin DIB29 DIB29 input)
		(pin DIB30 DIB30 input)
		(pin DIB31 DIB31 input)
		(pin DIPB0 DIPB0 input)
		(pin DIPB1 DIPB1 input)
		(pin DIPB2 DIPB2 input)
		(pin DIPB3 DIPB3 input)
		(pin DOA0 DOA0 output)
		(pin DOA1 DOA1 output)
		(pin DOA2 DOA2 output)
		(pin DOA3 DOA3 output)
		(pin DOA4 DOA4 output)
		(pin DOA5 DOA5 output)
		(pin DOA6 DOA6 output)
		(pin DOA7 DOA7 output)
		(pin DOA8 DOA8 output)
		(pin DOA9 DOA9 output)
		(pin DOA10 DOA10 output)
		(pin DOA11 DOA11 output)
		(pin DOA12 DOA12 output)
		(pin DOA13 DOA13 output)
		(pin DOA14 DOA14 output)
		(pin DOA15 DOA15 output)
		(pin DOA16 DOA16 output)
		(pin DOA17 DOA17 output)
		(pin DOA18 DOA18 output)
		(pin DOA19 DOA19 output)
		(pin DOA20 DOA20 output)
		(pin DOA21 DOA21 output)
		(pin DOA22 DOA22 output)
		(pin DOA23 DOA23 output)
		(pin DOA24 DOA24 output)
		(pin DOA25 DOA25 output)
		(pin DOA26 DOA26 output)
		(pin DOA27 DOA27 output)
		(pin DOA28 DOA28 output)
		(pin DOA29 DOA29 output)
		(pin DOA30 DOA30 output)
		(pin DOA31 DOA31 output)
		(pin DOPA0 DOPA0 output)
		(pin DOPA1 DOPA1 output)
		(pin DOPA2 DOPA2 output)
		(pin DOPA3 DOPA3 output)
		(pin DOB0 DOB0 output)
		(pin DOB1 DOB1 output)
		(pin DOB2 DOB2 output)
		(pin DOB3 DOB3 output)
		(pin DOB4 DOB4 output)
		(pin DOB5 DOB5 output)
		(pin DOB6 DOB6 output)
		(pin DOB7 DOB7 output)
		(pin DOB8 DOB8 output)
		(pin DOB9 DOB9 output)
		(pin DOB10 DOB10 output)
		(pin DOB11 DOB11 output)
		(pin DOB12 DOB12 output)
		(pin DOB13 DOB13 output)
		(pin DOB14 DOB14 output)
		(pin DOB15 DOB15 output)
		(pin DOB16 DOB16 output)
		(pin DOB17 DOB17 output)
		(pin DOB18 DOB18 output)
		(pin DOB19 DOB19 output)
		(pin DOB20 DOB20 output)
		(pin DOB21 DOB21 output)
		(pin DOB22 DOB22 output)
		(pin DOB23 DOB23 output)
		(pin DOB24 DOB24 output)
		(pin DOB25 DOB25 output)
		(pin DOB26 DOB26 output)
		(pin DOB27 DOB27 output)
		(pin DOB28 DOB28 output)
		(pin DOB29 DOB29 output)
		(pin DOB30 DOB30 output)
		(pin DOB31 DOB31 output)
		(pin DOPB0 DOPB0 output)
		(pin DOPB1 DOPB1 output)
		(pin DOPB2 DOPB2 output)
		(pin DOPB3 DOPB3 output)
		(element DIB0 1
			(pin DIB0 output)
			(conn DIB0 DIB0 ==> RAMB16B DIB0)
		)
		(element DIB1 1
			(pin DIB1 output)
			(conn DIB1 DIB1 ==> RAMB16B DIB1)
		)
		(element DIB2 1
			(pin DIB2 output)
			(conn DIB2 DIB2 ==> RAMB16B DIB2)
		)
		(element DIB3 1
			(pin DIB3 output)
			(conn DIB3 DIB3 ==> RAMB16B DIB3)
		)
		(element DIB4 1
			(pin DIB4 output)
			(conn DIB4 DIB4 ==> RAMB16B DIB4)
		)
		(element DIB5 1
			(pin DIB5 output)
			(conn DIB5 DIB5 ==> RAMB16B DIB5)
		)
		(element DIB6 1
			(pin DIB6 output)
			(conn DIB6 DIB6 ==> RAMB16B DIB6)
		)
		(element DIB7 1
			(pin DIB7 output)
			(conn DIB7 DIB7 ==> RAMB16B DIB7)
		)
		(element DIB8 1
			(pin DIB8 output)
			(conn DIB8 DIB8 ==> RAMB16B DIB8)
		)
		(element DIB9 1
			(pin DIB9 output)
			(conn DIB9 DIB9 ==> RAMB16B DIB9)
		)
		(element DIB10 1
			(pin DIB10 output)
			(conn DIB10 DIB10 ==> RAMB16B DIB10)
		)
		(element DIB11 1
			(pin DIB11 output)
			(conn DIB11 DIB11 ==> RAMB16B DIB11)
		)
		(element DIB12 1
			(pin DIB12 output)
			(conn DIB12 DIB12 ==> RAMB16B DIB12)
		)
		(element DIB13 1
			(pin DIB13 output)
			(conn DIB13 DIB13 ==> RAMB16B DIB13)
		)
		(element DIB14 1
			(pin DIB14 output)
			(conn DIB14 DIB14 ==> RAMB16B DIB14)
		)
		(element DIB15 1
			(pin DIB15 output)
			(conn DIB15 DIB15 ==> RAMB16B DIB15)
		)
		(element DIB16 1
			(pin DIB16 output)
			(conn DIB16 DIB16 ==> RAMB16B DIB16)
		)
		(element DIB17 1
			(pin DIB17 output)
			(conn DIB17 DIB17 ==> RAMB16B DIB17)
		)
		(element DIB18 1
			(pin DIB18 output)
			(conn DIB18 DIB18 ==> RAMB16B DIB18)
		)
		(element DIB19 1
			(pin DIB19 output)
			(conn DIB19 DIB19 ==> RAMB16B DIB19)
		)
		(element DIB20 1
			(pin DIB20 output)
			(conn DIB20 DIB20 ==> RAMB16B DIB20)
		)
		(element DIB21 1
			(pin DIB21 output)
			(conn DIB21 DIB21 ==> RAMB16B DIB21)
		)
		(element DIB22 1
			(pin DIB22 output)
			(conn DIB22 DIB22 ==> RAMB16B DIB22)
		)
		(element DIB23 1
			(pin DIB23 output)
			(conn DIB23 DIB23 ==> RAMB16B DIB23)
		)
		(element DIB24 1
			(pin DIB24 output)
			(conn DIB24 DIB24 ==> RAMB16B DIB24)
		)
		(element DIB25 1
			(pin DIB25 output)
			(conn DIB25 DIB25 ==> RAMB16B DIB25)
		)
		(element DIB26 1
			(pin DIB26 output)
			(conn DIB26 DIB26 ==> RAMB16B DIB26)
		)
		(element DIB27 1
			(pin DIB27 output)
			(conn DIB27 DIB27 ==> RAMB16B DIB27)
		)
		(element DIB28 1
			(pin DIB28 output)
			(conn DIB28 DIB28 ==> RAMB16B DIB28)
		)
		(element DIB29 1
			(pin DIB29 output)
			(conn DIB29 DIB29 ==> RAMB16B DIB29)
		)
		(element DIB30 1
			(pin DIB30 output)
			(conn DIB30 DIB30 ==> RAMB16B DIB30)
		)
		(element DIB31 1
			(pin DIB31 output)
			(conn DIB31 DIB31 ==> RAMB16B DIB31)
		)
		(element DIA0 1
			(pin DIA0 output)
			(conn DIA0 DIA0 ==> RAMB16A DIA0)
		)
		(element DIA1 1
			(pin DIA1 output)
			(conn DIA1 DIA1 ==> RAMB16A DIA1)
		)
		(element DIA2 1
			(pin DIA2 output)
			(conn DIA2 DIA2 ==> RAMB16A DIA2)
		)
		(element DIA3 1
			(pin DIA3 output)
			(conn DIA3 DIA3 ==> RAMB16A DIA3)
		)
		(element DIA4 1
			(pin DIA4 output)
			(conn DIA4 DIA4 ==> RAMB16A DIA4)
		)
		(element DIA5 1
			(pin DIA5 output)
			(conn DIA5 DIA5 ==> RAMB16A DIA5)
		)
		(element DIA6 1
			(pin DIA6 output)
			(conn DIA6 DIA6 ==> RAMB16A DIA6)
		)
		(element DIA7 1
			(pin DIA7 output)
			(conn DIA7 DIA7 ==> RAMB16A DIA7)
		)
		(element DIA8 1
			(pin DIA8 output)
			(conn DIA8 DIA8 ==> RAMB16A DIA8)
		)
		(element DIA9 1
			(pin DIA9 output)
			(conn DIA9 DIA9 ==> RAMB16A DIA9)
		)
		(element DIA10 1
			(pin DIA10 output)
			(conn DIA10 DIA10 ==> RAMB16A DIA10)
		)
		(element DIA11 1
			(pin DIA11 output)
			(conn DIA11 DIA11 ==> RAMB16A DIA11)
		)
		(element DIA12 1
			(pin DIA12 output)
			(conn DIA12 DIA12 ==> RAMB16A DIA12)
		)
		(element DIA13 1
			(pin DIA13 output)
			(conn DIA13 DIA13 ==> RAMB16A DIA13)
		)
		(element DIA14 1
			(pin DIA14 output)
			(conn DIA14 DIA14 ==> RAMB16A DIA14)
		)
		(element DIA15 1
			(pin DIA15 output)
			(conn DIA15 DIA15 ==> RAMB16A DIA15)
		)
		(element DIA16 1
			(pin DIA16 output)
			(conn DIA16 DIA16 ==> RAMB16A DIA16)
		)
		(element DIA17 1
			(pin DIA17 output)
			(conn DIA17 DIA17 ==> RAMB16A DIA17)
		)
		(element DIA18 1
			(pin DIA18 output)
			(conn DIA18 DIA18 ==> RAMB16A DIA18)
		)
		(element DIA19 1
			(pin DIA19 output)
			(conn DIA19 DIA19 ==> RAMB16A DIA19)
		)
		(element DIA20 1
			(pin DIA20 output)
			(conn DIA20 DIA20 ==> RAMB16A DIA20)
		)
		(element DIA21 1
			(pin DIA21 output)
			(conn DIA21 DIA21 ==> RAMB16A DIA21)
		)
		(element DIA22 1
			(pin DIA22 output)
			(conn DIA22 DIA22 ==> RAMB16A DIA22)
		)
		(element DIA23 1
			(pin DIA23 output)
			(conn DIA23 DIA23 ==> RAMB16A DIA23)
		)
		(element DIA24 1
			(pin DIA24 output)
			(conn DIA24 DIA24 ==> RAMB16A DIA24)
		)
		(element DIA25 1
			(pin DIA25 output)
			(conn DIA25 DIA25 ==> RAMB16A DIA25)
		)
		(element DIA26 1
			(pin DIA26 output)
			(conn DIA26 DIA26 ==> RAMB16A DIA26)
		)
		(element DIA27 1
			(pin DIA27 output)
			(conn DIA27 DIA27 ==> RAMB16A DIA27)
		)
		(element DIA28 1
			(pin DIA28 output)
			(conn DIA28 DIA28 ==> RAMB16A DIA28)
		)
		(element DIA29 1
			(pin DIA29 output)
			(conn DIA29 DIA29 ==> RAMB16A DIA29)
		)
		(element DIA30 1
			(pin DIA30 output)
			(conn DIA30 DIA30 ==> RAMB16A DIA30)
		)
		(element DIA31 1
			(pin DIA31 output)
			(conn DIA31 DIA31 ==> RAMB16A DIA31)
		)
		(element ADDRA0 1
			(pin ADDRA0 output)
			(conn ADDRA0 ADDRA0 ==> RAMB16A ADDRA0)
		)
		(element ADDRA1 1
			(pin ADDRA1 output)
			(conn ADDRA1 ADDRA1 ==> RAMB16A ADDRA1)
		)
		(element ADDRA2 1
			(pin ADDRA2 output)
			(conn ADDRA2 ADDRA2 ==> RAMB16A ADDRA2)
		)
		(element ADDRA3 1
			(pin ADDRA3 output)
			(conn ADDRA3 ADDRA3 ==> RAMB16A ADDRA3)
		)
		(element ADDRA4 1
			(pin ADDRA4 output)
			(conn ADDRA4 ADDRA4 ==> RAMB16A ADDRA4)
		)
		(element ADDRA5 1
			(pin ADDRA5 output)
			(conn ADDRA5 ADDRA5 ==> RAMB16A ADDRA5)
		)
		(element ADDRA6 1
			(pin ADDRA6 output)
			(conn ADDRA6 ADDRA6 ==> RAMB16A ADDRA6)
		)
		(element ADDRA7 1
			(pin ADDRA7 output)
			(conn ADDRA7 ADDRA7 ==> RAMB16A ADDRA7)
		)
		(element ADDRA8 1
			(pin ADDRA8 output)
			(conn ADDRA8 ADDRA8 ==> RAMB16A ADDRA8)
		)
		(element ADDRA9 1
			(pin ADDRA9 output)
			(conn ADDRA9 ADDRA9 ==> RAMB16A ADDRA9)
		)
		(element ADDRA10 1
			(pin ADDRA10 output)
			(conn ADDRA10 ADDRA10 ==> RAMB16A ADDRA10)
		)
		(element ADDRA11 1
			(pin ADDRA11 output)
			(conn ADDRA11 ADDRA11 ==> RAMB16A ADDRA11)
		)
		(element WEA 1
			(pin WEA output)
			(conn WEA WEA ==> WEAINV WEA_B)
			(conn WEA WEA ==> WEAINV WEA)
		)
		(element CLKA 1
			(pin CLKA output)
			(conn CLKA CLKA ==> CLKAINV CLKA_B)
			(conn CLKA CLKA ==> CLKAINV CLKA)
		)
		(element ADDRB0 1
			(pin ADDRB0 output)
			(conn ADDRB0 ADDRB0 ==> RAMB16B ADDRB0)
		)
		(element ADDRB1 1
			(pin ADDRB1 output)
			(conn ADDRB1 ADDRB1 ==> RAMB16B ADDRB1)
		)
		(element ADDRB2 1
			(pin ADDRB2 output)
			(conn ADDRB2 ADDRB2 ==> RAMB16B ADDRB2)
		)
		(element ADDRB3 1
			(pin ADDRB3 output)
			(conn ADDRB3 ADDRB3 ==> RAMB16B ADDRB3)
		)
		(element ADDRB4 1
			(pin ADDRB4 output)
			(conn ADDRB4 ADDRB4 ==> RAMB16B ADDRB4)
		)
		(element ADDRB5 1
			(pin ADDRB5 output)
			(conn ADDRB5 ADDRB5 ==> RAMB16B ADDRB5)
		)
		(element ADDRB6 1
			(pin ADDRB6 output)
			(conn ADDRB6 ADDRB6 ==> RAMB16B ADDRB6)
		)
		(element ADDRB7 1
			(pin ADDRB7 output)
			(conn ADDRB7 ADDRB7 ==> RAMB16B ADDRB7)
		)
		(element ADDRB8 1
			(pin ADDRB8 output)
			(conn ADDRB8 ADDRB8 ==> RAMB16B ADDRB8)
		)
		(element ADDRB9 1
			(pin ADDRB9 output)
			(conn ADDRB9 ADDRB9 ==> RAMB16B ADDRB9)
		)
		(element ADDRB10 1
			(pin ADDRB10 output)
			(conn ADDRB10 ADDRB10 ==> RAMB16B ADDRB10)
		)
		(element ADDRB11 1
			(pin ADDRB11 output)
			(conn ADDRB11 ADDRB11 ==> RAMB16B ADDRB11)
		)
		(element WEB 1
			(pin WEB output)
			(conn WEB WEB ==> WEBINV WEB_B)
			(conn WEB WEB ==> WEBINV WEB)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element DOA0 1
			(pin DOA0 input)
			(conn DOA0 DOA0 <== RAMB16A DOA0)
		)
		(element DOA1 1
			(pin DOA1 input)
			(conn DOA1 DOA1 <== RAMB16A DOA1)
		)
		(element DOA2 1
			(pin DOA2 input)
			(conn DOA2 DOA2 <== RAMB16A DOA2)
		)
		(element DOA3 1
			(pin DOA3 input)
			(conn DOA3 DOA3 <== RAMB16A DOA3)
		)
		(element DOA4 1
			(pin DOA4 input)
			(conn DOA4 DOA4 <== RAMB16A DOA4)
		)
		(element DOA5 1
			(pin DOA5 input)
			(conn DOA5 DOA5 <== RAMB16A DOA5)
		)
		(element DOA6 1
			(pin DOA6 input)
			(conn DOA6 DOA6 <== RAMB16A DOA6)
		)
		(element DOA7 1
			(pin DOA7 input)
			(conn DOA7 DOA7 <== RAMB16A DOA7)
		)
		(element DOA31 1
			(pin DOA31 input)
			(conn DOA31 DOA31 <== RAMB16A DOA31)
		)
		(element DOA30 1
			(pin DOA30 input)
			(conn DOA30 DOA30 <== RAMB16A DOA30)
		)
		(element DOA29 1
			(pin DOA29 input)
			(conn DOA29 DOA29 <== RAMB16A DOA29)
		)
		(element DOA28 1
			(pin DOA28 input)
			(conn DOA28 DOA28 <== RAMB16A DOA28)
		)
		(element DOA27 1
			(pin DOA27 input)
			(conn DOA27 DOA27 <== RAMB16A DOA27)
		)
		(element DOA26 1
			(pin DOA26 input)
			(conn DOA26 DOA26 <== RAMB16A DOA26)
		)
		(element DOA25 1
			(pin DOA25 input)
			(conn DOA25 DOA25 <== RAMB16A DOA25)
		)
		(element DOA24 1
			(pin DOA24 input)
			(conn DOA24 DOA24 <== RAMB16A DOA24)
		)
		(element DOA23 1
			(pin DOA23 input)
			(conn DOA23 DOA23 <== RAMB16A DOA23)
		)
		(element DOA22 1
			(pin DOA22 input)
			(conn DOA22 DOA22 <== RAMB16A DOA22)
		)
		(element DOA21 1
			(pin DOA21 input)
			(conn DOA21 DOA21 <== RAMB16A DOA21)
		)
		(element DOA20 1
			(pin DOA20 input)
			(conn DOA20 DOA20 <== RAMB16A DOA20)
		)
		(element DOA19 1
			(pin DOA19 input)
			(conn DOA19 DOA19 <== RAMB16A DOA19)
		)
		(element DOA18 1
			(pin DOA18 input)
			(conn DOA18 DOA18 <== RAMB16A DOA18)
		)
		(element DOA17 1
			(pin DOA17 input)
			(conn DOA17 DOA17 <== RAMB16A DOA17)
		)
		(element DOA16 1
			(pin DOA16 input)
			(conn DOA16 DOA16 <== RAMB16A DOA16)
		)
		(element DOA15 1
			(pin DOA15 input)
			(conn DOA15 DOA15 <== RAMB16A DOA15)
		)
		(element DOA14 1
			(pin DOA14 input)
			(conn DOA14 DOA14 <== RAMB16A DOA14)
		)
		(element DOA13 1
			(pin DOA13 input)
			(conn DOA13 DOA13 <== RAMB16A DOA13)
		)
		(element DOA12 1
			(pin DOA12 input)
			(conn DOA12 DOA12 <== RAMB16A DOA12)
		)
		(element DOA11 1
			(pin DOA11 input)
			(conn DOA11 DOA11 <== RAMB16A DOA11)
		)
		(element DOA10 1
			(pin DOA10 input)
			(conn DOA10 DOA10 <== RAMB16A DOA10)
		)
		(element DOA9 1
			(pin DOA9 input)
			(conn DOA9 DOA9 <== RAMB16A DOA9)
		)
		(element DOA8 1
			(pin DOA8 input)
			(conn DOA8 DOA8 <== RAMB16A DOA8)
		)
		(element ENA 1
			(pin ENA output)
			(conn ENA ENA ==> ENAINV ENA_B)
			(conn ENA ENA ==> ENAINV ENA)
		)
		(element ENB 1
			(pin ENB output)
			(conn ENB ENB ==> ENBINV ENB_B)
			(conn ENB ENB ==> ENBINV ENB)
		)
		(element DIPA0 1
			(pin DIPA0 output)
			(conn DIPA0 DIPA0 ==> RAMB16A DIPA0)
		)
		(element DIPA1 1
			(pin DIPA1 output)
			(conn DIPA1 DIPA1 ==> RAMB16A DIPA1)
		)
		(element DIPA2 1
			(pin DIPA2 output)
			(conn DIPA2 DIPA2 ==> RAMB16A DIPA2)
		)
		(element DIPA3 1
			(pin DIPA3 output)
			(conn DIPA3 DIPA3 ==> RAMB16A DIPA3)
		)
		(element ADDRA12 1
			(pin ADDRA12 output)
			(conn ADDRA12 ADDRA12 ==> RAMB16A ADDRA12)
		)
		(element ADDRA13 1
			(pin ADDRA13 output)
			(conn ADDRA13 ADDRA13 ==> RAMB16A ADDRA13)
		)
		(element DIPB0 1
			(pin DIPB0 output)
			(conn DIPB0 DIPB0 ==> RAMB16B DIPB0)
		)
		(element DIPB1 1
			(pin DIPB1 output)
			(conn DIPB1 DIPB1 ==> RAMB16B DIPB1)
		)
		(element DIPB2 1
			(pin DIPB2 output)
			(conn DIPB2 DIPB2 ==> RAMB16B DIPB2)
		)
		(element DIPB3 1
			(pin DIPB3 output)
			(conn DIPB3 DIPB3 ==> RAMB16B DIPB3)
		)
		(element ADDRB12 1
			(pin ADDRB12 output)
			(conn ADDRB12 ADDRB12 ==> RAMB16B ADDRB12)
		)
		(element ADDRB13 1
			(pin ADDRB13 output)
			(conn ADDRB13 ADDRB13 ==> RAMB16B ADDRB13)
		)
		(element DOPA0 1
			(pin DOPA0 input)
			(conn DOPA0 DOPA0 <== RAMB16A DOPA0)
		)
		(element DOPA2 1
			(pin DOPA2 input)
			(conn DOPA2 DOPA2 <== RAMB16A DOPA2)
		)
		(element DOPA1 1
			(pin DOPA1 input)
			(conn DOPA1 DOPA1 <== RAMB16A DOPA1)
		)
		(element DOPA3 1
			(pin DOPA3 input)
			(conn DOPA3 DOPA3 <== RAMB16A DOPA3)
		)
		(element ENAINV 3
			(pin ENA_B input)
			(pin ENA input)
			(pin OUT output)
			(cfg ENA_B ENA)
			(conn ENAINV OUT ==> RAMB16A ENA)
			(conn ENAINV ENA_B <== ENA ENA)
			(conn ENAINV ENA <== ENA ENA)
		)
		(element CLKAINV 3
			(pin CLKA_B input)
			(pin CLKA input)
			(pin OUT output)
			(cfg CLKA_B CLKA)
			(conn CLKAINV OUT ==> RAMB16A CLKA)
			(conn CLKAINV CLKA_B <== CLKA CLKA)
			(conn CLKAINV CLKA <== CLKA CLKA)
		)
		(element WEAINV 3
			(pin WEA_B input)
			(pin WEA input)
			(pin OUT output)
			(cfg WEA_B WEA)
			(conn WEAINV OUT ==> RAMB16A WEA)
			(conn WEAINV WEA_B <== WEA WEA)
			(conn WEAINV WEA <== WEA WEA)
		)
		(element SSRAINV 3
			(pin SSRA_B input)
			(pin SSRA input)
			(pin OUT output)
			(cfg SSRA_B SSRA)
			(conn SSRAINV OUT ==> RAMB16A SSRA)
			(conn SSRAINV SSRA_B <== SSRA SSRA)
			(conn SSRAINV SSRA <== SSRA SSRA)
		)
		(element SSRA 1
			(pin SSRA output)
			(conn SSRA SSRA ==> SSRAINV SSRA_B)
			(conn SSRA SSRA ==> SSRAINV SSRA)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> RAMB16B CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element WEBINV 3
			(pin WEB_B input)
			(pin WEB input)
			(pin OUT output)
			(cfg WEB_B WEB)
			(conn WEBINV OUT ==> RAMB16B WEB)
			(conn WEBINV WEB_B <== WEB WEB)
			(conn WEBINV WEB <== WEB WEB)
		)
		(element ENBINV 3
			(pin ENB_B input)
			(pin ENB input)
			(pin OUT output)
			(cfg ENB_B ENB)
			(conn ENBINV OUT ==> RAMB16B ENB)
			(conn ENBINV ENB_B <== ENB ENB)
			(conn ENBINV ENB <== ENB ENB)
		)
		(element SSRBINV 3
			(pin SSRB_B input)
			(pin SSRB input)
			(pin OUT output)
			(cfg SSRB_B SSRB)
			(conn SSRBINV OUT ==> RAMB16B SSRB)
			(conn SSRBINV SSRB_B <== SSRB SSRB)
			(conn SSRBINV SSRB <== SSRB SSRB)
		)
		(element SSRB 1
			(pin SSRB output)
			(conn SSRB SSRB ==> SSRBINV SSRB_B)
			(conn SSRB SSRB ==> SSRBINV SSRB)
		)
		(element WRITEMODEA 0
			(cfg NO_CHANGE READ_FIRST WRITE_FIRST)
		)
		(element PORTA_ATTR 0
			(cfg 512X36 1024X18 2048X9 4096X4 8192X2 16384X1)
		)
		(element RAMB16A 93 # BEL
			(pin DIA0 input)
			(pin DIA1 input)
			(pin DIA2 input)
			(pin DIA3 input)
			(pin DIA4 input)
			(pin DIA5 input)
			(pin DIA6 input)
			(pin DIA7 input)
			(pin DIA8 input)
			(pin DIA9 input)
			(pin DIA10 input)
			(pin DIA11 input)
			(pin DIA12 input)
			(pin DIA13 input)
			(pin DIA14 input)
			(pin DIA15 input)
			(pin DIA16 input)
			(pin DIA17 input)
			(pin DIA18 input)
			(pin DIA19 input)
			(pin DIA20 input)
			(pin DIA21 input)
			(pin DIA22 input)
			(pin DIA23 input)
			(pin DIA24 input)
			(pin DIA25 input)
			(pin DIA26 input)
			(pin DIA27 input)
			(pin DIA28 input)
			(pin DIA29 input)
			(pin DIA30 input)
			(pin DIA31 input)
			(pin DIPA0 input)
			(pin DIPA1 input)
			(pin DIPA2 input)
			(pin DIPA3 input)
			(pin ADDRA0 input)
			(pin ADDRA1 input)
			(pin ADDRA2 input)
			(pin ADDRA3 input)
			(pin ADDRA4 input)
			(pin ADDRA5 input)
			(pin ADDRA6 input)
			(pin ADDRA7 input)
			(pin ADDRA8 input)
			(pin ADDRA9 input)
			(pin ADDRA10 input)
			(pin ADDRA11 input)
			(pin ADDRA12 input)
			(pin ADDRA13 input)
			(pin SSRA input)
			(pin ENA input)
			(pin WEA input)
			(pin CLKA input)
			(pin DOA0 output)
			(pin DOA1 output)
			(pin DOA2 output)
			(pin DOA3 output)
			(pin DOA4 output)
			(pin DOA5 output)
			(pin DOA6 output)
			(pin DOA7 output)
			(pin DOA8 output)
			(pin DOA9 output)
			(pin DOA10 output)
			(pin DOA11 output)
			(pin DOA12 output)
			(pin DOA13 output)
			(pin DOA14 output)
			(pin DOA15 output)
			(pin DOA16 output)
			(pin DOA17 output)
			(pin DOA18 output)
			(pin DOA19 output)
			(pin DOA20 output)
			(pin DOA21 output)
			(pin DOA22 output)
			(pin DOA23 output)
			(pin DOA24 output)
			(pin DOA25 output)
			(pin DOA26 output)
			(pin DOA27 output)
			(pin DOA28 output)
			(pin DOA29 output)
			(pin DOA30 output)
			(pin DOA31 output)
			(pin DOPA0 output)
			(pin DOPA1 output)
			(pin DOPA2 output)
			(pin DOPA3 output)
			(pin ADDRA output)
			(pin DIA output)
			(pin DOA input)
			(conn RAMB16A DOA0 ==> DOA0 DOA0)
			(conn RAMB16A DOA1 ==> DOA1 DOA1)
			(conn RAMB16A DOA2 ==> DOA2 DOA2)
			(conn RAMB16A DOA3 ==> DOA3 DOA3)
			(conn RAMB16A DOA4 ==> DOA4 DOA4)
			(conn RAMB16A DOA5 ==> DOA5 DOA5)
			(conn RAMB16A DOA6 ==> DOA6 DOA6)
			(conn RAMB16A DOA7 ==> DOA7 DOA7)
			(conn RAMB16A DOA8 ==> DOA8 DOA8)
			(conn RAMB16A DOA9 ==> DOA9 DOA9)
			(conn RAMB16A DOA10 ==> DOA10 DOA10)
			(conn RAMB16A DOA11 ==> DOA11 DOA11)
			(conn RAMB16A DOA12 ==> DOA12 DOA12)
			(conn RAMB16A DOA13 ==> DOA13 DOA13)
			(conn RAMB16A DOA14 ==> DOA14 DOA14)
			(conn RAMB16A DOA15 ==> DOA15 DOA15)
			(conn RAMB16A DOA16 ==> DOA16 DOA16)
			(conn RAMB16A DOA17 ==> DOA17 DOA17)
			(conn RAMB16A DOA18 ==> DOA18 DOA18)
			(conn RAMB16A DOA19 ==> DOA19 DOA19)
			(conn RAMB16A DOA20 ==> DOA20 DOA20)
			(conn RAMB16A DOA21 ==> DOA21 DOA21)
			(conn RAMB16A DOA22 ==> DOA22 DOA22)
			(conn RAMB16A DOA23 ==> DOA23 DOA23)
			(conn RAMB16A DOA24 ==> DOA24 DOA24)
			(conn RAMB16A DOA25 ==> DOA25 DOA25)
			(conn RAMB16A DOA26 ==> DOA26 DOA26)
			(conn RAMB16A DOA27 ==> DOA27 DOA27)
			(conn RAMB16A DOA28 ==> DOA28 DOA28)
			(conn RAMB16A DOA29 ==> DOA29 DOA29)
			(conn RAMB16A DOA30 ==> DOA30 DOA30)
			(conn RAMB16A DOA31 ==> DOA31 DOA31)
			(conn RAMB16A DOPA0 ==> DOPA0 DOPA0)
			(conn RAMB16A DOPA1 ==> DOPA1 DOPA1)
			(conn RAMB16A DOPA2 ==> DOPA2 DOPA2)
			(conn RAMB16A DOPA3 ==> DOPA3 DOPA3)
			(conn RAMB16A ADDRA ==> RAMB16 ADDRA)
			(conn RAMB16A DIA ==> RAMB16 DIA)
			(conn RAMB16A DIA0 <== DIA0 DIA0)
			(conn RAMB16A DIA1 <== DIA1 DIA1)
			(conn RAMB16A DIA2 <== DIA2 DIA2)
			(conn RAMB16A DIA3 <== DIA3 DIA3)
			(conn RAMB16A DIA4 <== DIA4 DIA4)
			(conn RAMB16A DIA5 <== DIA5 DIA5)
			(conn RAMB16A DIA6 <== DIA6 DIA6)
			(conn RAMB16A DIA7 <== DIA7 DIA7)
			(conn RAMB16A DIA8 <== DIA8 DIA8)
			(conn RAMB16A DIA9 <== DIA9 DIA9)
			(conn RAMB16A DIA10 <== DIA10 DIA10)
			(conn RAMB16A DIA11 <== DIA11 DIA11)
			(conn RAMB16A DIA12 <== DIA12 DIA12)
			(conn RAMB16A DIA13 <== DIA13 DIA13)
			(conn RAMB16A DIA14 <== DIA14 DIA14)
			(conn RAMB16A DIA15 <== DIA15 DIA15)
			(conn RAMB16A DIA16 <== DIA16 DIA16)
			(conn RAMB16A DIA17 <== DIA17 DIA17)
			(conn RAMB16A DIA18 <== DIA18 DIA18)
			(conn RAMB16A DIA19 <== DIA19 DIA19)
			(conn RAMB16A DIA20 <== DIA20 DIA20)
			(conn RAMB16A DIA21 <== DIA21 DIA21)
			(conn RAMB16A DIA22 <== DIA22 DIA22)
			(conn RAMB16A DIA23 <== DIA23 DIA23)
			(conn RAMB16A DIA24 <== DIA24 DIA24)
			(conn RAMB16A DIA25 <== DIA25 DIA25)
			(conn RAMB16A DIA26 <== DIA26 DIA26)
			(conn RAMB16A DIA27 <== DIA27 DIA27)
			(conn RAMB16A DIA28 <== DIA28 DIA28)
			(conn RAMB16A DIA29 <== DIA29 DIA29)
			(conn RAMB16A DIA30 <== DIA30 DIA30)
			(conn RAMB16A DIA31 <== DIA31 DIA31)
			(conn RAMB16A DIPA0 <== DIPA0 DIPA0)
			(conn RAMB16A DIPA1 <== DIPA1 DIPA1)
			(conn RAMB16A DIPA2 <== DIPA2 DIPA2)
			(conn RAMB16A DIPA3 <== DIPA3 DIPA3)
			(conn RAMB16A ADDRA0 <== ADDRA0 ADDRA0)
			(conn RAMB16A ADDRA1 <== ADDRA1 ADDRA1)
			(conn RAMB16A ADDRA2 <== ADDRA2 ADDRA2)
			(conn RAMB16A ADDRA3 <== ADDRA3 ADDRA3)
			(conn RAMB16A ADDRA4 <== ADDRA4 ADDRA4)
			(conn RAMB16A ADDRA5 <== ADDRA5 ADDRA5)
			(conn RAMB16A ADDRA6 <== ADDRA6 ADDRA6)
			(conn RAMB16A ADDRA7 <== ADDRA7 ADDRA7)
			(conn RAMB16A ADDRA8 <== ADDRA8 ADDRA8)
			(conn RAMB16A ADDRA9 <== ADDRA9 ADDRA9)
			(conn RAMB16A ADDRA10 <== ADDRA10 ADDRA10)
			(conn RAMB16A ADDRA11 <== ADDRA11 ADDRA11)
			(conn RAMB16A ADDRA12 <== ADDRA12 ADDRA12)
			(conn RAMB16A ADDRA13 <== ADDRA13 ADDRA13)
			(conn RAMB16A SSRA <== SSRAINV OUT)
			(conn RAMB16A ENA <== ENAINV OUT)
			(conn RAMB16A WEA <== WEAINV OUT)
			(conn RAMB16A CLKA <== CLKAINV OUT)
			(conn RAMB16A DOA <== RAMB16 DOA)
		)
		(element DOB27 1
			(pin DOB27 input)
			(conn DOB27 DOB27 <== RAMB16B DOB27)
		)
		(element DOB20 1
			(pin DOB20 input)
			(conn DOB20 DOB20 <== RAMB16B DOB20)
		)
		(element DOB22 1
			(pin DOB22 input)
			(conn DOB22 DOB22 <== RAMB16B DOB22)
		)
		(element DOB23 1
			(pin DOB23 input)
			(conn DOB23 DOB23 <== RAMB16B DOB23)
		)
		(element DOB24 1
			(pin DOB24 input)
			(conn DOB24 DOB24 <== RAMB16B DOB24)
		)
		(element DOB25 1
			(pin DOB25 input)
			(conn DOB25 DOB25 <== RAMB16B DOB25)
		)
		(element DOB26 1
			(pin DOB26 input)
			(conn DOB26 DOB26 <== RAMB16B DOB26)
		)
		(element DOB13 1
			(pin DOB13 input)
			(conn DOB13 DOB13 <== RAMB16B DOB13)
		)
		(element DOB6 1
			(pin DOB6 input)
			(conn DOB6 DOB6 <== RAMB16B DOB6)
		)
		(element DOB0 1
			(pin DOB0 input)
			(conn DOB0 DOB0 <== RAMB16B DOB0)
		)
		(element DOB1 1
			(pin DOB1 input)
			(conn DOB1 DOB1 <== RAMB16B DOB1)
		)
		(element DOB2 1
			(pin DOB2 input)
			(conn DOB2 DOB2 <== RAMB16B DOB2)
		)
		(element DOB3 1
			(pin DOB3 input)
			(conn DOB3 DOB3 <== RAMB16B DOB3)
		)
		(element DOB4 1
			(pin DOB4 input)
			(conn DOB4 DOB4 <== RAMB16B DOB4)
		)
		(element DOB5 1
			(pin DOB5 input)
			(conn DOB5 DOB5 <== RAMB16B DOB5)
		)
		(element DOB7 1
			(pin DOB7 input)
			(conn DOB7 DOB7 <== RAMB16B DOB7)
		)
		(element DOB8 1
			(pin DOB8 input)
			(conn DOB8 DOB8 <== RAMB16B DOB8)
		)
		(element DOB9 1
			(pin DOB9 input)
			(conn DOB9 DOB9 <== RAMB16B DOB9)
		)
		(element DOB10 1
			(pin DOB10 input)
			(conn DOB10 DOB10 <== RAMB16B DOB10)
		)
		(element DOB11 1
			(pin DOB11 input)
			(conn DOB11 DOB11 <== RAMB16B DOB11)
		)
		(element DOB12 1
			(pin DOB12 input)
			(conn DOB12 DOB12 <== RAMB16B DOB12)
		)
		(element DOB14 1
			(pin DOB14 input)
			(conn DOB14 DOB14 <== RAMB16B DOB14)
		)
		(element DOB15 1
			(pin DOB15 input)
			(conn DOB15 DOB15 <== RAMB16B DOB15)
		)
		(element DOB16 1
			(pin DOB16 input)
			(conn DOB16 DOB16 <== RAMB16B DOB16)
		)
		(element DOB17 1
			(pin DOB17 input)
			(conn DOB17 DOB17 <== RAMB16B DOB17)
		)
		(element DOB18 1
			(pin DOB18 input)
			(conn DOB18 DOB18 <== RAMB16B DOB18)
		)
		(element DOB19 1
			(pin DOB19 input)
			(conn DOB19 DOB19 <== RAMB16B DOB19)
		)
		(element DOB21 1
			(pin DOB21 input)
			(conn DOB21 DOB21 <== RAMB16B DOB21)
		)
		(element DOB28 1
			(pin DOB28 input)
			(conn DOB28 DOB28 <== RAMB16B DOB28)
		)
		(element DOB29 1
			(pin DOB29 input)
			(conn DOB29 DOB29 <== RAMB16B DOB29)
		)
		(element DOB30 1
			(pin DOB30 input)
			(conn DOB30 DOB30 <== RAMB16B DOB30)
		)
		(element DOPB1 1
			(pin DOPB1 input)
			(conn DOPB1 DOPB1 <== RAMB16B DOPB1)
		)
		(element DOB31 1
			(pin DOB31 input)
			(conn DOB31 DOB31 <== RAMB16B DOB31)
		)
		(element DOPB0 1
			(pin DOPB0 input)
			(conn DOPB0 DOPB0 <== RAMB16B DOPB0)
		)
		(element DOPB2 1
			(pin DOPB2 input)
			(conn DOPB2 DOPB2 <== RAMB16B DOPB2)
		)
		(element DOPB3 1
			(pin DOPB3 input)
			(conn DOPB3 DOPB3 <== RAMB16B DOPB3)
		)
		(element WRITEMODEB 0
			(cfg NO_CHANGE READ_FIRST WRITE_FIRST)
		)
		(element PORTB_ATTR 0
			(cfg 512X36 1024X18 2048X9 4096X4 8192X2 16384X1)
		)
		(element RAMB16B 93 # BEL
			(pin DIB0 input)
			(pin DIB1 input)
			(pin DIB2 input)
			(pin DIB3 input)
			(pin DIB4 input)
			(pin DIB5 input)
			(pin DIB6 input)
			(pin DIB7 input)
			(pin DIB8 input)
			(pin DIB9 input)
			(pin DIB10 input)
			(pin DIB11 input)
			(pin DIB12 input)
			(pin DIB13 input)
			(pin DIB14 input)
			(pin DIB15 input)
			(pin DIB16 input)
			(pin DIB17 input)
			(pin DIB18 input)
			(pin DIB19 input)
			(pin DIB20 input)
			(pin DIB21 input)
			(pin DIB22 input)
			(pin DIB23 input)
			(pin DIB24 input)
			(pin DIB25 input)
			(pin DIB26 input)
			(pin DIB27 input)
			(pin DIB28 input)
			(pin DIB29 input)
			(pin DIB30 input)
			(pin DIB31 input)
			(pin DIPB0 input)
			(pin DIPB1 input)
			(pin DIPB2 input)
			(pin DIPB3 input)
			(pin ADDRB0 input)
			(pin ADDRB1 input)
			(pin ADDRB2 input)
			(pin ADDRB3 input)
			(pin ADDRB4 input)
			(pin ADDRB5 input)
			(pin ADDRB6 input)
			(pin ADDRB7 input)
			(pin ADDRB8 input)
			(pin ADDRB9 input)
			(pin ADDRB10 input)
			(pin ADDRB11 input)
			(pin ADDRB12 input)
			(pin ADDRB13 input)
			(pin SSRB input)
			(pin ENB input)
			(pin WEB input)
			(pin CLKB input)
			(pin DOB0 output)
			(pin DOB1 output)
			(pin DOB2 output)
			(pin DOB3 output)
			(pin DOB4 output)
			(pin DOB5 output)
			(pin DOB6 output)
			(pin DOB7 output)
			(pin DOB8 output)
			(pin DOB9 output)
			(pin DOB10 output)
			(pin DOB11 output)
			(pin DOB12 output)
			(pin DOB13 output)
			(pin DOB14 output)
			(pin DOB15 output)
			(pin DOB16 output)
			(pin DOB17 output)
			(pin DOB18 output)
			(pin DOB19 output)
			(pin DOB20 output)
			(pin DOB21 output)
			(pin DOB22 output)
			(pin DOB23 output)
			(pin DOB24 output)
			(pin DOB25 output)
			(pin DOB26 output)
			(pin DOB27 output)
			(pin DOB28 output)
			(pin DOB29 output)
			(pin DOB30 output)
			(pin DOB31 output)
			(pin DOPB0 output)
			(pin DOPB1 output)
			(pin DOPB2 output)
			(pin DOPB3 output)
			(pin ADDRB output)
			(pin DIB output)
			(pin DOB input)
			(conn RAMB16B DOB0 ==> DOB0 DOB0)
			(conn RAMB16B DOB1 ==> DOB1 DOB1)
			(conn RAMB16B DOB2 ==> DOB2 DOB2)
			(conn RAMB16B DOB3 ==> DOB3 DOB3)
			(conn RAMB16B DOB4 ==> DOB4 DOB4)
			(conn RAMB16B DOB5 ==> DOB5 DOB5)
			(conn RAMB16B DOB6 ==> DOB6 DOB6)
			(conn RAMB16B DOB7 ==> DOB7 DOB7)
			(conn RAMB16B DOB8 ==> DOB8 DOB8)
			(conn RAMB16B DOB9 ==> DOB9 DOB9)
			(conn RAMB16B DOB10 ==> DOB10 DOB10)
			(conn RAMB16B DOB11 ==> DOB11 DOB11)
			(conn RAMB16B DOB12 ==> DOB12 DOB12)
			(conn RAMB16B DOB13 ==> DOB13 DOB13)
			(conn RAMB16B DOB14 ==> DOB14 DOB14)
			(conn RAMB16B DOB15 ==> DOB15 DOB15)
			(conn RAMB16B DOB16 ==> DOB16 DOB16)
			(conn RAMB16B DOB17 ==> DOB17 DOB17)
			(conn RAMB16B DOB18 ==> DOB18 DOB18)
			(conn RAMB16B DOB19 ==> DOB19 DOB19)
			(conn RAMB16B DOB20 ==> DOB20 DOB20)
			(conn RAMB16B DOB21 ==> DOB21 DOB21)
			(conn RAMB16B DOB22 ==> DOB22 DOB22)
			(conn RAMB16B DOB23 ==> DOB23 DOB23)
			(conn RAMB16B DOB24 ==> DOB24 DOB24)
			(conn RAMB16B DOB25 ==> DOB25 DOB25)
			(conn RAMB16B DOB26 ==> DOB26 DOB26)
			(conn RAMB16B DOB27 ==> DOB27 DOB27)
			(conn RAMB16B DOB28 ==> DOB28 DOB28)
			(conn RAMB16B DOB29 ==> DOB29 DOB29)
			(conn RAMB16B DOB30 ==> DOB30 DOB30)
			(conn RAMB16B DOB31 ==> DOB31 DOB31)
			(conn RAMB16B DOPB0 ==> DOPB0 DOPB0)
			(conn RAMB16B DOPB1 ==> DOPB1 DOPB1)
			(conn RAMB16B DOPB2 ==> DOPB2 DOPB2)
			(conn RAMB16B DOPB3 ==> DOPB3 DOPB3)
			(conn RAMB16B ADDRB ==> RAMB16 ADDRB)
			(conn RAMB16B DIB ==> RAMB16 DIB)
			(conn RAMB16B DIB0 <== DIB0 DIB0)
			(conn RAMB16B DIB1 <== DIB1 DIB1)
			(conn RAMB16B DIB2 <== DIB2 DIB2)
			(conn RAMB16B DIB3 <== DIB3 DIB3)
			(conn RAMB16B DIB4 <== DIB4 DIB4)
			(conn RAMB16B DIB5 <== DIB5 DIB5)
			(conn RAMB16B DIB6 <== DIB6 DIB6)
			(conn RAMB16B DIB7 <== DIB7 DIB7)
			(conn RAMB16B DIB8 <== DIB8 DIB8)
			(conn RAMB16B DIB9 <== DIB9 DIB9)
			(conn RAMB16B DIB10 <== DIB10 DIB10)
			(conn RAMB16B DIB11 <== DIB11 DIB11)
			(conn RAMB16B DIB12 <== DIB12 DIB12)
			(conn RAMB16B DIB13 <== DIB13 DIB13)
			(conn RAMB16B DIB14 <== DIB14 DIB14)
			(conn RAMB16B DIB15 <== DIB15 DIB15)
			(conn RAMB16B DIB16 <== DIB16 DIB16)
			(conn RAMB16B DIB17 <== DIB17 DIB17)
			(conn RAMB16B DIB18 <== DIB18 DIB18)
			(conn RAMB16B DIB19 <== DIB19 DIB19)
			(conn RAMB16B DIB20 <== DIB20 DIB20)
			(conn RAMB16B DIB21 <== DIB21 DIB21)
			(conn RAMB16B DIB22 <== DIB22 DIB22)
			(conn RAMB16B DIB23 <== DIB23 DIB23)
			(conn RAMB16B DIB24 <== DIB24 DIB24)
			(conn RAMB16B DIB25 <== DIB25 DIB25)
			(conn RAMB16B DIB26 <== DIB26 DIB26)
			(conn RAMB16B DIB27 <== DIB27 DIB27)
			(conn RAMB16B DIB28 <== DIB28 DIB28)
			(conn RAMB16B DIB29 <== DIB29 DIB29)
			(conn RAMB16B DIB30 <== DIB30 DIB30)
			(conn RAMB16B DIB31 <== DIB31 DIB31)
			(conn RAMB16B DIPB0 <== DIPB0 DIPB0)
			(conn RAMB16B DIPB1 <== DIPB1 DIPB1)
			(conn RAMB16B DIPB2 <== DIPB2 DIPB2)
			(conn RAMB16B DIPB3 <== DIPB3 DIPB3)
			(conn RAMB16B ADDRB0 <== ADDRB0 ADDRB0)
			(conn RAMB16B ADDRB1 <== ADDRB1 ADDRB1)
			(conn RAMB16B ADDRB2 <== ADDRB2 ADDRB2)
			(conn RAMB16B ADDRB3 <== ADDRB3 ADDRB3)
			(conn RAMB16B ADDRB4 <== ADDRB4 ADDRB4)
			(conn RAMB16B ADDRB5 <== ADDRB5 ADDRB5)
			(conn RAMB16B ADDRB6 <== ADDRB6 ADDRB6)
			(conn RAMB16B ADDRB7 <== ADDRB7 ADDRB7)
			(conn RAMB16B ADDRB8 <== ADDRB8 ADDRB8)
			(conn RAMB16B ADDRB9 <== ADDRB9 ADDRB9)
			(conn RAMB16B ADDRB10 <== ADDRB10 ADDRB10)
			(conn RAMB16B ADDRB11 <== ADDRB11 ADDRB11)
			(conn RAMB16B ADDRB12 <== ADDRB12 ADDRB12)
			(conn RAMB16B ADDRB13 <== ADDRB13 ADDRB13)
			(conn RAMB16B SSRB <== SSRBINV OUT)
			(conn RAMB16B ENB <== ENBINV OUT)
			(conn RAMB16B WEB <== WEBINV OUT)
			(conn RAMB16B CLKB <== CLKBINV OUT)
			(conn RAMB16B DOB <== RAMB16 DOB)
		)
		(element RAMB16 6 # BEL
			(pin ADDRA input)
			(pin DIA input)
			(pin DOA output)
			(pin ADDRB input)
			(pin DIB input)
			(pin DOB output)
			(conn RAMB16 DOA ==> RAMB16A DOA)
			(conn RAMB16 DOB ==> RAMB16B DOB)
			(conn RAMB16 ADDRA <== RAMB16A ADDRA)
			(conn RAMB16 DIA <== RAMB16A DIA)
			(conn RAMB16 ADDRB <== RAMB16B ADDRB)
			(conn RAMB16 DIB <== RAMB16B DIB)
		)
	)
	(primitive_def RESERVED_ANDOR 4 10
		(pin CIN0 CIN0 input)
		(pin CIN1 CIN1 input)
		(pin CPREV CPREV input)
		(pin O O output)
		(element AND 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin O output)
			(conn AND O ==> ANDORMUX 1)
			(conn AND 0 <== CIN0_PHYS OUT)
			(conn AND 1 <== CIN1_PHYS OUT)
			(conn AND 2 <== CPREV_PHYS OUT)
		)
		(element OR 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin 2 input)
			(pin O output)
			(conn OR O ==> ANDORMUX 0)
			(conn OR 0 <== CIN0_PHYS OUT)
			(conn OR 1 <== CIN1_PHYS OUT)
			(conn OR 2 <== CPREV_PHYS OUT)
		)
		(element ANDORMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn ANDORMUX OUT ==> O O)
			(conn ANDORMUX 0 <== OR O)
			(conn ANDORMUX 1 <== AND O)
		)
		(element O 1
			(pin O input)
			(conn O O <== ANDORMUX OUT)
		)
		(element CPREV 1
			(pin CPREV output)
			(conn CPREV CPREV ==> CPREV_PHYS IN)
		)
		(element CIN1 1
			(pin CIN1 output)
			(conn CIN1 CIN1 ==> CIN1_PHYS IN)
		)
		(element CIN0 1
			(pin CIN0 output)
			(conn CIN0 CIN0 ==> CIN0_PHYS IN)
		)
		(element CIN0_PHYS 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn CIN0_PHYS OUT ==> AND 0)
			(conn CIN0_PHYS OUT ==> OR 0)
			(conn CIN0_PHYS IN <== CIN0 CIN0)
		)
		(element CIN1_PHYS 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn CIN1_PHYS OUT ==> AND 1)
			(conn CIN1_PHYS OUT ==> OR 1)
			(conn CIN1_PHYS IN <== CIN1 CIN1)
		)
		(element CPREV_PHYS 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn CPREV_PHYS OUT ==> AND 2)
			(conn CPREV_PHYS OUT ==> OR 2)
			(conn CPREV_PHYS IN <== CPREV CPREV)
		)
	)
	(primitive_def RESERVED_LL 8 9
		(pin LH0 LH0 input)
		(pin LH6 LH6 input)
		(pin LH12 LH12 input)
		(pin LH18 LH18 input)
		(pin LV0 LV0 input)
		(pin LV6 LV6 input)
		(pin LV12 LV12 input)
		(pin LV18 LV18 input)
		(element TEST_LL 8 # BEL
			(pin LH0 input)
			(pin LH6 input)
			(pin LH12 input)
			(pin LH18 input)
			(pin LV0 input)
			(pin LV6 input)
			(pin LV12 input)
			(pin LV18 input)
			(conn TEST_LL LH0 <== LH0 LH0)
			(conn TEST_LL LH6 <== LH6 LH6)
			(conn TEST_LL LH12 <== LH12 LH12)
			(conn TEST_LL LH18 <== LH18 LH18)
			(conn TEST_LL LV0 <== LV0 LV0)
			(conn TEST_LL LV6 <== LV6 LV6)
			(conn TEST_LL LV12 <== LV12 LV12)
			(conn TEST_LL LV18 <== LV18 LV18)
		)
		(element LH0 1
			(pin LH0 output)
			(conn LH0 LH0 ==> TEST_LL LH0)
		)
		(element LH6 1
			(pin LH6 output)
			(conn LH6 LH6 ==> TEST_LL LH6)
		)
		(element LH12 1
			(pin LH12 output)
			(conn LH12 LH12 ==> TEST_LL LH12)
		)
		(element LH18 1
			(pin LH18 output)
			(conn LH18 LH18 ==> TEST_LL LH18)
		)
		(element LV0 1
			(pin LV0 output)
			(conn LV0 LV0 ==> TEST_LL LV0)
		)
		(element LV6 1
			(pin LV6 output)
			(conn LV6 LV6 ==> TEST_LL LV6)
		)
		(element LV12 1
			(pin LV12 output)
			(conn LV12 LV12 ==> TEST_LL LV12)
		)
		(element LV18 1
			(pin LV18 output)
			(conn LV18 LV18 ==> TEST_LL LV18)
		)
	)
	(primitive_def SLICEL 25 70
		(pin BX BX input)
		(pin BY BY input)
		(pin CE CE input)
		(pin CIN CIN input)
		(pin CLK CLK input)
		(pin SR SR input)
		(pin F1 F1 input)
		(pin F2 F2 input)
		(pin F3 F3 input)
		(pin F4 F4 input)
		(pin G1 G1 input)
		(pin G2 G2 input)
		(pin G3 G3 input)
		(pin G4 G4 input)
		(pin FXINA FXINA input)
		(pin FXINB FXINB input)
		(pin F5 F5 output)
		(pin FX FX output)
		(pin X X output)
		(pin XB XB output)
		(pin XQ XQ output)
		(pin Y Y output)
		(pin YB YB output)
		(pin YQ YQ output)
		(pin COUT COUT output)
		(element F1 1
			(pin F1 output)
			(conn F1 F1 ==> FAND 0)
			(conn F1 F1 ==> CY0F F1)
			(conn F1 F1 ==> F A1)
		)
		(element F2 1
			(pin F2 output)
			(conn F2 F2 ==> FAND 1)
			(conn F2 F2 ==> CY0F F2)
			(conn F2 F2 ==> F A2)
		)
		(element F3 1
			(pin F3 output)
			(conn F3 F3 ==> F A3)
		)
		(element G1 1
			(pin G1 output)
			(conn G1 G1 ==> CY0G G1)
			(conn G1 G1 ==> GAND 0)
			(conn G1 G1 ==> G A1)
		)
		(element G2 1
			(pin G2 output)
			(conn G2 G2 ==> CY0G G2)
			(conn G2 G2 ==> GAND 1)
			(conn G2 G2 ==> G A2)
		)
		(element G3 1
			(pin G3 output)
			(conn G3 G3 ==> G A3)
		)
		(element X 1
			(pin X input)
			(conn X X <== XUSED OUT)
		)
		(element XQ 1
			(pin XQ input)
			(conn XQ XQ <== FFX Q)
		)
		(element Y 1
			(pin Y input)
			(conn Y Y <== YUSED OUT)
		)
		(element YB 1
			(pin YB input)
			(conn YB YB <== YBUSED OUT)
		)
		(element YQ 1
			(pin YQ input)
			(conn YQ YQ <== FFY Q)
		)
		(element BY 1
			(pin BY output)
			(conn BY BY ==> BYINV BY_B)
			(conn BY BY ==> BYINV BY)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CYINIT CIN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BXINV BX_B)
			(conn BX BX ==> BXINV BX)
		)
		(element XORF 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORF O ==> FXMUX FXOR)
			(conn XORF 0 <== F D)
			(conn XORF 1 <== CYINIT OUT)
		)
		(element XORG 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORG O ==> GYMUX GXOR)
			(conn XORG 0 <== G D)
			(conn XORG 1 <== CYMUXF OUT)
		)
		(element CYSELF 3
			(pin F input)
			(pin 1 input)
			(pin OUT output)
			(cfg F 1)
			(conn CYSELF OUT ==> CYMUXF S0)
			(conn CYSELF F <== F D)
			(conn CYSELF 1 <== VDDF 1)
		)
		(element CYSELG 3
			(pin G input)
			(pin 1 input)
			(pin OUT output)
			(cfg G 1)
			(conn CYSELG OUT ==> CYMUXG S0)
			(conn CYSELG G <== G D)
			(conn CYSELG 1 <== VDDG 1)
		)
		(element XB 1
			(pin XB input)
			(conn XB XB <== XBUSED OUT)
		)
		(element F4 1
			(pin F4 output)
			(conn F4 F4 ==> F A4)
		)
		(element G4 1
			(pin G4 output)
			(conn G4 G4 ==> G A4)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element F6MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F6MUX OUT ==> FXUSED 0)
			(conn F6MUX OUT ==> GYMUX FX)
			(conn F6MUX 1 <== FXINA FXINA)
			(conn F6MUX 0 <== FXINB FXINB)
			(conn F6MUX S0 <== BYINV OUT)
		)
		(element F5 1
			(pin F5 input)
			(conn F5 F5 <== F5USED OUT)
		)
		(element VDDG 1 # BEL
			(pin 1 output)
			(conn VDDG 1 ==> CYSELG 1)
		)
		(element VDDF 1 # BEL
			(pin 1 output)
			(conn VDDF 1 ==> CYSELF 1)
		)
		(element GNDF 1 # BEL
			(pin 0 output)
			(conn GNDF 0 ==> CY0F 0)
		)
		(element GNDG 1 # BEL
			(pin 0 output)
			(conn GNDG 0 ==> CY0G 0)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CYMUXG OUT)
		)
		(element YUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YUSED OUT ==> Y Y)
			(conn YUSED 0 <== GYMUX OUT)
		)
		(element XUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn XUSED OUT ==> X X)
			(conn XUSED 0 <== FXMUX OUT)
		)
		(element F5USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn F5USED OUT ==> F5 F5)
			(conn F5USED 0 <== F5MUX OUT)
		)
		(element CYINIT 3
			(pin CIN input)
			(pin BX input)
			(pin OUT output)
			(cfg CIN BX)
			(conn CYINIT OUT ==> XORF 1)
			(conn CYINIT OUT ==> CYMUXF 1)
			(conn CYINIT CIN <== CIN CIN)
			(conn CYINIT BX <== BXINV OUT)
		)
		(element DYMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DYMUX OUT ==> FFY D)
			(conn DYMUX 0 <== BYINV OUT)
			(conn DYMUX 1 <== GYMUX OUT)
		)
		(element DXMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DXMUX OUT ==> FFX D)
			(conn DXMUX 0 <== BXINV OUT)
			(conn DXMUX 1 <== FXMUX OUT)
		)
		(element FAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn FAND O ==> CY0F PROD)
			(conn FAND 0 <== F1 F1)
			(conn FAND 1 <== F2 F2)
		)
		(element C1VDD 1 # BEL
			(pin 1 output)
			(conn C1VDD 1 ==> CY0F 1)
		)
		(element C2VDD 1 # BEL
			(pin 1 output)
			(conn C2VDD 1 ==> CY0G 1)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> FFX REV)
			(conn REVUSED OUT ==> FFY REV)
			(conn REVUSED 0 <== BYINV OUT)
		)
		(element FXMUX 4
			(pin F5 input)
			(pin F input)
			(pin FXOR input)
			(pin OUT output)
			(cfg F5 F FXOR)
			(conn FXMUX OUT ==> XUSED 0)
			(conn FXMUX OUT ==> DXMUX 1)
			(conn FXMUX F5 <== F5MUX OUT)
			(conn FXMUX F <== F D)
			(conn FXMUX FXOR <== XORF O)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element FFY_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element FFX 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFX Q ==> XQ XQ)
			(conn FFX CK <== CLKINV OUT)
			(conn FFX CE <== CEINV OUT)
			(conn FFX D <== DXMUX OUT)
			(conn FFX SR <== SRINV OUT)
			(conn FFX REV <== REVUSED OUT)
		)
		(element FFY 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFY Q ==> YQ YQ)
			(conn FFY CK <== CLKINV OUT)
			(conn FFY CE <== CEINV OUT)
			(conn FFY D <== DYMUX OUT)
			(conn FFY SR <== SRINV OUT)
			(conn FFY REV <== REVUSED OUT)
		)
		(element FFX_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element CY0G 7
			(pin 0 input)
			(pin 1 input)
			(pin G1 input)
			(pin PROD input)
			(pin G2 input)
			(pin BY input)
			(pin OUT output)
			(cfg 0 1 G1 PROD G2 BY)
			(conn CY0G OUT ==> CYMUXG 0)
			(conn CY0G 0 <== GNDG 0)
			(conn CY0G 1 <== C2VDD 1)
			(conn CY0G G1 <== G1 G1)
			(conn CY0G PROD <== GAND O)
			(conn CY0G G2 <== G2 G2)
			(conn CY0G BY <== BYINV OUT)
		)
		(element FXINA 1
			(pin FXINA output)
			(conn FXINA FXINA ==> F6MUX 1)
		)
		(element FXINB 1
			(pin FXINB output)
			(conn FXINB FXINB ==> F6MUX 0)
		)
		(element FXUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn FXUSED OUT ==> FX FX)
			(conn FXUSED 0 <== F6MUX OUT)
		)
		(element FX 1
			(pin FX input)
			(conn FX FX <== FXUSED OUT)
		)
		(element CY0F 7
			(pin 0 input)
			(pin 1 input)
			(pin F1 input)
			(pin PROD input)
			(pin F2 input)
			(pin BX input)
			(pin OUT output)
			(cfg 0 1 F1 PROD F2 BX)
			(conn CY0F OUT ==> CYMUXF 0)
			(conn CY0F 0 <== GNDF 0)
			(conn CY0F 1 <== C1VDD 1)
			(conn CY0F F1 <== F1 F1)
			(conn CY0F PROD <== FAND O)
			(conn CY0F F2 <== F2 F2)
			(conn CY0F BX <== BXINV OUT)
		)
		(element F5MUX 4 # BEL
			(pin F input)
			(pin G input)
			(pin OUT output)
			(pin S0 input)
			(conn F5MUX OUT ==> F5USED 0)
			(conn F5MUX OUT ==> FXMUX F5)
			(conn F5MUX F <== F D)
			(conn F5MUX G <== G D)
			(conn F5MUX S0 <== BXINV OUT)
		)
		(element FFX_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element FFY_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element XBUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn XBUSED OUT ==> XB XB)
			(conn XBUSED 0 <== CYMUXF OUT)
		)
		(element GAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GAND O ==> CY0G PROD)
			(conn GAND 0 <== G1 G1)
			(conn GAND 1 <== G2 G2)
		)
		(element CYMUXF 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXF OUT ==> XORG 1)
			(conn CYMUXF OUT ==> XBUSED 0)
			(conn CYMUXF OUT ==> CYMUXG 1)
			(conn CYMUXF 0 <== CY0F OUT)
			(conn CYMUXF 1 <== CYINIT OUT)
			(conn CYMUXF S0 <== CYSELF OUT)
		)
		(element CYMUXG 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXG OUT ==> COUTUSED 0)
			(conn CYMUXG OUT ==> YBUSED 0)
			(conn CYMUXG 0 <== CY0G OUT)
			(conn CYMUXG 1 <== CYMUXF OUT)
			(conn CYMUXG S0 <== CYSELG OUT)
		)
		(element YBUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YBUSED OUT ==> YB YB)
			(conn YBUSED 0 <== CYMUXG OUT)
		)
		(element BYINV 3
			(pin BY_B input)
			(pin BY input)
			(pin OUT output)
			(cfg BY_B BY)
			(conn BYINV OUT ==> F6MUX S0)
			(conn BYINV OUT ==> DYMUX 0)
			(conn BYINV OUT ==> REVUSED 0)
			(conn BYINV OUT ==> CY0G BY)
			(conn BYINV BY_B <== BY BY)
			(conn BYINV BY <== BY BY)
		)
		(element BXINV 3
			(pin BX_B input)
			(pin BX input)
			(pin OUT output)
			(cfg BX_B BX)
			(conn BXINV OUT ==> CYINIT BX)
			(conn BXINV OUT ==> DXMUX 0)
			(conn BXINV OUT ==> CY0F BX)
			(conn BXINV OUT ==> F5MUX S0)
			(conn BXINV BX_B <== BX BX)
			(conn BXINV BX <== BX BX)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> FFX CE)
			(conn CEINV OUT ==> FFY CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> FFX CK)
			(conn CLKINV OUT ==> FFY CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> FFX SR)
			(conn SRINV OUT ==> FFY SR)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element GYMUX 4
			(pin G input)
			(pin GXOR input)
			(pin FX input)
			(pin OUT output)
			(cfg G GXOR FX)
			(conn GYMUX OUT ==> YUSED 0)
			(conn GYMUX OUT ==> DYMUX 1)
			(conn GYMUX G <== G D)
			(conn GYMUX GXOR <== XORG O)
			(conn GYMUX FX <== F6MUX OUT)
		)
		(element F 5 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin D output)
			(cfg <eqn>)
			(conn F D ==> XORF 0)
			(conn F D ==> CYSELF F)
			(conn F D ==> FXMUX F)
			(conn F D ==> F5MUX F)
			(conn F A1 <== F1 F1)
			(conn F A2 <== F2 F2)
			(conn F A3 <== F3 F3)
			(conn F A4 <== F4 F4)
		)
		(element G 5 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin D output)
			(cfg <eqn>)
			(conn G D ==> XORG 0)
			(conn G D ==> CYSELG G)
			(conn G D ==> F5MUX G)
			(conn G D ==> GYMUX G)
			(conn G A1 <== G1 G1)
			(conn G A2 <== G2 G2)
			(conn G A3 <== G3 G3)
			(conn G A4 <== G4 G4)
		)
	)
	(primitive_def SLICEM 32 100
		(pin BX BX input)
		(pin BY BY input)
		(pin CE CE input)
		(pin CIN CIN input)
		(pin CLK CLK input)
		(pin SR SR input)
		(pin F1 F1 input)
		(pin F2 F2 input)
		(pin F3 F3 input)
		(pin F4 F4 input)
		(pin G1 G1 input)
		(pin G2 G2 input)
		(pin G3 G3 input)
		(pin G4 G4 input)
		(pin FXINA FXINA input)
		(pin FXINB FXINB input)
		(pin F5 F5 output)
		(pin FX FX output)
		(pin X X output)
		(pin XB XB output)
		(pin XQ XQ output)
		(pin Y Y output)
		(pin YB YB output)
		(pin YQ YQ output)
		(pin COUT COUT output)
		(pin SHIFTIN SHIFTIN input)
		(pin SHIFTOUT SHIFTOUT output)
		(pin ALTDIG ALTDIG input)
		(pin SLICEWE1 SLICEWE1 input)
		(pin BYOUT BYOUT output)
		(pin BYINVOUT BYINVOUT output)
		(pin DIG DIG output)
		(element F1 1
			(pin F1 output)
			(conn F1 F1 ==> F A1)
			(conn F1 F1 ==> FAND 0)
			(conn F1 F1 ==> CY0F F1)
		)
		(element F2 1
			(pin F2 output)
			(conn F2 F2 ==> F A2)
			(conn F2 F2 ==> FAND 1)
			(conn F2 F2 ==> CY0F F2)
		)
		(element F3 1
			(pin F3 output)
			(conn F3 F3 ==> F A3)
		)
		(element G1 1
			(pin G1 output)
			(conn G1 G1 ==> CY0G G1)
			(conn G1 G1 ==> G A1)
			(conn G1 G1 ==> GAND 0)
			(conn G1 G1 ==> WF1USED 0)
			(conn G1 G1 ==> WG1USED 0)
		)
		(element G2 1
			(pin G2 output)
			(conn G2 G2 ==> CY0G G2)
			(conn G2 G2 ==> G A2)
			(conn G2 G2 ==> GAND 1)
			(conn G2 G2 ==> WF2USED 0)
			(conn G2 G2 ==> WG2USED 0)
		)
		(element G3 1
			(pin G3 output)
			(conn G3 G3 ==> G A3)
			(conn G3 G3 ==> WF3USED 0)
			(conn G3 G3 ==> WG3USED 0)
		)
		(element X 1
			(pin X input)
			(conn X X <== XUSED OUT)
		)
		(element XQ 1
			(pin XQ input)
			(conn XQ XQ <== FFX Q)
		)
		(element Y 1
			(pin Y input)
			(conn Y Y <== YUSED OUT)
		)
		(element YB 1
			(pin YB input)
			(conn YB YB <== YBUSED OUT)
		)
		(element YQ 1
			(pin YQ input)
			(conn YQ YQ <== FFY Q)
		)
		(element BY 1
			(pin BY output)
			(conn BY BY ==> BYINV BY_B)
			(conn BY BY ==> BYINV BY)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CYINIT CIN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEINV CE_B)
			(conn CE CE ==> CEINV CE)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BXINV BX_B)
			(conn BX BX ==> BXINV BX)
		)
		(element XORF 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORF O ==> FXMUX FXOR)
			(conn XORF 0 <== F D)
			(conn XORF 1 <== CYINIT OUT)
		)
		(element XORG 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn XORG O ==> GYMUX GXOR)
			(conn XORG 0 <== G D)
			(conn XORG 1 <== CYMUXF OUT)
		)
		(element CYSELF 3
			(pin F input)
			(pin 1 input)
			(pin OUT output)
			(cfg F 1)
			(conn CYSELF OUT ==> CYMUXF S0)
			(conn CYSELF F <== F D)
			(conn CYSELF 1 <== VDDF 1)
		)
		(element CYSELG 3
			(pin G input)
			(pin 1 input)
			(pin OUT output)
			(cfg G 1)
			(conn CYSELG OUT ==> CYMUXG S0)
			(conn CYSELG G <== G D)
			(conn CYSELG 1 <== VDDG 1)
		)
		(element XB 1
			(pin XB input)
			(conn XB XB <== XBMUX OUT)
		)
		(element F4 1
			(pin F4 output)
			(conn F4 F4 ==> F A4)
		)
		(element G4 1
			(pin G4 output)
			(conn G4 G4 ==> G A4)
			(conn G4 G4 ==> WF4USED 0)
			(conn G4 G4 ==> WG4USED 0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRINV SR_B)
			(conn SR SR ==> SRINV SR)
		)
		(element F6MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F6MUX OUT ==> FXUSED 0)
			(conn F6MUX OUT ==> GYMUX FX)
			(conn F6MUX 1 <== FXINA FXINA)
			(conn F6MUX 0 <== FXINB FXINB)
			(conn F6MUX S0 <== BYINV OUT)
		)
		(element F5 1
			(pin F5 input)
			(conn F5 F5 <== F5USED OUT)
		)
		(element VDDG 1 # BEL
			(pin 1 output)
			(conn VDDG 1 ==> CYSELG 1)
		)
		(element VDDF 1 # BEL
			(pin 1 output)
			(conn VDDF 1 ==> CYSELF 1)
		)
		(element GNDF 1 # BEL
			(pin 0 output)
			(conn GNDF 0 ==> CY0F 0)
		)
		(element GNDG 1 # BEL
			(pin 0 output)
			(conn GNDG 0 ==> CY0G 0)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CYMUXG OUT)
		)
		(element YUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YUSED OUT ==> Y Y)
			(conn YUSED 0 <== GYMUX OUT)
		)
		(element XUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn XUSED OUT ==> X X)
			(conn XUSED 0 <== FXMUX OUT)
		)
		(element F5USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn F5USED OUT ==> F5 F5)
			(conn F5USED 0 <== F5MUX OUT)
		)
		(element YBMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn YBMUX OUT ==> YBUSED 0)
			(conn YBMUX 0 <== GMC15_BLACKBOX MC15)
			(conn YBMUX 1 <== CYMUXG OUT)
		)
		(element CYINIT 3
			(pin CIN input)
			(pin BX input)
			(pin OUT output)
			(cfg CIN BX)
			(conn CYINIT OUT ==> XORF 1)
			(conn CYINIT OUT ==> CYMUXF 1)
			(conn CYINIT CIN <== CIN CIN)
			(conn CYINIT BX <== BXINV OUT)
		)
		(element DYMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DYMUX OUT ==> FFY D)
			(conn DYMUX 0 <== BYINV OUT)
			(conn DYMUX 1 <== GYMUX OUT)
		)
		(element DXMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DXMUX OUT ==> FFX D)
			(conn DXMUX 0 <== BXINV OUT)
			(conn DXMUX 1 <== FXMUX OUT)
		)
		(element F 11 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin WS input)
			(pin DI input)
			(pin WF1 input)
			(pin WF2 input)
			(pin WF3 input)
			(pin WF4 input)
			(pin D output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn F D ==> XORF 0)
			(conn F D ==> CYSELF F)
			(conn F D ==> FXMUX F)
			(conn F D ==> F5MUX F)
			(conn F A1 <== F1 F1)
			(conn F A2 <== F2 F2)
			(conn F A3 <== F3 F3)
			(conn F A4 <== F4 F4)
			(conn F WS <== WSGEN WSF)
			(conn F DI <== DIF_MUX OUT)
			(conn F WF1 <== WF1USED OUT)
			(conn F WF2 <== WF2USED OUT)
			(conn F WF3 <== WF3USED OUT)
			(conn F WF4 <== WF4USED OUT)
		)
		(element FAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn FAND O ==> CY0F PROD)
			(conn FAND 0 <== F1 F1)
			(conn FAND 1 <== F2 F2)
		)
		(element C1VDD 1 # BEL
			(pin 1 output)
			(conn C1VDD 1 ==> CY0F 1)
		)
		(element C2VDD 1 # BEL
			(pin 1 output)
			(conn C2VDD 1 ==> CY0G 1)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> FFX REV)
			(conn REVUSED OUT ==> FFY REV)
			(conn REVUSED 0 <== BYINV OUT)
		)
		(element FXMUX 4
			(pin F5 input)
			(pin F input)
			(pin FXOR input)
			(pin OUT output)
			(cfg F5 F FXOR)
			(conn FXMUX OUT ==> XUSED 0)
			(conn FXMUX OUT ==> DXMUX 1)
			(conn FXMUX F5 <== F5MUX OUT)
			(conn FXMUX F <== F D)
			(conn FXMUX FXOR <== XORF O)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element SRFFMUX 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRFFMUX OUT ==> FFX SR)
			(conn SRFFMUX OUT ==> FFY SR)
			(conn SRFFMUX 0 <== SRINV OUT)
		)
		(element FFY_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element FFX 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFX Q ==> XQ XQ)
			(conn FFX CK <== CLKINV OUT)
			(conn FFX CE <== CEINV OUT)
			(conn FFX D <== DXMUX OUT)
			(conn FFX SR <== SRFFMUX OUT)
			(conn FFX REV <== REVUSED OUT)
		)
		(element FFY 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn FFY Q ==> YQ YQ)
			(conn FFY CK <== CLKINV OUT)
			(conn FFY CE <== CEINV OUT)
			(conn FFY D <== DYMUX OUT)
			(conn FFY SR <== SRFFMUX OUT)
			(conn FFY REV <== REVUSED OUT)
		)
		(element FFX_SR_ATTR 0
			(cfg SRHIGH SRLOW)
		)
		(element G_ATTR 0
			(cfg DUAL_PORT SHIFT_REG)
		)
		(element DIG_MUX 4
			(pin BY input)
			(pin ALTDIG input)
			(pin SHIFTIN input)
			(pin OUT output)
			(cfg BY ALTDIG SHIFTIN)
			(conn DIG_MUX OUT ==> DIF_MUX ALTDIF)
			(conn DIG_MUX OUT ==> DIGUSED 0)
			(conn DIG_MUX OUT ==> G DI)
			(conn DIG_MUX BY <== BYINV OUT)
			(conn DIG_MUX ALTDIG <== ALTDIG ALTDIG)
			(conn DIG_MUX SHIFTIN <== SHIFTIN SHIFTIN)
		)
		(element SHIFTIN 1
			(pin SHIFTIN output)
			(conn SHIFTIN SHIFTIN ==> DIG_MUX SHIFTIN)
		)
		(element ALTDIG 1
			(pin ALTDIG output)
			(conn ALTDIG ALTDIG ==> DIG_MUX ALTDIG)
		)
		(element CY0G 7
			(pin 0 input)
			(pin 1 input)
			(pin G1 input)
			(pin PROD input)
			(pin G2 input)
			(pin BY input)
			(pin OUT output)
			(cfg 0 1 G1 PROD G2 BY)
			(conn CY0G OUT ==> CYMUXG 0)
			(conn CY0G 0 <== GNDG 0)
			(conn CY0G 1 <== C2VDD 1)
			(conn CY0G G1 <== G1 G1)
			(conn CY0G PROD <== GAND O)
			(conn CY0G G2 <== G2 G2)
			(conn CY0G BY <== BYINV OUT)
		)
		(element FXINA 1
			(pin FXINA output)
			(conn FXINA FXINA ==> F6MUX 1)
		)
		(element FXINB 1
			(pin FXINB output)
			(conn FXINB FXINB ==> F6MUX 0)
		)
		(element FXUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn FXUSED OUT ==> FX FX)
			(conn FXUSED 0 <== F6MUX OUT)
		)
		(element FX 1
			(pin FX input)
			(conn FX FX <== FXUSED OUT)
		)
		(element DIF_MUX 4
			(pin BX input)
			(pin ALTDIF input)
			(pin SHIFTIN input)
			(pin OUT output)
			(cfg BX ALTDIF SHIFTIN)
			(conn DIF_MUX OUT ==> F DI)
			(conn DIF_MUX BX <== BXINV OUT)
			(conn DIF_MUX ALTDIF <== DIG_MUX OUT)
			(conn DIF_MUX SHIFTIN <== GMC15_BLACKBOX MC15)
		)
		(element F_ATTR 0
			(cfg DUAL_PORT SHIFT_REG)
		)
		(element CY0F 7
			(pin 0 input)
			(pin 1 input)
			(pin F1 input)
			(pin PROD input)
			(pin F2 input)
			(pin BX input)
			(pin OUT output)
			(cfg 0 1 F1 PROD F2 BX)
			(conn CY0F OUT ==> CYMUXF 0)
			(conn CY0F 0 <== GNDF 0)
			(conn CY0F 1 <== C1VDD 1)
			(conn CY0F F1 <== F1 F1)
			(conn CY0F PROD <== FAND O)
			(conn CY0F F2 <== F2 F2)
			(conn CY0F BX <== BXINV OUT)
		)
		(element DIGUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIGUSED OUT ==> DIG DIG)
			(conn DIGUSED 0 <== DIG_MUX OUT)
		)
		(element DIG 1
			(pin DIG input)
			(conn DIG DIG <== DIGUSED OUT)
		)
		(element SHIFTOUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SHIFTOUTUSED OUT ==> SHIFTOUT SHIFTOUT)
			(conn SHIFTOUTUSED 0 <== FMC15_BLACKBOX MC15)
		)
		(element SHIFTOUT 1
			(pin SHIFTOUT input)
			(conn SHIFTOUT SHIFTOUT <== SHIFTOUTUSED OUT)
		)
		(element BYOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BYOUTUSED OUT ==> BYOUT BYOUT)
			(conn BYOUTUSED 0 <== BYINV OUT)
		)
		(element BYOUT 1
			(pin BYOUT input)
			(conn BYOUT BYOUT <== BYOUTUSED OUT)
		)
		(element BYINVOUT 1
			(pin BYINVOUT input)
			(conn BYINVOUT BYINVOUT <== BYINVOUTUSED OUT)
		)
		(element F5MUX 4 # BEL
			(pin F input)
			(pin G input)
			(pin OUT output)
			(pin S0 input)
			(conn F5MUX OUT ==> F5USED 0)
			(conn F5MUX OUT ==> FXMUX F5)
			(conn F5MUX F <== F D)
			(conn F5MUX G <== G D)
			(conn F5MUX S0 <== BXINV OUT)
		)
		(element FFX_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element FFY_INIT_ATTR 0
			(cfg INIT1 INIT0)
		)
		(element G 11 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin WS input)
			(pin DI input)
			(pin WG1 input)
			(pin WG2 input)
			(pin WG3 input)
			(pin WG4 input)
			(pin D output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn G D ==> XORG 0)
			(conn G D ==> CYSELG G)
			(conn G D ==> F5MUX G)
			(conn G D ==> GYMUX G)
			(conn G A1 <== G1 G1)
			(conn G A2 <== G2 G2)
			(conn G A3 <== G3 G3)
			(conn G A4 <== G4 G4)
			(conn G WS <== WSGEN WSG)
			(conn G DI <== DIG_MUX OUT)
			(conn G WG1 <== WG1USED OUT)
			(conn G WG2 <== WG2USED OUT)
			(conn G WG3 <== WG3USED OUT)
			(conn G WG4 <== WG4USED OUT)
		)
		(element XBMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn XBMUX OUT ==> XB XB)
			(conn XBMUX 0 <== FMC15_BLACKBOX MC15)
			(conn XBMUX 1 <== CYMUXF OUT)
		)
		(element GAND 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GAND O ==> CY0G PROD)
			(conn GAND 0 <== G1 G1)
			(conn GAND 1 <== G2 G2)
		)
		(element SLICEWE1 1
			(pin SLICEWE1 output)
			(conn SLICEWE1 SLICEWE1 ==> SLICEWE1USED 0)
		)
		(element BYINVOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BYINVOUTUSED OUT ==> BYINVOUT BYINVOUT)
			(conn BYINVOUTUSED 0 <== BYINV OUT)
		)
		(element SLICEWE1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SLICEWE1USED OUT ==> WSGEN WE1)
			(conn SLICEWE1USED 0 <== SLICEWE1 SLICEWE1)
		)
		(element GMC15_BLACKBOX 2 # BEL
			(pin MC15 output)
			(pin WS2 input)
			(conn GMC15_BLACKBOX MC15 ==> YBMUX 0)
			(conn GMC15_BLACKBOX MC15 ==> DIF_MUX SHIFTIN)
			(conn GMC15_BLACKBOX WS2 <== WSGEN WSG)
		)
		(element FMC15_BLACKBOX 2 # BEL
			(pin MC15 output)
			(pin WS2 input)
			(conn FMC15_BLACKBOX MC15 ==> SHIFTOUTUSED 0)
			(conn FMC15_BLACKBOX MC15 ==> XBMUX 0)
			(conn FMC15_BLACKBOX WS2 <== WSGEN WSF)
		)
		(element CYMUXF 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXF OUT ==> XORG 1)
			(conn CYMUXF OUT ==> XBMUX 1)
			(conn CYMUXF OUT ==> CYMUXG 1)
			(conn CYMUXF 0 <== CY0F OUT)
			(conn CYMUXF 1 <== CYINIT OUT)
			(conn CYMUXF S0 <== CYSELF OUT)
		)
		(element CYMUXG 4 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(pin S0 input)
			(conn CYMUXG OUT ==> COUTUSED 0)
			(conn CYMUXG OUT ==> YBMUX 1)
			(conn CYMUXG 0 <== CY0G OUT)
			(conn CYMUXG 1 <== CYMUXF OUT)
			(conn CYMUXG S0 <== CYSELG OUT)
		)
		(element WF1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF1USED OUT ==> F WF1)
			(conn WF1USED 0 <== G1 G1)
		)
		(element WF2USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF2USED OUT ==> F WF2)
			(conn WF2USED 0 <== G2 G2)
		)
		(element WF3USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF3USED OUT ==> F WF3)
			(conn WF3USED 0 <== G3 G3)
		)
		(element WF4USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WF4USED OUT ==> F WF4)
			(conn WF4USED 0 <== G4 G4)
		)
		(element WG1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG1USED OUT ==> G WG1)
			(conn WG1USED 0 <== G1 G1)
		)
		(element WG2USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG2USED OUT ==> G WG2)
			(conn WG2USED 0 <== G2 G2)
		)
		(element WG3USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG3USED OUT ==> G WG3)
			(conn WG3USED 0 <== G3 G3)
		)
		(element WG4USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WG4USED OUT ==> G WG4)
			(conn WG4USED 0 <== G4 G4)
		)
		(element YBUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn YBUSED OUT ==> YB YB)
			(conn YBUSED 0 <== YBMUX OUT)
		)
		(element BYINV 3
			(pin BY_B input)
			(pin BY input)
			(pin OUT output)
			(cfg BY_B BY)
			(conn BYINV OUT ==> F6MUX S0)
			(conn BYINV OUT ==> DYMUX 0)
			(conn BYINV OUT ==> REVUSED 0)
			(conn BYINV OUT ==> DIG_MUX BY)
			(conn BYINV OUT ==> CY0G BY)
			(conn BYINV OUT ==> BYOUTUSED 0)
			(conn BYINV OUT ==> BYINVOUTUSED 0)
			(conn BYINV BY_B <== BY BY)
			(conn BYINV BY <== BY BY)
		)
		(element BXINV 3
			(pin BX_B input)
			(pin BX input)
			(pin OUT output)
			(cfg BX_B BX)
			(conn BXINV OUT ==> CYINIT BX)
			(conn BXINV OUT ==> DXMUX 0)
			(conn BXINV OUT ==> DIF_MUX BX)
			(conn BXINV OUT ==> CY0F BX)
			(conn BXINV OUT ==> F5MUX S0)
			(conn BXINV OUT ==> SLICEWE0USED 0)
			(conn BXINV BX_B <== BX BX)
			(conn BXINV BX <== BX BX)
		)
		(element CEINV 3
			(pin CE_B input)
			(pin CE input)
			(pin OUT output)
			(cfg CE_B CE)
			(conn CEINV OUT ==> FFX CE)
			(conn CEINV OUT ==> FFY CE)
			(conn CEINV CE_B <== CE CE)
			(conn CEINV CE <== CE CE)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> FFX CK)
			(conn CLKINV OUT ==> FFY CK)
			(conn CLKINV OUT ==> WSGEN CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element SRINV 3
			(pin SR_B input)
			(pin SR input)
			(pin OUT output)
			(cfg SR_B SR)
			(conn SRINV OUT ==> SRFFMUX 0)
			(conn SRINV OUT ==> WSGEN WE)
			(conn SRINV SR_B <== SR SR)
			(conn SRINV SR <== SR SR)
		)
		(element GYMUX 4
			(pin G input)
			(pin GXOR input)
			(pin FX input)
			(pin OUT output)
			(cfg G GXOR FX)
			(conn GYMUX OUT ==> YUSED 0)
			(conn GYMUX OUT ==> DYMUX 1)
			(conn GYMUX G <== G D)
			(conn GYMUX GXOR <== XORG O)
			(conn GYMUX FX <== F6MUX OUT)
		)
		(element WSGEN 6 # BEL
			(pin WE1 input)
			(pin WE0 input)
			(pin WE input)
			(pin CK input)
			(pin WSF output)
			(pin WSG output)
			(conn WSGEN WSF ==> F WS)
			(conn WSGEN WSF ==> FMC15_BLACKBOX WS2)
			(conn WSGEN WSG ==> G WS)
			(conn WSGEN WSG ==> GMC15_BLACKBOX WS2)
			(conn WSGEN WE1 <== SLICEWE1USED OUT)
			(conn WSGEN WE0 <== SLICEWE0USED OUT)
			(conn WSGEN WE <== SRINV OUT)
			(conn WSGEN CK <== CLKINV OUT)
		)
		(element SLICEWE0USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SLICEWE0USED OUT ==> WSGEN WE0)
			(conn SLICEWE0USED 0 <== BXINV OUT)
		)
	)
	(primitive_def STARTUP 3 7
		(pin CLK CLK input)
		(pin GSR GSR input)
		(pin GTS GTS input)
		(element STARTUP 3 # BEL
			(pin GSR input)
			(pin GTS input)
			(pin CLK input)
			(conn STARTUP GSR <== GSRINV OUT)
			(conn STARTUP GTS <== GTSINV OUT)
			(conn STARTUP CLK <== CLKINV OUT)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element GTS 1
			(pin GTS output)
			(conn GTS GTS ==> GTSINV GTS_B)
			(conn GTS GTS ==> GTSINV GTS)
		)
		(element GSR 1
			(pin GSR output)
			(conn GSR GSR ==> GSRINV GSR_B)
			(conn GSR GSR ==> GSRINV GSR)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> STARTUP CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element GTSINV 3
			(pin GTS_B input)
			(pin GTS input)
			(pin OUT output)
			(cfg GTS_B GTS)
			(conn GTSINV OUT ==> STARTUP GTS)
			(conn GTSINV GTS_B <== GTS GTS)
			(conn GTSINV GTS <== GTS GTS)
		)
		(element GSRINV 3
			(pin GSR_B input)
			(pin GSR input)
			(pin OUT output)
			(cfg GSR_B GSR)
			(conn GSRINV OUT ==> STARTUP GSR)
			(conn GSRINV GSR_B <== GSR GSR)
			(conn GSRINV GSR <== GSR GSR)
		)
	)
	(primitive_def VCC 1 2
		(pin VCCOUT VCCOUT output)
		(element POWER 1 # BEL
			(pin 1 output)
			(conn POWER 1 ==> VCCOUT VCCOUT)
		)
		(element VCCOUT 1
			(pin VCCOUT input)
			(conn VCCOUT VCCOUT <== POWER 1)
		)
	)
)
# **************************************************************************
# *                                                                        *
# * Summary                                                                *
# *                                                                        *
# **************************************************************************
(summary tiles=961 sites=3581 sitedefs=20)
)
